<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>control/mmwavelink/include/rl_monitoring.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_56ea320f36428fc096e6ea8f45d8dae0.html">control</a></li><li class="navelem"><a class="el" href="dir_118ff5efaebde8ab2c0e3042bd5744e3.html">mmwavelink</a></li><li class="navelem"><a class="el" href="dir_df71c6939ebc806978a05d8ef204119e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rl_monitoring.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FileName     : rl_monitoring.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Description  : This file defines the functions required for Monitoring.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (C) Copyright 2014, Texas Instruments Incorporated. - TI web address www.ti.com</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *---------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of its</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  OWNER OR CONTRIBUTORS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  CONTRACT,  STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * FILE INCLUSION PROTECTION</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef RL_MONITORING_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RL_MONITORING_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define RL_MON_RF_FREQ_CNT                      (3U)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RL_NUM_MON_SLICES_MAX                   (127U)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * GLOBAL VARIABLES/DATA-TYPES DEFINITIONS</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html">   72</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonDigEnables</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">  104</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">enMask</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">  112</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">testMode</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">  116</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">reserved0</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    rlUInt8_t testMode;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">  136</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">reserved1</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">  140</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">reserved2</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;} <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDigMonPeriodicConf</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">  155</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">reportMode</a>;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">  159</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">reserved0</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">  176</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">reserved1</a>;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">  185</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">periodicEnableMask</a>;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">  189</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">reserved2</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html">  195</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonAnaEnables</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">  230</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">enMask</a>;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html#a055c62af2f3259e01d1f1e7d20987c7d">  246</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_ana_enables__t.html#a055c62af2f3259e01d1f1e7d20987c7d">ldoVmonScEn</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;} <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html">  252</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTempMonConf</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">  261</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">reportMode</a>;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">  265</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">reserved0</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">  287</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">anaTempThreshMin</a>;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">  296</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">anaTempThreshMax</a>;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">  305</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">digTempThreshMin</a>;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">  314</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">digTempThreshMax</a>;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">  323</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">tempDiffThresh</a>;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">  327</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">reserved1</a>;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">  331</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">reserved2</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;} <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html">  337</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxGainPhaseMonConf</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">  343</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">profileIndx</a>;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">  359</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">rfFreqBitMask</a>;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a312d86c41f309966b1f402606bfa7603">  369</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a312d86c41f309966b1f402606bfa7603">reportMode</a>;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">  375</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">txSel</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    rlUInt8_t txSel;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    rlUInt8_t reportMode;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">  424</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">rxGainAbsThresh</a>;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">  435</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">rxGainMismatchErrThresh</a>;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">  449</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">rxGainFlatnessErrThresh</a>;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">  460</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">rxGainPhaseMismatchErrThresh</a>;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#ae492ad5b21968b3a97347b3cb4e8f2ad">  475</a></span>&#160;    rlInt16_t rxGainMismatchOffsetVal[RL_RX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#abb6ad650f1b791ea42d429f6c21e2702">  489</a></span>&#160;    rlUInt16_t rxGainPhaseMismatchOffsetVal[RL_RX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a78822a36a4f67a50a21d8e6ec6ae52f3">  493</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a78822a36a4f67a50a21d8e6ec6ae52f3">reserved0</a>;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">  497</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">reserved1</a>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;} <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html">  503</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxNoiseMonConf</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">  509</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">profileIndx</a>;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">  525</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">rfFreqBitMask</a>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">  551</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">reserved0</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">  559</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">reportMode</a>;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">  563</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">reserved1</a>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">  585</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">noiseThresh</a>;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">  589</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">reserved2</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;} <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html">  595</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxIfStageMonConf</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">  601</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">profileIndx</a>;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">  608</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">reportMode</a>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">  625</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">reserved0</a>;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">  629</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">reserved1</a>;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">  638</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">hpfCutoffErrThresh</a>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a35dffb9909e679970d9f1c674ae5fe5f">  649</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a35dffb9909e679970d9f1c674ae5fe5f">lpfCutoffBandEdgeDroopThresh</a>;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a04acbd213b36815b92c71e945482fdf6">  660</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a04acbd213b36815b92c71e945482fdf6">lpfCutoffStopBandAttenThresh</a>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    rlUInt8_t  lpfCutoffStopBandAttenThresh;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    rlUInt8_t  lpfCutoffBandEdgeDroopThresh;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">  693</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">ifaGainErrThresh</a>;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">  697</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">reserved2</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;} <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html">  703</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxPowMonConf</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">  709</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">profileIndx</a>;</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">  726</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">rfFreqBitMask</a>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">  753</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">reserved0</a>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">  764</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">reserved1</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">  785</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">txPowAbsErrThresh</a>;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">  796</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">txPowFlatnessErrThresh</a>;</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">  800</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">reserved2</a>;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">  804</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">reserved3</a>;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;} <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html">  811</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxPowMonConf</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;{</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">  816</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">tx0PowrMonCfg</a>;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">  820</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">tx1PowrMonCfg</a>;</div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">  824</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">tx2PowrMonCfg</a>;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;}<a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html">  830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxBallbreakMonConf</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">  839</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">reportMode</a>;</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">  843</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">reserved0</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    rlInt16_t txReflCoeffMagThresh;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">  868</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">reserved1</a>;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">  872</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">reserved2</a>;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;} <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html">  878</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxBallBreakMonCfg</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">  883</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">tx0BallBrkMonCfg</a>;</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">  887</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">tx1BallBrkMonCfg</a>;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">  891</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">tx2BallBrkMonCfg</a>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;}<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a>;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">  897</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxGainPhaseMismatchMonConf</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">  906</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">profileIndx</a>;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">  923</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">rfFreqBitMask</a>;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">  933</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">txEn</a>;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">  944</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">rxEn</a>;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae824305b4cd9d7a1093e19fb20901b10">  951</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae824305b4cd9d7a1093e19fb20901b10">reportMode</a>;</div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac8a9e401d3d7dcc0adade8b1019df8fc">  967</a></span>&#160;    rlInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac8a9e401d3d7dcc0adade8b1019df8fc">monChirpSlope</a>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    rlUInt8_t  rxEn;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    rlUInt8_t  txEn;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    rlInt8_t  monChirpSlope;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329"> 1048</a></span>&#160;    rlInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">txGainMismatchThresh</a>;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f"> 1059</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">txPhaseMismatchThresh</a>;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a48880064aef60f033da0b5702aba18db"> 1072</a></span>&#160;    rlUInt16_t txGainMismatchOffsetVal[RL_TX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6011ff571c8b5fce4f2050ea362ebc54"> 1086</a></span>&#160;    rlUInt16_t txPhaseMismatchOffsetVal[RL_TX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#aa288a3b8e0734381ce24728c54178428"> 1090</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#aa288a3b8e0734381ce24728c54178428">reserved1</a>;</div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a2af331c604d3bab1acae014b78de1081"> 1094</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a2af331c604d3bab1acae014b78de1081">reserved2</a>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;} <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html"> 1100</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSynthFreqMonConf</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;{</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461"> 1106</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461">profileIndx</a>;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0"> 1113</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0">reportMode</a>;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    rlUInt8_t   reportMode;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    rlUInt8_t   profileIndx;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e"> 1136</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e">freqErrThresh</a>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f"> 1145</a></span>&#160;    rlInt8_t    <a class="code" href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f">monStartTime</a>;</div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a32262fb3b801eccabafeeea203ac3cbc"> 1162</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a32262fb3b801eccabafeeea203ac3cbc">monitorMode</a>;</div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a24c743deed9e14f9a20884a0d2ae05c6"> 1172</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a24c743deed9e14f9a20884a0d2ae05c6">vcoMonEn</a>;</div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aad3c464429cb6090ae3cfd478a7aa8df"> 1176</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_synth_freq_mon_conf__t.html#aad3c464429cb6090ae3cfd478a7aa8df">reserved1</a>;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    rlUInt8_t   monitorMode;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    rlInt8_t    monStartTime;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    rlUInt8_t   vcoMonEn;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378"> 1221</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378">reserved2</a>;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;} <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a>;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html"> 1227</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlExtAnaSignalsMonConf</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;{</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5"> 1236</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5">reportMode</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c"> 1240</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c">reserved0</a>;</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b"> 1255</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b">signalInpEnables</a>;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0"> 1270</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0">signalBuffEnables</a>;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#af3218be31d46af528f2ed9acc980bdda"> 1290</a></span>&#160;    rlUInt8_t signalSettlingTime[6U];</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#aba3243fb3bd820d1beb820baa139961a"> 1312</a></span>&#160;    rlUInt8_t signalThresh[12U];</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    rlUInt8_t  signalBuffEnables;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    rlUInt8_t  signalInpEnables;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    rlUInt8_t signalSettlingTime[6U];</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    rlUInt8_t signalThresh[12U];</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43"> 1401</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43">reserved1</a>;</div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5"> 1405</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5">reserved2</a>;</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de"> 1409</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de">reserved3</a>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;} <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html"> 1415</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxIntAnaSignalsMonConf</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;{</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c"> 1423</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c">profileIndx</a>;</div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121"> 1430</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121">reportMode</a>;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#af12f5e488b148724fc1c22d7d4659bad"> 1451</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#af12f5e488b148724fc1c22d7d4659bad">txPhShiftDacMonThresh</a>;</div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054"> 1455</a></span>&#160;    rlUInt32_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054">reserved1</a>;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;} <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html"> 1462</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxIntAnaSignalsMonConf</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;{</div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc"> 1467</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc">tx0IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a"> 1471</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a">tx1IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712"> 1475</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712">tx2IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;}<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxIntAnaSignalsMonConf</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;{</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    rlUInt16_t  reserved0;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    rlUInt32_t  reserved1;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;} rlRxIntAnaSignalsMonConf_t;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html"> 1522</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlPmClkLoIntAnaSignalsMonConf</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;{</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3"> 1530</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3">profileIndx</a>;</div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422"> 1537</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422">reportMode</a>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc"> 1547</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc">sync20GSigSel</a>;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0"> 1553</a></span>&#160;    rlInt8_t   <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0">sync20GMinThresh</a>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267"> 1559</a></span>&#160;    rlInt8_t   <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267">sync20GMaxThresh</a>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2"> 1564</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2">reserved0</a>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    rlInt8_t   sync20GMinThresh;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    rlUInt8_t  sync20GSigSel;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    rlInt8_t   sync20GMaxThresh;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b"> 1610</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b">reserved1</a>;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;} <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html"> 1616</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlGpadcIntAnaSignalsMonConf</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;{</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f"> 1625</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f">reportMode</a>;</div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086"> 1629</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086">reserved0</a>;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    rlUInt8_t reportMode;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757"> 1646</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757">reserved1</a>;</div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2"> 1650</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2">reserved2</a>;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;} <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html"> 1656</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlPllContrlVoltMonConf</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;{</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415"> 1665</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415">reportMode</a>;</div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645"> 1669</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645">reserved0</a>;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5"> 1705</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5">signalEnables</a>;</div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685"> 1709</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685">reserved1</a>;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;} <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a>;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html"> 1715</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDualClkCompMonConf</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;{</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3"> 1724</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3">reportMode</a>;</div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d"> 1728</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d">reserved0</a>;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad"> 1757</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad">dccPairEnables</a>;</div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e"> 1761</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e">reserved1</a>;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;} <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a>;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html"> 1767</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxSatMonConf</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;{</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894"> 1773</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894">profileIndx</a>;</div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8"> 1778</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8">satMonSel</a>;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    rlUInt8_t  satMonSel;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113"> 1793</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113">reserved0</a>;</div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859"> 1805</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859">primarySliceDuration</a>;</div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963"> 1826</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963">numSlices</a>;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c"> 1837</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c">rxChannelMask</a>;</div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9"> 1841</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9">reserved1</a>;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    rlUInt8_t reserved1;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    rlUInt8_t rxChannelMask;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2"> 1861</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2">reserved2</a>;</div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058"> 1865</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058">reserved3</a>;</div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430"> 1869</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430">reserved4</a>;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;} <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a>;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html"> 1875</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSigImgMonConf</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;{</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310"> 1881</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310">profileIndx</a>;</div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663"> 1885</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663">numSlices</a>;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    rlUInt8_t numSlices;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    rlUInt8_t profileIndx;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75"> 1912</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75">timeSliceNumSamples</a>;</div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d"> 1916</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d">reserved0</a>;</div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a"> 1920</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a">reserved1</a>;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;} <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a>;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html"> 1926</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxMixInPwrMonConf</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;{</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6"> 1934</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6">profileIndx</a>;</div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397"> 1942</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397">reportMode</a>;</div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286"> 1953</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286">txEnable</a>;</div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950"> 1957</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950">reserved0</a>;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    rlUInt8_t profileIndx;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    rlUInt8_t txEnable;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714"> 2001</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714">thresholds</a>;</div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730"> 2005</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730">reserved1</a>;</div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d"> 2009</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d">reserved2</a>;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;}<a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a>;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html"> 2015</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfSigImgPowerCqData</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;{</div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a"> 2020</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a">numSlices</a>;</div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html#af5ad0f0f037fdbd0502b570925edcd73"> 2046</a></span>&#160;    rlUInt16_t sigImgPowerCqVal[RL_NUM_MON_SLICES_MAX];</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;}<a class="code" href="structrl_rf_sig_img_power_cq_data__t.html">rlRfSigImgPowerCqData_t</a>;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html"> 2052</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfRxSaturationCqData</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;{</div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e"> 2057</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e">numSlices</a>;</div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html#a5e31a97b6f3699902d78f60f3a9e36ce"> 2085</a></span>&#160;    rlUInt8_t satCqVal[RL_NUM_MON_SLICES_MAX];</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;}<a class="code" href="structrl_rf_rx_saturation_cq_data__t.html">rlRfRxSaturationCqData_t</a>;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAnaFaultInj</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;{</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    rlUInt8_t  rxGainDrop;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    rlUInt8_t  rxPhInv;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    rlUInt8_t  rxHighNoise;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    rlUInt8_t  rxIfStagesFault;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    rlUInt8_t  rxLoAmpFault;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    rlUInt8_t  txLoAmpFault;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    rlUInt8_t  txGainDrop;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    rlUInt8_t  txPhInv;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    rlUInt8_t  synthFault;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    rlUInt8_t  supplyLdoFault;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    rlUInt8_t  miscFault;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    rlUInt8_t  miscThreshFault;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    rlUInt8_t  rxGainDrop;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    rlUInt8_t  rxHighNoise;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    rlUInt8_t  rxPhInv;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    rlUInt8_t  rxLoAmpFault;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    rlUInt8_t  rxIfStagesFault;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    rlUInt8_t  txGainDrop;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    rlUInt8_t  txLoAmpFault;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    rlUInt8_t  synthFault;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    rlUInt8_t  txPhInv;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    rlUInt8_t  miscFault;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    rlUInt8_t  supplyLdoFault;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    rlUInt8_t  miscThreshFault;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    rlUInt16_t reserved2;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    rlUInt16_t reserved3;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    rlUInt16_t reserved4;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;} rlAnaFaultInj_t;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html"> 2462</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxPhShiftMonConf</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;{</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a3116db21722c5441bf328dea8cbb8dca"> 2468</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a3116db21722c5441bf328dea8cbb8dca">profileIndx</a>;</div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a02eb6ffc47139b149d2eafff8dc21157"> 2475</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a02eb6ffc47139b149d2eafff8dc21157">reportMode</a>;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a5ae93cc97ec10580c820ec385f50ed04"> 2492</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a5ae93cc97ec10580c820ec385f50ed04">reserved0</a>;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a18e57dbc09d716b7453b13bf49b03d40"> 2504</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a18e57dbc09d716b7453b13bf49b03d40">phShifterMonCfg</a>;</div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a4939a2bc7f0d2171048c1f488d40b864"> 2516</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a4939a2bc7f0d2171048c1f488d40b864">rxEn</a>;</div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a631b66bfc46ed7fc12cfd7b6ddc77f1f"> 2532</a></span>&#160;    rlInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a631b66bfc46ed7fc12cfd7b6ddc77f1f">monChirpSlope</a>;</div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a3c1cb4661d7c198404f6e28683c650ae"> 2536</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a3c1cb4661d7c198404f6e28683c650ae">reserved1</a>;</div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a58171ee9a3407bf96a438230e2256234"> 2545</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a58171ee9a3407bf96a438230e2256234">phShifterIncVal1</a>;</div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a0cf63e13ad8febc326c784492a1b7250"> 2554</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a0cf63e13ad8febc326c784492a1b7250">phShifterIncVal2</a>;</div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#aed6cde69942f0a17317ca5a031d0b1d2"> 2563</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#aed6cde69942f0a17317ca5a031d0b1d2">phShifterIncVal3</a>;</div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#aad698146097d349052c762fb4e5c9f76"> 2572</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#aad698146097d349052c762fb4e5c9f76">phShifterIncVal4</a>;</div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#ab8703296941d73c1f4ad7e040e0ef222"> 2580</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#ab8703296941d73c1f4ad7e040e0ef222">phShifterMon1</a>;</div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#acd2eb83b9a2fd016ba96bc3a34339a37"> 2588</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#acd2eb83b9a2fd016ba96bc3a34339a37">phShifterMon2</a>;</div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a0bff7c355c14e18340bf2e26a79be954"> 2596</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a0bff7c355c14e18340bf2e26a79be954">phShifterMon3</a>;</div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#ae7b7a4a17d6d6cf5d5788de74fe9ffd9"> 2604</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#ae7b7a4a17d6d6cf5d5788de74fe9ffd9">phShifterMon4</a>;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    rlUInt8_t  rxEn;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    rlUInt8_t  phShifterMonCfg;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    rlUInt8_t reserved1;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    rlInt8_t  monChirpSlope;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    rlUInt8_t  phShifterIncVal2;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    rlUInt8_t  phShifterIncVal1;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    rlUInt8_t  phShifterIncVal4;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    rlUInt8_t  phShifterIncVal3;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;    rlUInt8_t  phShifterMon2;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    rlUInt8_t  phShifterMon1;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    rlUInt8_t  phShifterMon4;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    rlUInt8_t  phShifterMon3;</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#ae3b5b31671d6cd91b46f7b8bf0c20190"> 2727</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#ae3b5b31671d6cd91b46f7b8bf0c20190">txPhaseErrorThresh</a>;</div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a98a45e87b56176c58325dfe7546b7169"> 2737</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a98a45e87b56176c58325dfe7546b7169">txAmplErrorThresh</a>;</div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#ab43cea7fcef0540debef9c4341491631"> 2741</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#ab43cea7fcef0540debef9c4341491631">reserved2</a>;</div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="structrl_tx_ph_shift_mon_conf__t.html#a51d29569ca9ae209ae0ad33855ec9b86"> 2745</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html#a51d29569ca9ae209ae0ad33855ec9b86">reserved3</a>;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;} <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html">rlTxPhShiftMonConf_t</a>;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="structrl_all_tx_ph_shift_mon_conf__t.html"> 2751</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxPhShiftMonConf</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;{</div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="structrl_all_tx_ph_shift_mon_conf__t.html#aa662a641da05cb752bad7047eecfcdf5"> 2756</a></span>&#160;    <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html">rlTxPhShiftMonConf_t</a> *<a class="code" href="structrl_all_tx_ph_shift_mon_conf__t.html#aa662a641da05cb752bad7047eecfcdf5">tx0PhShiftMonCfg</a>;</div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="structrl_all_tx_ph_shift_mon_conf__t.html#aef983d45ee1ae662e2e1e8007d8b8695"> 2760</a></span>&#160;    <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html">rlTxPhShiftMonConf_t</a> *<a class="code" href="structrl_all_tx_ph_shift_mon_conf__t.html#aef983d45ee1ae662e2e1e8007d8b8695">tx1PhShiftMonCfg</a>;</div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="structrl_all_tx_ph_shift_mon_conf__t.html#a99b2c2e25ddb4e5d9f5d9c62b3603143"> 2764</a></span>&#160;    <a class="code" href="structrl_tx_ph_shift_mon_conf__t.html">rlTxPhShiftMonConf_t</a> *<a class="code" href="structrl_all_tx_ph_shift_mon_conf__t.html#a99b2c2e25ddb4e5d9f5d9c62b3603143">tx2PhShiftMonCfg</a>;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;}<a class="code" href="structrl_all_tx_ph_shift_mon_conf__t.html">rlAllTxPhShiftMonConf_t</a>;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment"> * FUNCTION DECLARATIONS</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160; </div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">/* Digital Monitoring Configuration */</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga19fb267d3f6fdd7bdff55054d5bf7fde">rlRfDigMonEnableConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;                                                 <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a>* data);</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">/* Digital Monitoring Periodic Configuration */</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gad0d324dfb033ec20902dd2b2621c0b38">rlRfDigMonPeriodicConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;                                                   <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a>* data);</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">/* Analog Monitoring Configuration */</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga95c56cab5ede35a3fccc3d508eb80b11">rlRfAnaMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;                                           <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a>* data);</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/* TemperatureSsensor  Monitoring Configuration */</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gaab210a73c21dd3def9df3c3ddcac1247">rlRfTempMonConfig</a>(rlUInt8_t deviceMap, <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a>* data);</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">/* RX Gain and Phase Monitoring Configuration */</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gafc90de33001e0aa9252e03047f63bab9">rlRfRxGainPhMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;                                                <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a>* data);</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">/* RX Noise Monitoring Configuration */</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga082d1ea5650e7ae439c535e808e3280b">rlRfRxNoiseMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;                                               <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a>* data);</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">/* RX IF Stage Monitoring Configuration */</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gac467eb354d6c73ef616ba0aeaa8624a0">rlRfRxIfStageMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;                                                 <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a>* data);</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">/* TX Power Monitoring Configuration */</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga4a448d2ff552029dbd80cb6afa5c471f">rlRfTxPowrMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                                              <a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a> *data);</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">/* TX Ballbreak Monitoring Configuration */</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga7c0dd2cfd9166650f8d58c2c3e77e096">rlRfTxBallbreakMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;                                                   <a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a>* data);</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/* TX Gain Phase Mismatch Monitoring Configuration */</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga96520c28590afec38d43ef900f1f19df">rlRfTxGainPhaseMismatchMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;                                                           <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a>* data);</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">/* Synth Freq Monitoring Configuration */</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gaa96c374a12d1b8bd8433a8af51de837a">rlRfSynthFreqMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;                                                 <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a>* data);</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">/* External Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga4374ac66108fecb530ef8ef05900532a">rlRfExtAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;                                                     <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/* TX Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga0069910cfd6078ba7fe1b64851c72bf7">rlRfTxIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;                                                       <a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">/* RX Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga9f67ca16519cce4a6191047232afb7cf">rlRfRxIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;                                                       rlRxIntAnaSignalsMonConf_t* data);</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">/* PM, CLK, LO Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga5f04998ce1b5812fddb10d58773b6b46">rlRfPmClkLoIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;                                                           <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/* GPADC Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga36cb92afa5be17a30546df9c93a5a9d5">rlRfGpadcIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;                                                          <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/* PLL Control Voltage Monitoring Configuration */</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga02ecedab095965b42591e9f59dfa0353">rlRfPllContrlVoltMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;                                                     <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a>* data);</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">/* Dual Clock Comparator Monitoring Configuration */</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga50831ef3608e1191fcc22d760f7cd2da">rlRfDualClkCompMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;                                                   <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a>* data);</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">/* RX Saturation Monitoring Configuration */</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga732f99985e067b94a3b167cb809986eb">rlRfRxIfSatMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;                                               <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a>* data);</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">/* RX Signal Image band Monitoring Configuration */</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga20629eeb168031cc99bf7b4007de1330">rlRfRxSigImgMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;                                                <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a>* data);</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">/* RX mixer input power monitoring.Configuration */</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;MMWL_EXPORT rlReturnVal_t rlRfRxMixerInPwrConfig(rlUInt8_t deviceMap,</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;                                                 <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a>* data);</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">/* Analog fault injection Configuration */</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga29362af9e5135d2c2cb1c543ba0ffb25">rlRfAnaFaultInjConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;                                                rlAnaFaultInj_t* data);</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">/* TX Phase shifter monitoring Configuration */</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gab78e6cd219de1d8d384f863168b9daf3">rlRfTxPhShiftMonConfig</a>(rlUInt8_t deviceMap, </div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;                                                 <a class="code" href="structrl_all_tx_ph_shift_mon_conf__t.html">rlAllTxPhShiftMonConf_t</a>* data);</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;}</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment"> * END OF RL_MONITORING_H FILE</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment"> */</span></div><div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aab9d8323e425e3a824836cce1d5ec378"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378">rlSynthFreqMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01221">rl_monitoring.h:1221</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_af94d832edbaa95bdf6ed4a89b83f29e0"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0">rlPmClkLoIntAnaSignalsMonConf_t::sync20GMinThresh</a></div><div class="ttdeci">rlInt8_t sync20GMinThresh</div><div class="ttdoc">Minimum threshold for 20GHz monitoring  1 LSB = 1 dBm.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01553">rl_monitoring.h:1553</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a5ae93cc97ec10580c820ec385f50ed04"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a5ae93cc97ec10580c820ec385f50ed04">rlTxPhShiftMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02492">rl_monitoring.h:2492</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a33012a7cc941368ee8d840b20595ecf9"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">rlTempMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00331">rl_monitoring.h:331</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a6cb2fcab41d5dc115e79e5d911c0e281"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">rlRxIfStageMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00625">rl_monitoring.h:625</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a3c547bf3f2ba7b150a45691ac56def1b"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">rlRxNoiseMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00563">rl_monitoring.h:563</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_ad28e10a6227904d1dbf0f9297a446a5b"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b">rlPmClkLoIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01610">rl_monitoring.h:1610</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_a20fff46a3ea48b06b9d674b285583007"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">rlTxBallbreakMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00868">rl_monitoring.h:868</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a7be632f007a4e6d69f9421653e2419bb"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">rlRxIfStageMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00608">rl_monitoring.h:608</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a58171ee9a3407bf96a438230e2256234"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a58171ee9a3407bf96a438230e2256234">rlTxPhShiftMonConf_t::phShifterIncVal1</a></div><div class="ttdeci">rlUInt8_t phShifterIncVal1</div><div class="ttdoc">Phase shifter monitoring increment value for phase1, the monitoring phase will be incremented by this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02545">rl_monitoring.h:2545</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a5aeeca3dae7f7316191284c160dcb311"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">rlMonDigEnables_t::testMode</a></div><div class="ttdeci">rlUInt8_t testMode</div><div class="ttdoc">Value Definition   0 Production mode. Latent faults are tested and any failures are reported   1 Char...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00112">rl_monitoring.h:112</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_ade1cb40f6c95ce07bf908e48972422e0"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0">rlSynthFreqMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01113">rl_monitoring.h:1113</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a9be12edc7f83810ce3d3c437adb6f8b5"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5">rlExtAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01236">rl_monitoring.h:1236</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a1d4da7f2a1d6aa5ae7afc9a8a45de2eb"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">rlDigMonPeriodicConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00189">rl_monitoring.h:189</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ae209f2c95c524e8d91913ca337973113"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113">rlRxSatMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01793">rl_monitoring.h:1793</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00703">rl_monitoring.h:703</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a></div><div class="ttdoc">Internal signals for DCC based clock monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01715">rl_monitoring.h:1715</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a6ef2d94ec58d5eb3e6d0c961250d6c75"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75">rlSigImgMonConf_t::timeSliceNumSamples</a></div><div class="ttdeci">rlUInt16_t timeSliceNumSamples</div><div class="ttdoc">This field specifies the number of samples constituting each time slice. The   minimum allowed value ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01912">rl_monitoring.h:1912</a></div></div>
<div class="ttc" id="structrl_rf_sig_img_power_cq_data__t_html_a2bb916720b5f333c19ade50763d0141a"><div class="ttname"><a href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a">rlRfSigImgPowerCqData_t::numSlices</a></div><div class="ttdeci">rlUInt16_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02020">rl_monitoring.h:2020</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a></div><div class="ttdoc">Signal and image band energy monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01875">rl_monitoring.h:1875</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_aec415f5ca6308684a05b358fe4e2c428"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">rlTxBallbreakMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00843">rl_monitoring.h:843</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a></div><div class="ttdoc">External analog signals monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01227">rl_monitoring.h:1227</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a02eb6ffc47139b149d2eafff8dc21157"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a02eb6ffc47139b149d2eafff8dc21157">rlTxPhShiftMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02475">rl_monitoring.h:2475</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a2a550ec4330ac37364437c65ffc172e5"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5">rlPllContrVoltMonConf_t::signalEnables</a></div><div class="ttdeci">rlUInt16_t signalEnables</div><div class="ttdoc">This field indicates the sets of signals which are to be monitored. When each bit   in this field is ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01705">rl_monitoring.h:1705</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ad07d504620dd5cf6299c86f864b68859"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859">rlRxSatMonConf_t::primarySliceDuration</a></div><div class="ttdeci">rlUInt16_t primarySliceDuration</div><div class="ttdoc">It specifies the duration of each (primary) time slice.   1 LSB = 0.16us.   Valid range: 4 to floor(A...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01805">rl_monitoring.h:1805</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a9f6ce26f4748f3bfe293a0d59d17d329"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">rlTxGainPhaseMismatchMonConf_t::txGainMismatchThresh</a></div><div class="ttdeci">rlInt16_t txGainMismatchThresh</div><div class="ttdoc">The magnitude of difference between measured TX powers across the enabled   channels at each enabled ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01048">rl_monitoring.h:1048</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a></div><div class="ttdoc">RX saturation monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01767">rl_monitoring.h:1767</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_ae92356229b0d054ad2047a277c552397"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397">rlRxMixInPwrMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Indicates the desired reporting verbosity and threshold usage.   Value = 0 Report is sent every monit...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01942">rl_monitoring.h:1942</a></div></div>
<div class="ttc" id="group___monitoring_html_ga7c0dd2cfd9166650f8d58c2c3e77e096"><div class="ttname"><a href="group___monitoring.html#ga7c0dd2cfd9166650f8d58c2c3e77e096">rlRfTxBallbreakMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxBallbreakMonConfig(rlUInt8_t deviceMap, rlAllTxBallBreakMonCfg_t *data)</div><div class="ttdoc">Sets information related to TX ball break detection.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00462">rl_monitoring.c:462</a></div></div>
<div class="ttc" id="group___monitoring_html_ga95c56cab5ede35a3fccc3d508eb80b11"><div class="ttname"><a href="group___monitoring.html#ga95c56cab5ede35a3fccc3d508eb80b11">rlRfAnaMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfAnaMonConfig(rlUInt8_t deviceMap, rlMonAnaEnables_t *data)</div><div class="ttdoc">This function contains the consolidated configuration of all analog monitoring. The enabled monitorin...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00170">rl_monitoring.c:170</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html_a8bb9d628c36e8808b70b88a93d7ca5ff"><div class="ttname"><a href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">rlMonAnaEnables_t::enMask</a></div><div class="ttdeci">rlUInt32_t enMask</div><div class="ttdoc">Bit Analog monitoring control   0 TEMPERATURE_MONITOR_EN   1 RX_GAIN_PHASE_MONITOR_EN   2 RX_NOISE_MO...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00230">rl_monitoring.h:230</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a04b89d8f1e20310706ff827332f2f25a"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a">rlSigImgMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01920">rl_monitoring.h:1920</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a51d29569ca9ae209ae0ad33855ec9b86"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a51d29569ca9ae209ae0ad33855ec9b86">rlTxPhShiftMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02745">rl_monitoring.h:2745</a></div></div>
<div class="ttc" id="structrl_all_tx_ph_shift_mon_conf__t_html_a99b2c2e25ddb4e5d9f5d9c62b3603143"><div class="ttname"><a href="structrl_all_tx_ph_shift_mon_conf__t.html#a99b2c2e25ddb4e5d9f5d9c62b3603143">rlAllTxPhShiftMonConf_t::tx2PhShiftMonCfg</a></div><div class="ttdeci">rlTxPhShiftMonConf_t * tx2PhShiftMonCfg</div><div class="ttdoc">Tx-2 Phase shifter monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02764">rl_monitoring.h:2764</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a70025bfb787ce3e9a73cd48801ebccc0"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">rlMonDigEnables_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00116">rl_monitoring.h:116</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a86ff50729e1e24f38e5d1552a06cb6f5"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5">rlExtAnaSignalsMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01405">rl_monitoring.h:1405</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html_a055c62af2f3259e01d1f1e7d20987c7d"><div class="ttname"><a href="structrl_mon_ana_enables__t.html#a055c62af2f3259e01d1f1e7d20987c7d">rlMonAnaEnables_t::ldoVmonScEn</a></div><div class="ttdeci">rlUInt32_t ldoVmonScEn</div><div class="ttdoc">LDO short circuit monitoring enable. There are no reports for these monitors.   If there is any fault...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00246">rl_monitoring.h:246</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_aa2dcebd27399b93087d35fb5fa860757"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757">rlGpadcIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01646">rl_monitoring.h:1646</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a2c4a98cb56ab49abc519a22ceded9663"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663">rlSigImgMonConf_t::numSlices</a></div><div class="ttdeci">rlUInt8_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01885">rl_monitoring.h:1885</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a2ab02322b8e7a9200437e57fb83c844f"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f">rlSynthFreqMonConf_t::monStartTime</a></div><div class="ttdeci">rlInt8_t monStartTime</div><div class="ttdoc">This field determines when the monitoring starts in each   chirp relative to the start of the ramp....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01145">rl_monitoring.h:1145</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a0a549d6bccef2ee7501d32b0faa77f12"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">rlRxNoiseMonConf_t::noiseThresh</a></div><div class="ttdeci">rlUInt16_t noiseThresh</div><div class="ttdoc">The measured RX input referred noise figure at the enabled RF frequencies, for   all channels,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00585">rl_monitoring.h:585</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a3c1cb4661d7c198404f6e28683c650ae"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a3c1cb4661d7c198404f6e28683c650ae">rlTxPhShiftMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02536">rl_monitoring.h:2536</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aad3c464429cb6090ae3cfd478a7aa8df"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aad3c464429cb6090ae3cfd478a7aa8df">rlSynthFreqMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01176">rl_monitoring.h:1176</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a></div><div class="ttdoc">Digital monitoring latent fault reporting configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00146">rl_monitoring.h:146</a></div></div>
<div class="ttc" id="structrl_rf_rx_saturation_cq_data__t_html_a844ce30ac922373582dad2c0f519d12e"><div class="ttname"><a href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e">rlRfRxSaturationCqData_t::numSlices</a></div><div class="ttdeci">rlUInt8_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02057">rl_monitoring.h:2057</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a5d5a1c4373ef482217a0eaff785b3310"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310">rlSigImgMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01881">rl_monitoring.h:1881</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a521eef3349a874609df217012f19e30d"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">rlDigMonPeriodicConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period   1 Report is sent only on a failure   2 ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00155">rl_monitoring.h:155</a></div></div>
<div class="ttc" id="group___monitoring_html_gafc90de33001e0aa9252e03047f63bab9"><div class="ttname"><a href="group___monitoring.html#gafc90de33001e0aa9252e03047f63bab9">rlRfRxGainPhMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxGainPhMonConfig(rlUInt8_t deviceMap, rlRxGainPhaseMonConf_t *data)</div><div class="ttdoc">This API is to set RX gain and phase monitoring config to device.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00251">rl_monitoring.c:251</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a0dbc13979b2bac5d6ff598fd6539a9c9"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9">rlRxSatMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01841">rl_monitoring.h:1841</a></div></div>
<div class="ttc" id="group___monitoring_html_ga20629eeb168031cc99bf7b4007de1330"><div class="ttname"><a href="group___monitoring.html#ga20629eeb168031cc99bf7b4007de1330">rlRfRxSigImgMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxSigImgMonConfig(rlUInt8_t deviceMap, rlSigImgMonConf_t *data)</div><div class="ttdoc">Sets information related to signal and image band energy.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01046">rl_monitoring.c:1046</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a6a2bdf6f9ba871817d563e485a4b57e3"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">rlAllTxBallBreakMonCfg_t::tx0BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx0BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx0.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00883">rl_monitoring.h:883</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_ac563c32b776c2fcc255c87ec6f4d67b2"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2">rlGpadcIntAnaSignalsMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01650">rl_monitoring.h:1650</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_ab03151fe1b5d437305ed73782ef7a4d3"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3">rlDualClkCompMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure (after checking for thresholds) ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01724">rl_monitoring.h:1724</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_ae7b7a4a17d6d6cf5d5788de74fe9ffd9"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#ae7b7a4a17d6d6cf5d5788de74fe9ffd9">rlTxPhShiftMonConf_t::phShifterMon4</a></div><div class="ttdeci">rlUInt8_t phShifterMon4</div><div class="ttdoc">TXn Phase shifter phase4 monitor value.   Bits Phase shift definition   b1:0 Reserved (set it to 0b00...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02604">rl_monitoring.h:2604</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a631b66bfc46ed7fc12cfd7b6ddc77f1f"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a631b66bfc46ed7fc12cfd7b6ddc77f1f">rlTxPhShiftMonConf_t::monChirpSlope</a></div><div class="ttdeci">rlInt8_t monChirpSlope</div><div class="ttdoc">Frequency slope for each monitoring chirp is encoded in 1 bytes (8 bit signed number)....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02532">rl_monitoring.h:2532</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a></div><div class="ttdoc">Internal signals for PLL control voltage monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01656">rl_monitoring.h:1656</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_ae25e6c7e2a0c765df33b1f1765f9e05c"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">rlRxNoiseMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00551">rl_monitoring.h:551</a></div></div>
<div class="ttc" id="group___monitoring_html_gac467eb354d6c73ef616ba0aeaa8624a0"><div class="ttname"><a href="group___monitoring.html#gac467eb354d6c73ef616ba0aeaa8624a0">rlRfRxIfStageMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIfStageMonConfig(rlUInt8_t deviceMap, rlRxIfStageMonConf_t *data)</div><div class="ttdoc">Sets information related to RX IF filter attenuation monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00331">rl_monitoring.c:331</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a8f790df8208520c6cf07475fb6398044"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">rlTxPowMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile's RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00726">rl_monitoring.h:726</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a7f945029877d1942578bf71888951461"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461">rlSynthFreqMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01106">rl_monitoring.h:1106</a></div></div>
<div class="ttc" id="group___monitoring_html_gab78e6cd219de1d8d384f863168b9daf3"><div class="ttname"><a href="group___monitoring.html#gab78e6cd219de1d8d384f863168b9daf3">rlRfTxPhShiftMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxPhShiftMonConfig(rlUInt8_t deviceMap, rlAllTxPhShiftMonConf_t *data)</div><div class="ttdoc">Sets information related to TX Phase shifter monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01183">rl_monitoring.c:1183</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_ad257b98aeb570c96419de6012569f325"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">rlMonDigEnables_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00136">rl_monitoring.h:136</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a65856676eed44e3bdc1ae61581c6739f"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">rlDigMonPeriodicConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00159">rl_monitoring.h:159</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_afc1d1f7d8713b26d21f44efbe9bed73c"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">rlTxGainPhaseMismatchMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this monitoring configuration   applies....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00906">rl_monitoring.h:906</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a4939a2bc7f0d2171048c1f488d40b864"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a4939a2bc7f0d2171048c1f488d40b864">rlTxPhShiftMonConf_t::rxEn</a></div><div class="ttdeci">rlUInt8_t rxEn</div><div class="ttdoc">This field indicates the RX channels that should be enabled for TX to RX loopback measurement....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02516">rl_monitoring.h:2516</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a25afffc8942c2fc8a93a0f0148a5b2cd"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">rlAllTxBallBreakMonCfg_t::tx1BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx1BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx1.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00887">rl_monitoring.h:887</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_ad1d975fcaa4e7d27fdfe4e1faa3925c2"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2">rlPmClkLoIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01564">rl_monitoring.h:1564</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a0895f9b1cac8359ba4044ce39007e08c"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c">rlExtAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01240">rl_monitoring.h:1240</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_ab43cea7fcef0540debef9c4341491631"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#ab43cea7fcef0540debef9c4341491631">rlTxPhShiftMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02741">rl_monitoring.h:2741</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_aa99f8efb5198c38c234b1a1861b611ff"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">rlRxGainPhaseMonConf_t::rxGainMismatchErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainMismatchErrThresh</div><div class="ttdoc">The magnitude of difference between measured RX gains across the enabled channels   at each enabled R...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00435">rl_monitoring.h:435</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a78822a36a4f67a50a21d8e6ec6ae52f3"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a78822a36a4f67a50a21d8e6ec6ae52f3">rlRxGainPhaseMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt32_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00493">rl_monitoring.h:493</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a4f4dbb224eac0a6533d536ea20efc894"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894">rlRxSatMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01773">rl_monitoring.h:1773</a></div></div>
<div class="ttc" id="group___monitoring_html_gaa96c374a12d1b8bd8433a8af51de837a"><div class="ttname"><a href="group___monitoring.html#gaa96c374a12d1b8bd8433a8af51de837a">rlRfSynthFreqMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfSynthFreqMonConfig(rlUInt8_t deviceMap, rlSynthFreqMonConf_t *data)</div><div class="ttdoc">Sets information related to synthesizer frequency.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00625">rl_monitoring.c:625</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a0cf63e13ad8febc326c784492a1b7250"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a0cf63e13ad8febc326c784492a1b7250">rlTxPhShiftMonConf_t::phShifterIncVal2</a></div><div class="ttdeci">rlUInt8_t phShifterIncVal2</div><div class="ttdoc">Phase shifter monitoring increment value for phase2, the monitoring phase will be incremented by this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02554">rl_monitoring.h:2554</a></div></div>
<div class="ttc" id="group___monitoring_html_ga19fb267d3f6fdd7bdff55054d5bf7fde"><div class="ttname"><a href="group___monitoring.html#ga19fb267d3f6fdd7bdff55054d5bf7fde">rlRfDigMonEnableConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDigMonEnableConfig(rlUInt8_t deviceMap, rlMonDigEnables_t *data)</div><div class="ttdoc">Sets the consolidated configuration of all digital monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00092">rl_monitoring.c:92</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_af8943e8becd3b58890b076d860ebf058"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058">rlRxSatMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01865">rl_monitoring.h:1865</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a60228ab7645a2e39d8c481e3b0ab9286"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286">rlRxMixInPwrMonConf_t::txEnable</a></div><div class="ttdeci">rlUInt8_t txEnable</div><div class="ttdoc">This field indicates if and which TX channels should be enabled while measuring   RX mixer input powe...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01953">rl_monitoring.h:1953</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_ad882e1134af0f1d05564afa6c17dbb43"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43">rlExtAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01401">rl_monitoring.h:1401</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_abc26dd3a41e0fed1593c2adb22f21950"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950">rlRxMixInPwrMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01957">rl_monitoring.h:1957</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a4c1aa81f5315f0df8ad4353189a1ca7d"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d">rlRxMixInPwrMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02009">rl_monitoring.h:2009</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a82cc02ebf8c082285fe7c2633b02d422"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422">rlPmClkLoIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure(after checking for thresholds)  ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01537">rl_monitoring.h:1537</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_aeea2aae6ff4a90a46d3f33936ca7e302"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">rlRxNoiseMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00589">rl_monitoring.h:589</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a678c308a8e8208a5cc48068ff7b86df3"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3">rlPmClkLoIntAnaSignalsMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring the   enabled signals,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01530">rl_monitoring.h:1530</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a3e575016de86b6736994fde45285a631"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">rlTxPowMonConf_t::txPowFlatnessErrThresh</a></div><div class="ttdeci">rlUInt16_t txPowFlatnessErrThresh</div><div class="ttdoc">The magnitude of measured TX power flatness error, for each enabled channel, is   compared against th...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00796">rl_monitoring.h:796</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a6be04929ed7c3d85c69cecb0e7d25dd4"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">rlRxGainPhaseMonConf_t::rxGainFlatnessErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainFlatnessErrThresh</div><div class="ttdoc">The magnitude of measured RX gain flatness error, for each enabled channel, is   compared against thi...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00449">rl_monitoring.h:449</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a8ac0d967ae401f3e6843aa5b7a45916c"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c">rlRxSatMonConf_t::rxChannelMask</a></div><div class="ttdeci">rlUInt8_t rxChannelMask</div><div class="ttdoc">This field is applicable only for SAT_MON_MODE = 0 Masks RX channels used for   monitoring....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01837">rl_monitoring.h:1837</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a3116db21722c5441bf328dea8cbb8dca"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a3116db21722c5441bf328dea8cbb8dca">rlTxPhShiftMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02468">rl_monitoring.h:2468</a></div></div>
<div class="ttc" id="group___monitoring_html_ga29362af9e5135d2c2cb1c543ba0ffb25"><div class="ttname"><a href="group___monitoring.html#ga29362af9e5135d2c2cb1c543ba0ffb25">rlRfAnaFaultInjConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfAnaFaultInjConfig(rlUInt8_t deviceMap, rlAnaFaultInj_t *data)</div><div class="ttdoc">Sets information related to RF fault injection.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01130">rl_monitoring.c:1130</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a860d2c17b26710e608e7c369acac48ac"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">rlTxPowMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00709">rl_monitoring.h:709</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a4dd5e13938ba6230f98cc15afeab4e05"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">rlTempMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00261">rl_monitoring.h:261</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a8651e8e36a62369a46f881607c050df6"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">rlTempMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00265">rl_monitoring.h:265</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html">rlTxPhShiftMonConf_t</a></div><div class="ttdoc">TX Phase shifter monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02462">rl_monitoring.h:2462</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_a9b31897f7dc2af8500dac35bcba38086"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086">rlGpadcIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01629">rl_monitoring.h:1629</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00811">rl_monitoring.h:811</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a></div><div class="ttdoc">RX noise monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00503">rl_monitoring.h:503</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a></div><div class="ttdoc">RX IF stage monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00595">rl_monitoring.h:595</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_adba71f8e0a10fba6159cc98d68db972c"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">rlTxBallbreakMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00839">rl_monitoring.h:839</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_ac1c2990546bf0eb5dc1188b35b9ee712"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712">rlAllTxIntAnaSignalsMonConf_t::tx2IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx2IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-2 path monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01475">rl_monitoring.h:1475</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00878">rl_monitoring.h:878</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a446a77c684e2a27c7e874546094d9267"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267">rlPmClkLoIntAnaSignalsMonConf_t::sync20GMaxThresh</a></div><div class="ttdeci">rlInt8_t sync20GMaxThresh</div><div class="ttdoc">Maximum threshold for 20GHz monitoring  1 LSB = 1 dBm.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01559">rl_monitoring.h:1559</a></div></div>
<div class="ttc" id="group___monitoring_html_ga02ecedab095965b42591e9f59dfa0353"><div class="ttname"><a href="group___monitoring.html#ga02ecedab095965b42591e9f59dfa0353">rlRfPllContrlVoltMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfPllContrlVoltMonConfig(rlUInt8_t deviceMap, rlPllContrVoltMonConf_t *data)</div><div class="ttdoc">Sets information related to APLL and Synthesizer's control voltage signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00911">rl_monitoring.c:911</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a394bc54afe1d3ecf5ec15e761edcbe14"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">rlTxGainPhaseMismatchMonConf_t::txEn</a></div><div class="ttdeci">rlUInt8_t txEn</div><div class="ttdoc">This field indicates the TX channels that should be compared for gain and phase   balance....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00933">rl_monitoring.h:933</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01462">rl_monitoring.h:1462</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a89dd7b90df17deb6510ce4728d2bb625"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">rlRxGainPhaseMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00343">rl_monitoring.h:343</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_af6d1d11fce8ac373072d513e781af9c7"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">rlRxGainPhaseMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00497">rl_monitoring.h:497</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a35dffb9909e679970d9f1c674ae5fe5f"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a35dffb9909e679970d9f1c674ae5fe5f">rlRxIfStageMonConf_t::lpfCutoffBandEdgeDroopThresh</a></div><div class="ttdeci">rlUInt8_t lpfCutoffBandEdgeDroopThresh</div><div class="ttdoc">The LPF band edge droop of RX channels are compared against the corresponding   thresholds given in t...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00649">rl_monitoring.h:649</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a32262fb3b801eccabafeeea203ac3cbc"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a32262fb3b801eccabafeeea203ac3cbc">rlSynthFreqMonConf_t::monitorMode</a></div><div class="ttdeci">rlUInt8_t monitorMode</div><div class="ttdoc">This field configures whether this monitor should be done   for functional active chirps (mode 0) or ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01162">rl_monitoring.h:1162</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a724d31b40813b2d3212edfed739d9963"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963">rlRxSatMonConf_t::numSlices</a></div><div class="ttdeci">rlUInt16_t numSlices</div><div class="ttdoc">Number of (primary + secondary) time slices to monitor.   Valid range: 1 to 127  .</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01826">rl_monitoring.h:1826</a></div></div>
<div class="ttc" id="group___monitoring_html_ga732f99985e067b94a3b167cb809986eb"><div class="ttname"><a href="group___monitoring.html#ga732f99985e067b94a3b167cb809986eb">rlRfRxIfSatMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIfSatMonConfig(rlUInt8_t deviceMap, rlRxSatMonConf_t *data)</div><div class="ttdoc">Sets information related to RX saturation detector monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00997">rl_monitoring.c:997</a></div></div>
<div class="ttc" id="structrl_rf_rx_saturation_cq_data__t_html"><div class="ttname"><a href="structrl_rf_rx_saturation_cq_data__t.html">rlRfRxSaturationCqData_t</a></div><div class="ttdoc">RX ADC and IF saturation information.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02052">rl_monitoring.h:2052</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a6ad0769440229b54d3ee3bdac68e3842"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">rlAllTxPowMonConf_t::tx1PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx1PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx1.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00820">rl_monitoring.h:820</a></div></div>
<div class="ttc" id="group___monitoring_html_gaab210a73c21dd3def9df3c3ddcac1247"><div class="ttname"><a href="group___monitoring.html#gaab210a73c21dd3def9df3c3ddcac1247">rlRfTempMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTempMonConfig(rlUInt8_t deviceMap, rlTempMonConf_t *data)</div><div class="ttdoc">This API configure the on chip temperature monitors and report the soft results from the monitor....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00210">rl_monitoring.c:210</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a></div><div class="ttdoc">TX gain and phase mismatch monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00897">rl_monitoring.h:897</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ac381f1ff620b117727398164e7852430"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430">rlRxSatMonConf_t::reserved4</a></div><div class="ttdeci">rlUInt32_t reserved4</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01869">rl_monitoring.h:1869</a></div></div>
<div class="ttc" id="structrl_all_tx_ph_shift_mon_conf__t_html_aef983d45ee1ae662e2e1e8007d8b8695"><div class="ttname"><a href="structrl_all_tx_ph_shift_mon_conf__t.html#aef983d45ee1ae662e2e1e8007d8b8695">rlAllTxPhShiftMonConf_t::tx1PhShiftMonCfg</a></div><div class="ttdeci">rlTxPhShiftMonConf_t * tx1PhShiftMonCfg</div><div class="ttdoc">Tx-1 Phase shifter monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02760">rl_monitoring.h:2760</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a24c743deed9e14f9a20884a0d2ae05c6"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a24c743deed9e14f9a20884a0d2ae05c6">rlSynthFreqMonConf_t::vcoMonEn</a></div><div class="ttdeci">rlUInt8_t vcoMonEn</div><div class="ttdoc">This bit mask can be used to enable/disable the monitoring of non-live VCO profiles,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01172">rl_monitoring.h:1172</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a1bb820f3143e42849c8b78254cc564f2"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2">rlRxSatMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01861">rl_monitoring.h:1861</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aba538a6ea1b0e43a035797d82bf2fc6e"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e">rlSynthFreqMonConf_t::freqErrThresh</a></div><div class="ttdeci">rlUInt16_t freqErrThresh</div><div class="ttdoc">During the chirp, the error of the measured instantaneous chirp frequency w.r.t.   the desired value ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01136">rl_monitoring.h:1136</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a94b528f529aee74afb6563b67de3f7f6"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6">rlRxMixInPwrMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring RX   mixer input power u...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01934">rl_monitoring.h:1934</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a68259b97911a8bb72d673539e9d5b535"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">rlRxGainPhaseMonConf_t::txSel</a></div><div class="ttdeci">rlUInt8_t txSel</div><div class="ttdoc">Value Definition   0 TX0 is used for generating loopback signal for RX gain measurement   1 TX1 is us...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00375">rl_monitoring.h:375</a></div></div>
<div class="ttc" id="group___monitoring_html_ga36cb92afa5be17a30546df9c93a5a9d5"><div class="ttname"><a href="group___monitoring.html#ga36cb92afa5be17a30546df9c93a5a9d5">rlRfGpadcIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfGpadcIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlGpadcIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to GPADC Internal Analog Signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00872">rl_monitoring.c:872</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a593405863fbeb9dc80f001c93470dcd5"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">rlRxIfStageMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00697">rl_monitoring.h:697</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a80e36ba5f959b4b2ae540db6bdc629af"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">rlRxIfStageMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00629">rl_monitoring.h:629</a></div></div>
<div class="ttc" id="group___monitoring_html_gad0d324dfb033ec20902dd2b2621c0b38"><div class="ttname"><a href="group___monitoring.html#gad0d324dfb033ec20902dd2b2621c0b38">rlRfDigMonPeriodicConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDigMonPeriodicConfig(rlUInt8_t deviceMap, rlDigMonPeriodicConf_t *data)</div><div class="ttdoc">Sets the consolidated configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00125">rl_monitoring.c:125</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00830">rl_monitoring.h:830</a></div></div>
<div class="ttc" id="group___monitoring_html_ga4374ac66108fecb530ef8ef05900532a"><div class="ttname"><a href="group___monitoring.html#ga4374ac66108fecb530ef8ef05900532a">rlRfExtAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfExtAnaSignalsMonConfig(rlUInt8_t deviceMap, rlExtAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to external DC signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00661">rl_monitoring.c:661</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a0e9806c2cb100a21112fbdcb0e0c415f"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">rlTxGainPhaseMismatchMonConf_t::txPhaseMismatchThresh</a></div><div class="ttdeci">rlUInt16_t txPhaseMismatchThresh</div><div class="ttdoc">The magnitude of measured TX phase mismatch across the enabled channels at each   enabled RF frequenc...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01059">rl_monitoring.h:1059</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a></div><div class="ttdoc">Synthesizer frequency monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01100">rl_monitoring.h:1100</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a18e57dbc09d716b7453b13bf49b03d40"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a18e57dbc09d716b7453b13bf49b03d40">rlTxPhShiftMonConf_t::phShifterMonCfg</a></div><div class="ttdeci">rlUInt8_t phShifterMonCfg</div><div class="ttdoc">Enable at least two phase settings to measure phase error and to apply threshold in reporting mode 1 ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02504">rl_monitoring.h:2504</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_ab5ad6eda6075131de2d8ef18ccd3bec7"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">rlTxBallbreakMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00872">rl_monitoring.h:872</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html"><div class="ttname"><a href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a></div><div class="ttdoc">Digital monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00072">rl_monitoring.h:72</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a4c179dead1518cd394e7069589d7972c"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">rlRxIfStageMonConf_t::hpfCutoffErrThresh</a></div><div class="ttdeci">rlUInt16_t hpfCutoffErrThresh</div><div class="ttdoc">The absolute values of RX IF HPF cutoff percentage frequency errors are   compared against the corres...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00638">rl_monitoring.h:638</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_a909e54404e03295007c9a36f09f6c03a"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a">rlAllTxIntAnaSignalsMonConf_t::tx1IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx1IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-1 path monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01471">rl_monitoring.h:1471</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_aaacfeaf9082956bf32c3d73c7b37181e"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">rlRxNoiseMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile's RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00525">rl_monitoring.h:525</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a467ab485c90113ad9fb9eea8c38097c4"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">rlRxIfStageMonConf_t::ifaGainErrThresh</a></div><div class="ttdeci">rlUInt16_t ifaGainErrThresh</div><div class="ttdoc">The absolute deviation of RX IFA Gain from the expected gain for each enabled RX   channel is compare...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00693">rl_monitoring.h:693</a></div></div>
<div class="ttc" id="group___monitoring_html_ga5f04998ce1b5812fddb10d58773b6b46"><div class="ttname"><a href="group___monitoring.html#ga5f04998ce1b5812fddb10d58773b6b46">rlRfPmClkLoIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfPmClkLoIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlPmClkLoIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to Power Management, Clock generation and LO distribution.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00833">rl_monitoring.c:833</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ae824305b4cd9d7a1093e19fb20901b10"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae824305b4cd9d7a1093e19fb20901b10">rlTxGainPhaseMismatchMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00951">rl_monitoring.h:951</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for GPADC monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01616">rl_monitoring.h:1616</a></div></div>
<div class="ttc" id="structrl_all_tx_ph_shift_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_ph_shift_mon_conf__t.html">rlAllTxPhShiftMonConf_t</a></div><div class="ttdoc">TX Phase shifter monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02751">rl_monitoring.h:2751</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_af12f5e488b148724fc1c22d7d4659bad"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#af12f5e488b148724fc1c22d7d4659bad">rlTxIntAnaSignalsMonConf_t::txPhShiftDacMonThresh</a></div><div class="ttdeci">rlUInt16_t txPhShiftDacMonThresh</div><div class="ttdoc">The TX phase shifter DAC monitor delta threshold   1 LSB = 1.8V/1024   valid range : 0V to 1....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01451">rl_monitoring.h:1451</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a70f3213a480bc0759f6e352e060944a1"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">rlTempMonConf_t::anaTempThreshMax</a></div><div class="ttdeci">rlInt16_t anaTempThreshMax</div><div class="ttdoc">The temperatures read from near the sensors near the RF analog modules are compared against a maximum...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00296">rl_monitoring.h:296</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_ace9919aa35a8f47b048ef5e49a332730"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730">rlRxMixInPwrMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02005">rl_monitoring.h:2005</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a45048212272b74eedcac54b3d09d786c"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c">rlTxIntAnaSignalsMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring the   enabled signals,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01423">rl_monitoring.h:1423</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_aa188373543b83ffa9633e38851a7b5fc"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc">rlAllTxIntAnaSignalsMonConf_t::tx0IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx0IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-0 path monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01467">rl_monitoring.h:1467</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a></div><div class="ttdoc">RX mixer input power monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01926">rl_monitoring.h:1926</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a97885e1adb2003a8c7d22f4a179d2054"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054">rlTxIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01455">rl_monitoring.h:1455</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a4fbec096c7956197d361d961011c44f8"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8">rlRxSatMonConf_t::satMonSel</a></div><div class="ttdeci">rlUInt8_t satMonSel</div><div class="ttdoc">01 =&gt; Enable only the ADC saturation monitor   11 =&gt; Enable both the ADC and IFA1 saturation monitors</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01778">rl_monitoring.h:1778</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_ab6c9ad8f9508b4684eb26f8dc502a5fc"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">rlRxGainPhaseMonConf_t::rxGainAbsThresh</a></div><div class="ttdeci">rlUInt16_t rxGainAbsThresh</div><div class="ttdoc">The magnitude of difference between the programmed and measured RX gain for each   enabled channel at...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00424">rl_monitoring.h:424</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a9ef96b1eb21241e2e8e8384b5408b2de"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de">rlExtAnaSignalsMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01409">rl_monitoring.h:1409</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_aa91776a2bccefe97bf10599e84ea0d7a"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">rlTempMonConf_t::tempDiffThresh</a></div><div class="ttdeci">rlUInt16_t tempDiffThresh</div><div class="ttdoc">The maximum difference across temperatures read from all the enabled sensors is compared against this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00323">rl_monitoring.h:323</a></div></div>
<div class="ttc" id="group___monitoring_html_ga0069910cfd6078ba7fe1b64851c72bf7"><div class="ttname"><a href="group___monitoring.html#ga0069910cfd6078ba7fe1b64851c72bf7">rlRfTxIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlAllTxIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to TX Internal Analog Signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00700">rl_monitoring.c:700</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_ad48f09387e60258a2a0e41b61f4950ad"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad">rlDualClkCompMonConf_t::dccPairEnables</a></div><div class="ttdeci">rlUInt16_t dccPairEnables</div><div class="ttdoc">This field indicates which pairs of clocks to monitor. When a bit in the field is   set to 1,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01757">rl_monitoring.h:1757</a></div></div>
<div class="ttc" id="group___monitoring_html_ga082d1ea5650e7ae439c535e808e3280b"><div class="ttname"><a href="group___monitoring.html#ga082d1ea5650e7ae439c535e808e3280b">rlRfRxNoiseMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxNoiseMonConfig(rlUInt8_t deviceMap, rlRxNoiseMonConf_t *data)</div><div class="ttdoc">Sets information related to RX noise monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00295">rl_monitoring.c:295</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_aed6cde69942f0a17317ca5a031d0b1d2"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#aed6cde69942f0a17317ca5a031d0b1d2">rlTxPhShiftMonConf_t::phShifterIncVal3</a></div><div class="ttdeci">rlUInt8_t phShifterIncVal3</div><div class="ttdoc">Phase shifter monitoring increment value for phase3, the monitoring phase will be incremented by this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02563">rl_monitoring.h:2563</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a08faea947d719c6974c01addfd10e3cd"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">rlTxPowMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00804">rl_monitoring.h:804</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a0bff7c355c14e18340bf2e26a79be954"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a0bff7c355c14e18340bf2e26a79be954">rlTxPhShiftMonConf_t::phShifterMon3</a></div><div class="ttdeci">rlUInt8_t phShifterMon3</div><div class="ttdoc">TXn Phase shifter phase3 monitor value.   Bits Phase shift definition   b1:0 Reserved (set it to 0b00...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02596">rl_monitoring.h:2596</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a6854fb9d227ce1fe980a311c99063498"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">rlTxGainPhaseMismatchMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile's RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00923">rl_monitoring.h:923</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_af32e3b1ba1a65ac9403d36cccfcb60b3"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">rlTxPowMonConf_t::txPowAbsErrThresh</a></div><div class="ttdeci">rlUInt16_t txPowAbsErrThresh</div><div class="ttdoc">The magnitude of difference between the programmed and measured TX power for   each enabled channel a...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00785">rl_monitoring.h:785</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a0cddb4e54989477ee3fc779e3fde25d1"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">rlTxPowMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00753">rl_monitoring.h:753</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a5a681515b7f3e27353d5e03d6f353c0d"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">rlAllTxBallBreakMonCfg_t::tx2BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx2BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx2.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00891">rl_monitoring.h:891</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html"><div class="ttname"><a href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a></div><div class="ttdoc">Analog monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00195">rl_monitoring.h:195</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a38a1f475478534ba69594a6f14d658eb"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">rlRxIfStageMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00601">rl_monitoring.h:601</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a7eb777377e935f47ccf885dc3967d3f0"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0">rlExtAnaSignalsMonConf_t::signalBuffEnables</a></div><div class="ttdeci">rlUInt8_t signalBuffEnables</div><div class="ttdoc">This field indicates the sets of externally fed DC signals which are to be   buffered before being fe...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01270">rl_monitoring.h:1270</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ac8a9e401d3d7dcc0adade8b1019df8fc"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac8a9e401d3d7dcc0adade8b1019df8fc">rlTxGainPhaseMismatchMonConf_t::monChirpSlope</a></div><div class="ttdeci">rlInt8_t monChirpSlope</div><div class="ttdoc">Frequency slope for each monitoring chirp is encoded in 1 bytes (8 bit signed number)   1 LSB = 3....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00967">rl_monitoring.h:967</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a19fc1afc9402e64f8aba86245645766d"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d">rlSigImgMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt32_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01916">rl_monitoring.h:1916</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a07d49c9de9e8e3ad2e75363d851e9185"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">rlMonDigEnables_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00140">rl_monitoring.h:140</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a0936e45b21ebda5b648eb3666ee139aa"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">rlAllTxPowMonConf_t::tx2PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx2PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx2.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00824">rl_monitoring.h:824</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ac9ebdc68e6f67964c0fd5b66ed0ab02b"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">rlTxGainPhaseMismatchMonConf_t::rxEn</a></div><div class="ttdeci">rlUInt8_t rxEn</div><div class="ttdoc">This field indicates the RX channels that should be enabled for TX to RX loopback measurement....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00944">rl_monitoring.h:944</a></div></div>
<div class="ttc" id="structrl_rf_sig_img_power_cq_data__t_html"><div class="ttname"><a href="structrl_rf_sig_img_power_cq_data__t.html">rlRfSigImgPowerCqData_t</a></div><div class="ttdoc">RX signal and image band energy statistics.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02015">rl_monitoring.h:2015</a></div></div>
<div class="ttc" id="group___monitoring_html_ga9f67ca16519cce4a6191047232afb7cf"><div class="ttname"><a href="group___monitoring.html#ga9f67ca16519cce4a6191047232afb7cf">rlRfRxIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlRxIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to RX Internal Analog Signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00794">rl_monitoring.c:794</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a10bf8eb107da671883403ec604f53121"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121">rlTxIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure(after checking for thresholds)  ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01430">rl_monitoring.h:1430</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a47fdc21b480ceb5e6fb7f89b9aa9953b"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b">rlExtAnaSignalsMonConf_t::signalInpEnables</a></div><div class="ttdeci">rlUInt8_t signalInpEnables</div><div class="ttdoc">This field indicates the sets of externally fed DC signals which are to be   monitored using GPADC....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01255">rl_monitoring.h:1255</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a09c6c1595ab2880c4660af72654bbf5d"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">rlDigMonPeriodicConf_t::periodicEnableMask</a></div><div class="ttdeci">rlUInt32_t periodicEnableMask</div><div class="ttdoc">Bit Monitoring   0 PERIODIC_CONFG_REGISTER_READ_EN   1 RESERVED   2 DFE_STC_EN   3 FRAME_TIMING_MONIT...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00185">rl_monitoring.h:185</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a3a1acf11beae2a4bf8cc459dc793cf94"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">rlTempMonConf_t::anaTempThreshMin</a></div><div class="ttdeci">rlInt16_t anaTempThreshMin</div><div class="ttdoc">The temperatures read from near the sensors near the RF analog modules are compared against a minimum...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00287">rl_monitoring.h:287</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html"><div class="ttname"><a href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a></div><div class="ttdoc">Temperature sensor monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00252">rl_monitoring.h:252</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_ab75584fa0a19115a5edbcbc67e1d7645"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645">rlPllContrVoltMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01669">rl_monitoring.h:1669</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_acd2eb83b9a2fd016ba96bc3a34339a37"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#acd2eb83b9a2fd016ba96bc3a34339a37">rlTxPhShiftMonConf_t::phShifterMon2</a></div><div class="ttdeci">rlUInt8_t phShifterMon2</div><div class="ttdoc">TXn Phase shifter phase2 monitor value.   Bits Phase shift definition   b1:0 Reserved (set it to 0b00...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02588">rl_monitoring.h:2588</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a04acbd213b36815b92c71e945482fdf6"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a04acbd213b36815b92c71e945482fdf6">rlRxIfStageMonConf_t::lpfCutoffStopBandAttenThresh</a></div><div class="ttdeci">rlUInt8_t lpfCutoffStopBandAttenThresh</div><div class="ttdoc">The LPF stop band attenuation at 2x analog LPFs band edge with respect to the   analog LPFs band ed...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00660">rl_monitoring.h:660</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a2242c3b0784a38b1b294491cb8b16253"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">rlTempMonConf_t::digTempThreshMax</a></div><div class="ttdeci">rlInt16_t digTempThreshMax</div><div class="ttdoc">The temperatures read from near the sensor near the digital module are compared against a maximum thr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00314">rl_monitoring.h:314</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01415">rl_monitoring.h:1415</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a2aedff987bc52501795f7d13224ec768"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">rlRxGainPhaseMonConf_t::rxGainPhaseMismatchErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainPhaseMismatchErrThresh</div><div class="ttdoc">The magnitude of measured RX phase mismatch across the enabled channels at each   enabled RF frequenc...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00460">rl_monitoring.h:460</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for PM, CLK and LO monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01522">rl_monitoring.h:1522</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a7e33302e0589d9ff6fe34e09c16f0cdc"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc">rlPmClkLoIntAnaSignalsMonConf_t::sync20GSigSel</a></div><div class="ttdeci">rlUInt8_t sync20GSigSel</div><div class="ttdoc">Value Definition   0 20GHz SYNC monitoring disabled   1 FMCW_SYNC_IN monitoring enabled   2 FMCW_SYNC...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01547">rl_monitoring.h:1547</a></div></div>
<div class="ttc" id="group___monitoring_html_ga50831ef3608e1191fcc22d760f7cd2da"><div class="ttname"><a href="group___monitoring.html#ga50831ef3608e1191fcc22d760f7cd2da">rlRfDualClkCompMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDualClkCompMonConfig(rlUInt8_t deviceMap, rlDualClkCompMonConf_t *data)</div><div class="ttdoc">Sets information related to the DCC based clock frequency monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00949">rl_monitoring.c:949</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a926cd08716d136ec40547484acad3b0b"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">rlAllTxPowMonConf_t::tx0PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx0PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx0.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00816">rl_monitoring.h:816</a></div></div>
<div class="ttc" id="structrl_all_tx_ph_shift_mon_conf__t_html_aa662a641da05cb752bad7047eecfcdf5"><div class="ttname"><a href="structrl_all_tx_ph_shift_mon_conf__t.html#aa662a641da05cb752bad7047eecfcdf5">rlAllTxPhShiftMonConf_t::tx0PhShiftMonCfg</a></div><div class="ttdeci">rlTxPhShiftMonConf_t * tx0PhShiftMonCfg</div><div class="ttdoc">Tx-0 Phase shifter monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02756">rl_monitoring.h:2756</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_ac5f54dd92ec846ea9fb6f2ef7bfa081e"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">rlRxNoiseMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00509">rl_monitoring.h:509</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_ae3b5b31671d6cd91b46f7b8bf0c20190"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#ae3b5b31671d6cd91b46f7b8bf0c20190">rlTxPhShiftMonConf_t::txPhaseErrorThresh</a></div><div class="ttdeci">rlUInt16_t txPhaseErrorThresh</div><div class="ttdoc">The threshold for deviation of the TX output phase difference between the measured phase values and c...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02727">rl_monitoring.h:2727</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a71f92c218ba07882b1db1c988081d513"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">rlTxPowMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00764">rl_monitoring.h:764</a></div></div>
<div class="ttc" id="group___monitoring_html_ga96520c28590afec38d43ef900f1f19df"><div class="ttname"><a href="group___monitoring.html#ga96520c28590afec38d43ef900f1f19df">rlRfTxGainPhaseMismatchMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxGainPhaseMismatchMonConfig(rlUInt8_t deviceMap, rlTxGainPhaseMismatchMonConf_t *data)</div><div class="ttdoc">Sets information related to TX gain and phase mismatch monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00564">rl_monitoring.c:564</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a36a036e5835453df00b98ce43c85fdd8"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">rlRxNoiseMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00559">rl_monitoring.h:559</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a06646928bd9b00d78c225b03aee96415"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415">rlPllContrVoltMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure (after checking for thresholds) ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01665">rl_monitoring.h:1665</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a2af331c604d3bab1acae014b78de1081"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a2af331c604d3bab1acae014b78de1081">rlTxGainPhaseMismatchMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01094">rl_monitoring.h:1094</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a9f6f69c26327f575a8c58dacecebc714"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714">rlRxMixInPwrMonConf_t::thresholds</a></div><div class="ttdeci">rlUInt16_t thresholds</div><div class="ttdoc">The measured RX mixer input voltage swings during this monitoring is compared   against the minimum a...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02001">rl_monitoring.h:2001</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a></div><div class="ttdoc">RX gain and phase monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00337">rl_monitoring.h:337</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_a278396cdff8b30d785398230cb40a45d"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d">rlDualClkCompMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01728">rl_monitoring.h:1728</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_ab5c5cd656c7fea1677160c5a79f1d04f"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f">rlGpadcIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure (after checking for thresholds) ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01625">rl_monitoring.h:1625</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_aa288a3b8e0734381ce24728c54178428"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#aa288a3b8e0734381ce24728c54178428">rlTxGainPhaseMismatchMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01090">rl_monitoring.h:1090</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_aee2a0c228dc81865e8964ad9b831b435"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">rlTempMonConf_t::digTempThreshMin</a></div><div class="ttdeci">rlInt16_t digTempThreshMin</div><div class="ttdoc">The temperatures read from near the sensor near the digital module are compared against a minimum thr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00305">rl_monitoring.h:305</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_ab8703296941d73c1f4ad7e040e0ef222"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#ab8703296941d73c1f4ad7e040e0ef222">rlTxPhShiftMonConf_t::phShifterMon1</a></div><div class="ttdeci">rlUInt8_t phShifterMon1</div><div class="ttdoc">TXn Phase shifter phase1 monitor value.   Bits Phase shift definition   b1:0 Reserved (set it to 0b00...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02580">rl_monitoring.h:2580</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a312d86c41f309966b1f402606bfa7603"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a312d86c41f309966b1f402606bfa7603">rlRxGainPhaseMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00369">rl_monitoring.h:369</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a6f0a60378a9e92b602e8a716323929be"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">rlTxPowMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00800">rl_monitoring.h:800</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a84d39bf6b1b768d78e791dbbbb27285c"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">rlDigMonPeriodicConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00176">rl_monitoring.h:176</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a92c51b1cdbb45eb434ec9d104d3cfafc"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">rlTempMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00327">rl_monitoring.h:327</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_aad698146097d349052c762fb4e5c9f76"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#aad698146097d349052c762fb4e5c9f76">rlTxPhShiftMonConf_t::phShifterIncVal4</a></div><div class="ttdeci">rlUInt8_t phShifterIncVal4</div><div class="ttdoc">Phase shifter monitoring increment value for phase4, the monitoring phase will be incremented by this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02572">rl_monitoring.h:2572</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a753590d4774ce1b32e7ebc75d6fec062"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">rlRxGainPhaseMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the RF frequencies inside the profile's RF band at which to measure the required...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00359">rl_monitoring.h:359</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_a2ea8c1e5807a8b9d6410e6da27aa1b7e"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e">rlDualClkCompMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01761">rl_monitoring.h:1761</a></div></div>
<div class="ttc" id="group___monitoring_html_ga4a448d2ff552029dbd80cb6afa5c471f"><div class="ttname"><a href="group___monitoring.html#ga4a448d2ff552029dbd80cb6afa5c471f">rlRfTxPowrMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxPowrMonConfig(rlUInt8_t deviceMap, rlAllTxPowMonConf_t *data)</div><div class="ttdoc">Sets information related to TX power monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00370">rl_monitoring.c:370</a></div></div>
<div class="ttc" id="structrl_tx_ph_shift_mon_conf__t_html_a98a45e87b56176c58325dfe7546b7169"><div class="ttname"><a href="structrl_tx_ph_shift_mon_conf__t.html#a98a45e87b56176c58325dfe7546b7169">rlTxPhShiftMonConf_t::txAmplErrorThresh</a></div><div class="ttdeci">rlUInt16_t txAmplErrorThresh</div><div class="ttdoc">The threshold for deviation of the TX output amplitude difference between all enabled phase settings....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02737">rl_monitoring.h:2737</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_ad1ff388f1a371a4e75b9b13708a1a093"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">rlMonDigEnables_t::enMask</a></div><div class="ttdeci">rlUInt32_t enMask</div><div class="ttdoc">Bit: Dig Monitoring   0 Reserved   1 CR4 and VIM lockstep test of diagnostic   2 Reserved   3 VIM tes...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00104">rl_monitoring.h:104</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a16ba14a8bd3775a06a4354163f05f685"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685">rlPllContrVoltMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01709">rl_monitoring.h:1709</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
