<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Sahil Maurya</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            line-height: 1.6;
            margin: 0;
            padding: 0;
            background-color: rgb(240, 240, 240);
            color: rgb(50, 50, 50);
        }
        header {
            background-image: url('URL_to_header_image');
            background-size: cover;
            color: white;
            text-align: center;
            padding: 50px 0;
        }
        section {
            padding: 50px;
            background-color: rgba(255, 255, 255, 0.9);
            background-image: url('URL_to_section_image');
            background-size: cover;
        }
        h1, h2 {
            color: rgb(30, 144, 255);
        }
        ul {
            list-style-type: none;
            padding-left: 0;
        }
        li {
            margin-bottom: 10px;
            color: rgb(0, 128, 0);
        }
        a {
            color: rgb(0, 0, 255);
            text-decoration: none;
        }
        a:hover {
            text-decoration: underline;
            color: rgb(255, 0, 0);
        }
    </style>
</head>
<body>

<header>
    <h1>Sahil Maurya</h1>
    <img src="URL_to_your_photo" alt="Sahil Maurya" style="max-width: 200px; border-radius: 50%;">
</header>

<section id="education">
    <h2>Education</h2>
    <ul>
        <li><strong>Indian Institute Of Information Technology, Guwahati</strong><br>
            <em>May 2023</em><br>
            M.TECH in VLSI & Embedded System<br>
            <strong>CGPA:</strong> 9.11
        </li>
        <li><strong>University Of Lucknow, Uttar Pradesh</strong><br>
            <em>2021</em><br>
            B.TECH in Electronics & Communication Engineering<br>
            <strong>Percentage:</strong> 66.1
        </li>
        <li><strong>Board Of High School & Intermediate Education, Uttar Pradesh</strong><br>
            <em>2016</em><br>
            Senior Secondary Education in Science<br>
            <strong>Percentage:</strong> 85
        </li>
    </ul>
</section>

<section id="projects">
    <h2>Personal Projects</h2>
    <ul>
        <li><strong>Study Of Large Integer Multiplication For Cryptosystem</strong><br>
            <em>January-2023 – May-2023</em><br>
            Tools: Xilinx Vivado & FPGA<br>
            Description: This project is based on designing a 32-bit, Toom-Cook-2.5 and Toom-Cook-3 multiplication algorithm for cryptosystem & their hardware implementation on FPGA. Comparative analysis between Toom-2.5 & Toom-3 multiplier in terms of Area, LUT, Delay, Frequency & Power.
        </li>
        <li><strong>Area and Power Efficient Approximate Modular Multiplier for R-LWE Cryptosystem</strong><br>
            <em>August-2022 – December-2022</em><br>
            Description: Designed an area & power efficient modular multiplier for medium & high-security level of R-LWE Cryptosystem on 45nm ASIC library. Achieved area & power reduction of 36% and 23% respectively compared to the state-of-the-art smallest exact R-LWE modular multiplier.
        </li>
        <li><strong>IoT Based Weather Monitoring System using Arduino UNO</strong><br>
            <em>December-2020 – May-2021</em><br>
            Description: Designed an electronic device to capture & store Temperature & Humidity data, sending it to the cloud or website for analysis.
        </li>
    </ul>
</section>

<section id="skills">
    <h2>Technical Skills</h2>
    <ul>
        <li><strong>Programming Language:</strong> Verilog HDL, C</li>
        <li><strong>Synthesis & Simulation Tool:</strong> Xilinx Vivado & ISE, FPGA, Cadence Virtuoso, Genus, Innovus, Xcelium Logic Simulator, EDA Playground, Matlab & Simulink, TINA-TI, LTSpice, Tinkercad</li>
    </ul>
</section>

<section id="interests">
    <h2>Area Of Interest</h2>
    <ul>
        <li>Digital VLSI Design</li>
        <li>Memory Design (SRAM, DRAM)</li>
        <li>Neuromorphic Computing</li>
        <li>In Memory Computing</li>
        <li>Quantum Cryptography</li>
        <li>Hardware Architecture Design</li>
        <li>Design Algorithms</li>
    </ul>
</section>

<section id="coursework">
    <h2>Relevant Coursework</h2>
    <ul>
        <li>Digital VLSI Design</li>
        <li>Analog Electronics</li>
        <li>Low Power VLSI (CMOS)</li>
        <li>VLSI Circuits and System</li>
        <li>VLSI CAD Lab</li>
        <li>System Modelling Lab</li>
        <li>Architectural Design of Digital Integrated Circuits</li>
        <li>In Memory Computing</li>
    </ul>
</section>

<section id="certifications">
    <h2>Certifications</h2>
    <ul>
        <li><strong>System Design Using Verilog HDL Training Course</strong><br>
            Udemy, August-2022<br>
            Learned the introduction of Verilog HDL and Xilinx Vivado software, different levels of Modeling, and Statements in Verilog HDL.
        </li>
    </ul>
</section>

<section id="achievements">
    <h2>Achievements & Awards</h2>
    <ul>
        <li>Secure highest CGPA (9.11) in M.TECH ECE 2021-2023 batch from IIIT Guwahati.</li>
        <li>Certificate of Participation: Hands-on Training by Entuple Technology on Cadence RTL to GDS Flow.</li>
        <li>Certificate Course in System Design using Verilog by Udemy.</li>
        <li>Certificate Of Participation Xilinx Webinar on VLSI Design flow using Vivado by CoreEL Technologies and Xilinx.</li>
        <li>Certificate Of Participation VeriFi, a Verilog HDL based digital design challenge by Department of Electronics and Communication Eng., FET Jamia Millia Islamia in association with Electronic-Bit.</li>
        <li>2nd prize in Creative Writing competition by EN-LIT Lucknow University.</li>
    </ul>
</section>

</body>
</html>
