// Seed: 738267881
module module_0;
  tri1 id_2, id_3, id_4, id_5;
  assign id_2 = id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0
    , id_17,
    input tri id_1
    , id_18,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri id_6,
    input wire id_7,
    output logic id_8,
    output wor id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wor id_12,
    output wire id_13,
    output wire id_14,
    output supply0 id_15
    , id_19
);
  always @(negedge id_18) begin : LABEL_0
    id_8 <= 1'b0;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
