[SCL] 12/15/2025 20:03:30 PID:28375 Client:nanodc.iitgn.ac.in Authorization failed Synopsys-Release 2022.03
[SCL] 12/15/2025 20:03:32 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded Design-Compiler 2022.03
[SCL] 12/15/2025 20:03:32 Checking status for feature Design-Compiler
[SCL] 12/15/2025 20:03:32 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded Design-Compiler 2022.03
[SCL] 12/15/2025 20:03:32 PID:28375 Client:nanodc.iitgn.ac.in Authorization failed Synopsys 2022.03
[SCL] 12/15/2025 20:03:32 PID:28375 Client:nanodc.iitgn.ac.in Authorization failed DC-Debug 2022.03
[SCL] 12/15/2025 20:03:32 PID:28375 Client:nanodc.iitgn.ac.in Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP5 for linux64 - Oct 11, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 12/15/2025 20:03:32 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Expert 2022.03
# ========================================================================
# Synopsys DC Synthesis Script for vsdcaravel
# Modified for POR-free architecture
# Memory macros are preserved as blackboxes
# ========================================================================
# ========================================================================
# Load technology libraries
# ========================================================================
read_db "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db"
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/gtech.db'
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db'
Loaded 0 designs.
read_db "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'
Loaded 0 designs.
# ========================================================================
# Set library variables
# ========================================================================
set target_library "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set link_library "* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set_app_var target_library $target_library
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set_app_var link_library $link_library
* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# ========================================================================
# Define directory paths
# ========================================================================
set root_dir "/home/bbaishya/vsdRiscvScl180"
/home/bbaishya/vsdRiscvScl180
set io_lib "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero
set verilog_files "$root_dir/rtl"
/home/bbaishya/vsdRiscvScl180/rtl
set top_module "vsdcaravel"
vsdcaravel
set output_file "$root_dir/synthesis/output/vsdcaravel_synthesis.v"
/home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
set report_dir "$root_dir/synthesis/report"
/home/bbaishya/vsdRiscvScl180/synthesis/report
# ========================================================================
# Configure Blackbox Handling
# ========================================================================
# Prevent automatic memory inference and template saving
set_app_var hdlin_infer_multibit default_none
default_none
set_app_var hdlin_auto_save_templates false
false
set_app_var compile_ultra_ungroup_dw false
false
# ========================================================================
# Create Blackbox Stub File for Memory and POR Modules
# ========================================================================
set blackbox_file "$root_dir/synthesis/memory_por_blackbox_stubs.v"
/home/bbaishya/vsdRiscvScl180/synthesis/memory_por_blackbox_stubs.v
set fp [open $blackbox_file w]
file14
puts $fp "// Blackbox definitions for memory and POR modules"
puts $fp "// Auto-generated by synthesis script"
puts $fp ""
# RAM128 blackbox
puts $fp "(* blackbox *)"
puts $fp "module RAM128(CLK, EN0, VGND, VPWR, A0, Di0, Do0, WE0);"
puts $fp "  input CLK, EN0, VGND, VPWR;"
puts $fp "  input \[6:0\] A0;"
puts $fp "  input \[31:0\] Di0;"
puts $fp "  input \[3:0\] WE0;"
puts $fp "  output \[31:0\] Do0;"
puts $fp "endmodule"
puts $fp ""
# RAM256 blackbox
puts $fp "(* blackbox *)"
puts $fp "module RAM256(VPWR, VGND, CLK, WE0, EN0, A0, Di0, Do0);"
puts $fp "  input CLK, EN0;"
puts $fp "  inout VPWR, VGND;"
puts $fp "  input \[7:0\] A0;"
puts $fp "  input \[31:0\] Di0;"
puts $fp "  input \[3:0\] WE0;"
puts $fp "  output \[31:0\] Do0;"
puts $fp "endmodule"
puts $fp ""
## dummy_por blackbox
#puts $fp "(* blackbox *)"
#puts $fp "module dummy_por(vdd3v3, vdd1v8, vss3v3, vss1v8, porb_h, porb_l, por_l);"
#puts $fp "  inout vdd3v3, vdd1v8, vss3v3, vss1v8;"
#puts $fp "  output porb_h, porb_l, por_l;"
#puts $fp "endmodule"
#puts $fp ""
close $fp
puts "INFO: Created blackbox stub file: $blackbox_file"
INFO: Created blackbox stub file: /home/bbaishya/vsdRiscvScl180/synthesis/memory_por_blackbox_stubs.v
# ========================================================================
# Read RTL Files
# ========================================================================
# Read defines first
read_file $verilog_files/defines.v
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/bbaishya/vsdRiscvScl180/rtl/defines.v'
Detecting input file type automatically (-rtl or -netlist).
[SCL] 12/15/2025 20:03:33 Checking status for feature HDL-Compiler
[SCL] 12/15/2025 20:03:33 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded HDL-Compiler 2022.03
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/bbaishya/vsdRiscvScl180/rtl/defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
# ------------------------------------------------------------------------
# FIX 1: Define Macro for OpenFrame
# ------------------------------------------------------------------------
set_app_var hdlin_define_args "-DEFINE OPENFRAME_IOPADS"
Error: unknown option '-DEFINE OPENFRAME_IOPADS' (CMD-010)
Error: Must specify one of these options: -default or value. (CMD-004)
# Read blackbox stubs FIRST (before actual RTL)
puts "INFO: Reading memory and POR blackbox stubs..."
INFO: Reading memory and POR blackbox stubs...
read_file $blackbox_file -format verilog
Loading verilog file '/home/bbaishya/vsdRiscvScl180/synthesis/memory_por_blackbox_stubs.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/bbaishya/vsdRiscvScl180/synthesis/memory_por_blackbox_stubs.v
Presto compilation completed successfully.
Current design is now '/home/bbaishya/vsdRiscvScl180/synthesis/RAM128.db:RAM128'
Loaded 2 designs.
Current design is 'RAM128'.
RAM128 RAM256
# ========================================================================
# Read RTL files excluding memory and POR modules
# ========================================================================
puts "INFO: Building RTL file list (excluding RAM128.v and RAM256.v)..."
INFO: Building RTL file list (excluding RAM128.v and RAM256.v)...
# Get all verilog files
set all_rtl_files [glob -nocomplain ${verilog_files}/*.v]
/home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v /home/bbaishya/vsdRiscvScl180/rtl/ring_osc2x13.v /home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_openframe.v /home/bbaishya/vsdRiscvScl180/rtl/open_source.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_logo.v /home/bbaishya/vsdRiscvScl180/rtl/digital_pll_controller.v /home/bbaishya/vsdRiscvScl180/rtl/xres_buf.v /home/bbaishya/vsdRiscvScl180/rtl/buff_flash_clkrst.v /home/bbaishya/vsdRiscvScl180/rtl/housekeeping_spi.v /home/bbaishya/vsdRiscvScl180/rtl/copyright_block.v /home/bbaishya/vsdRiscvScl180/rtl/clock_div.v /home/bbaishya/vsdRiscvScl180/rtl/picorv32.v /home/bbaishya/vsdRiscvScl180/rtl/ibex_all.v /home/bbaishya/vsdRiscvScl180/rtl/dummy_schmittbuf.v /home/bbaishya/vsdRiscvScl180/rtl/pc3d01.v /home/bbaishya/vsdRiscvScl180/rtl/primitives.v /home/bbaishya/vsdRiscvScl180/rtl/dummy_por.v /home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering.v /home/bbaishya/vsdRiscvScl180/rtl/scl180_macro_sparecell.v /home/bbaishya/vsdRiscvScl180/rtl/__openframe_project_wrapper.v /home/bbaishya/vsdRiscvScl180/rtl/RAM256.v /home/bbaishya/vsdRiscvScl180/rtl/mgmt_protect_hv.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_core.v /home/bbaishya/vsdRiscvScl180/rtl/spare_logic_block.v /home/bbaishya/vsdRiscvScl180/rtl/user_id_textblock.v /home/bbaishya/vsdRiscvScl180/rtl/pads.v /home/bbaishya/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v /home/bbaishya/vsdRiscvScl180/rtl/gpio_defaults_block.v /home/bbaishya/vsdRiscvScl180/rtl/__user_project_gpio_example.v /home/bbaishya/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v /home/bbaishya/vsdRiscvScl180/rtl/mprj_io_buffer.v /home/bbaishya/vsdRiscvScl180/rtl/user_id_programming.v /home/bbaishya/vsdRiscvScl180/rtl/manual_power_connections.v /home/bbaishya/vsdRiscvScl180/rtl/pt3b02_wrapper.v /home/bbaishya/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_clocking.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_netlists.v /home/bbaishya/vsdRiscvScl180/rtl/__user_project_wrapper.v /home/bbaishya/vsdRiscvScl180/rtl/mgmt_core.v /home/bbaishya/vsdRiscvScl180/rtl/user_defines.v /home/bbaishya/vsdRiscvScl180/rtl/gpio_control_block.v /home/bbaishya/vsdRiscvScl180/rtl/caravel.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_power_routing.v /home/bbaishya/vsdRiscvScl180/rtl/debug_regs.v /home/bbaishya/vsdRiscvScl180/rtl/mprj_io.v /home/bbaishya/vsdRiscvScl180/rtl/mprj_logic_high.v /home/bbaishya/vsdRiscvScl180/rtl/mgmt_protect.v /home/bbaishya/vsdRiscvScl180/rtl/empty_macro.v /home/bbaishya/vsdRiscvScl180/rtl/chip_io.v /home/bbaishya/vsdRiscvScl180/rtl/__uprj_netlists.v /home/bbaishya/vsdRiscvScl180/rtl/RAM128.v /home/bbaishya/vsdRiscvScl180/rtl/copyright_block_a.v /home/bbaishya/vsdRiscvScl180/rtl/gpio_logic_high.v /home/bbaishya/vsdRiscvScl180/rtl/digital_pll.v /home/bbaishya/vsdRiscvScl180/rtl/housekeeping.v /home/bbaishya/vsdRiscvScl180/rtl/mprj2_logic_high.v /home/bbaishya/vsdRiscvScl180/rtl/spiflash.v /home/bbaishya/vsdRiscvScl180/rtl/constant_block.v /home/bbaishya/vsdRiscvScl180/rtl/caravel_motto.v /home/bbaishya/vsdRiscvScl180/rtl/mgmt_core_wrapper.v /home/bbaishya/vsdRiscvScl180/rtl/defines.v /home/bbaishya/vsdRiscvScl180/rtl/__user_project_la_example.v /home/bbaishya/vsdRiscvScl180/rtl/vsdcaravel.v /home/bbaishya/vsdRiscvScl180/rtl/pc3d21.v
# Define files to exclude
set exclude_files [list \
    "${verilog_files}/RAM128.v" \
    "${verilog_files}/RAM256.v" \
#    "${verilog_files}/dummy_por.v" \
]
/home/bbaishya/vsdRiscvScl180/rtl/RAM128.v /home/bbaishya/vsdRiscvScl180/rtl/RAM256.v # /home/bbaishya/vsdRiscvScl180/rtl/dummy_por.v
# Build list of files to read
set rtl_to_read [list]
foreach file $all_rtl_files {
    set excluded 0
    foreach excl_file $exclude_files {
        if {[string equal $file $excl_file]} {
            set excluded 1
            puts "INFO: Excluding $file (using blackbox instead)"
            break
        }
    }
    if {!$excluded} {
        lappend rtl_to_read $file
    }
}
INFO: Excluding /home/bbaishya/vsdRiscvScl180/rtl/dummy_por.v (using blackbox instead)
INFO: Excluding /home/bbaishya/vsdRiscvScl180/rtl/RAM256.v (using blackbox instead)
INFO: Excluding /home/bbaishya/vsdRiscvScl180/rtl/RAM128.v (using blackbox instead)
puts "INFO: Reading [llength $rtl_to_read] RTL files..."
INFO: Reading 62 RTL files...
# Read all RTL files EXCEPT RAM128.v, RAM256.v, and dummy_por.v
read_file $rtl_to_read -define USE_POWER_PINS -format verilog
Loading verilog files: '/home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v' '/home/bbaishya/vsdRiscvScl180/rtl/ring_osc2x13.v' '/home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_openframe.v' '/home/bbaishya/vsdRiscvScl180/rtl/open_source.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_logo.v' '/home/bbaishya/vsdRiscvScl180/rtl/digital_pll_controller.v' '/home/bbaishya/vsdRiscvScl180/rtl/xres_buf.v' '/home/bbaishya/vsdRiscvScl180/rtl/buff_flash_clkrst.v' '/home/bbaishya/vsdRiscvScl180/rtl/housekeeping_spi.v' '/home/bbaishya/vsdRiscvScl180/rtl/copyright_block.v' '/home/bbaishya/vsdRiscvScl180/rtl/clock_div.v' '/home/bbaishya/vsdRiscvScl180/rtl/picorv32.v' '/home/bbaishya/vsdRiscvScl180/rtl/ibex_all.v' '/home/bbaishya/vsdRiscvScl180/rtl/dummy_schmittbuf.v' '/home/bbaishya/vsdRiscvScl180/rtl/pc3d01.v' '/home/bbaishya/vsdRiscvScl180/rtl/primitives.v' '/home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering.v' '/home/bbaishya/vsdRiscvScl180/rtl/scl180_macro_sparecell.v' '/home/bbaishya/vsdRiscvScl180/rtl/__openframe_project_wrapper.v' '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_protect_hv.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_core.v' '/home/bbaishya/vsdRiscvScl180/rtl/spare_logic_block.v' '/home/bbaishya/vsdRiscvScl180/rtl/user_id_textblock.v' '/home/bbaishya/vsdRiscvScl180/rtl/pads.v' '/home/bbaishya/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v' '/home/bbaishya/vsdRiscvScl180/rtl/gpio_defaults_block.v' '/home/bbaishya/vsdRiscvScl180/rtl/__user_project_gpio_example.v' '/home/bbaishya/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v' '/home/bbaishya/vsdRiscvScl180/rtl/mprj_io_buffer.v' '/home/bbaishya/vsdRiscvScl180/rtl/user_id_programming.v' '/home/bbaishya/vsdRiscvScl180/rtl/manual_power_connections.v' '/home/bbaishya/vsdRiscvScl180/rtl/pt3b02_wrapper.v' '/home/bbaishya/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_clocking.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_netlists.v' '/home/bbaishya/vsdRiscvScl180/rtl/__user_project_wrapper.v' '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_core.v' '/home/bbaishya/vsdRiscvScl180/rtl/user_defines.v' '/home/bbaishya/vsdRiscvScl180/rtl/gpio_control_block.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_power_routing.v' '/home/bbaishya/vsdRiscvScl180/rtl/debug_regs.v' '/home/bbaishya/vsdRiscvScl180/rtl/mprj_io.v' '/home/bbaishya/vsdRiscvScl180/rtl/mprj_logic_high.v' '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_protect.v' '/home/bbaishya/vsdRiscvScl180/rtl/empty_macro.v' '/home/bbaishya/vsdRiscvScl180/rtl/chip_io.v' '/home/bbaishya/vsdRiscvScl180/rtl/__uprj_netlists.v' '/home/bbaishya/vsdRiscvScl180/rtl/copyright_block_a.v' '/home/bbaishya/vsdRiscvScl180/rtl/gpio_logic_high.v' '/home/bbaishya/vsdRiscvScl180/rtl/digital_pll.v' '/home/bbaishya/vsdRiscvScl180/rtl/housekeeping.v' '/home/bbaishya/vsdRiscvScl180/rtl/mprj2_logic_high.v' '/home/bbaishya/vsdRiscvScl180/rtl/spiflash.v' '/home/bbaishya/vsdRiscvScl180/rtl/constant_block.v' '/home/bbaishya/vsdRiscvScl180/rtl/caravel_motto.v' '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_core_wrapper.v' '/home/bbaishya/vsdRiscvScl180/rtl/defines.v' '/home/bbaishya/vsdRiscvScl180/rtl/__user_project_la_example.v' '/home/bbaishya/vsdRiscvScl180/rtl/vsdcaravel.v' '/home/bbaishya/vsdRiscvScl180/rtl/pc3d21.v' 
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/bbaishya/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:55: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:70: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:71: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Compiling source file /home/bbaishya/vsdRiscvScl180/rtl/ring_osc2x13.v
Opening include file /home/bbaishya/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v
Error:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:46: tri0 declarations are not supported by synthesis. (VER-181)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:49: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:50: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:50: Drive strength specification for tri-state gate instantiation is ignored. (VER-306)
Warning:  /home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v:51: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Compiling source file /home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v
Compiling source file /home/bbaishya/vsdRiscvScl180/rtl/caravel_openframe.v
Error:  /home/bbaishya/vsdRiscvScl180/rtl/caravel_openframe.v:96: The macro 'OPENFRAME_IO_PADS' has not been defined. (VER-913)
*** Presto compilation terminated with 2 errors. ***
Error: Can't read 'verilog' files '/home/bbaishya/vsdRiscvScl180/rtl/pc3b03ed.v', '/home/bbaishya/vsdRiscvScl180/rtl/ring_osc2x13.v', '/home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_openframe.v', '/home/bbaishya/vsdRiscvScl180/rtl/open_source.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_logo.v', '/home/bbaishya/vsdRiscvScl180/rtl/digital_pll_controller.v', '/home/bbaishya/vsdRiscvScl180/rtl/xres_buf.v', '/home/bbaishya/vsdRiscvScl180/rtl/buff_flash_clkrst.v', '/home/bbaishya/vsdRiscvScl180/rtl/housekeeping_spi.v', '/home/bbaishya/vsdRiscvScl180/rtl/copyright_block.v', '/home/bbaishya/vsdRiscvScl180/rtl/clock_div.v', '/home/bbaishya/vsdRiscvScl180/rtl/picorv32.v', '/home/bbaishya/vsdRiscvScl180/rtl/ibex_all.v', '/home/bbaishya/vsdRiscvScl180/rtl/dummy_schmittbuf.v', '/home/bbaishya/vsdRiscvScl180/rtl/pc3d01.v', '/home/bbaishya/vsdRiscvScl180/rtl/primitives.v', '/home/bbaishya/vsdRiscvScl180/rtl/gpio_signal_buffering.v', '/home/bbaishya/vsdRiscvScl180/rtl/scl180_macro_sparecell.v', '/home/bbaishya/vsdRiscvScl180/rtl/__openframe_project_wrapper.v', '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_protect_hv.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_core.v', '/home/bbaishya/vsdRiscvScl180/rtl/spare_logic_block.v', '/home/bbaishya/vsdRiscvScl180/rtl/user_id_textblock.v', '/home/bbaishya/vsdRiscvScl180/rtl/pads.v', '/home/bbaishya/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v', '/home/bbaishya/vsdRiscvScl180/rtl/gpio_defaults_block.v', '/home/bbaishya/vsdRiscvScl180/rtl/__user_project_gpio_example.v', '/home/bbaishya/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v', '/home/bbaishya/vsdRiscvScl180/rtl/mprj_io_buffer.v', '/home/bbaishya/vsdRiscvScl180/rtl/user_id_programming.v', '/home/bbaishya/vsdRiscvScl180/rtl/manual_power_connections.v', '/home/bbaishya/vsdRiscvScl180/rtl/pt3b02_wrapper.v', '/home/bbaishya/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_clocking.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_netlists.v', '/home/bbaishya/vsdRiscvScl180/rtl/__user_project_wrapper.v', '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_core.v', '/home/bbaishya/vsdRiscvScl180/rtl/user_defines.v', '/home/bbaishya/vsdRiscvScl180/rtl/gpio_control_block.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_power_routing.v', '/home/bbaishya/vsdRiscvScl180/rtl/debug_regs.v', '/home/bbaishya/vsdRiscvScl180/rtl/mprj_io.v', '/home/bbaishya/vsdRiscvScl180/rtl/mprj_logic_high.v', '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_protect.v', '/home/bbaishya/vsdRiscvScl180/rtl/empty_macro.v', '/home/bbaishya/vsdRiscvScl180/rtl/chip_io.v', '/home/bbaishya/vsdRiscvScl180/rtl/__uprj_netlists.v', '/home/bbaishya/vsdRiscvScl180/rtl/copyright_block_a.v', '/home/bbaishya/vsdRiscvScl180/rtl/gpio_logic_high.v', '/home/bbaishya/vsdRiscvScl180/rtl/digital_pll.v', '/home/bbaishya/vsdRiscvScl180/rtl/housekeeping.v', '/home/bbaishya/vsdRiscvScl180/rtl/mprj2_logic_high.v', '/home/bbaishya/vsdRiscvScl180/rtl/spiflash.v', '/home/bbaishya/vsdRiscvScl180/rtl/constant_block.v', '/home/bbaishya/vsdRiscvScl180/rtl/caravel_motto.v', '/home/bbaishya/vsdRiscvScl180/rtl/mgmt_core_wrapper.v', '/home/bbaishya/vsdRiscvScl180/rtl/defines.v', '/home/bbaishya/vsdRiscvScl180/rtl/__user_project_la_example.v', '/home/bbaishya/vsdRiscvScl180/rtl/vsdcaravel.v', '/home/bbaishya/vsdRiscvScl180/rtl/pc3d21.v'. (UID-9)
No designs were read
# ========================================================================
# Elaborate Design
# ========================================================================
puts "INFO: Elaborating design..."
INFO: Elaborating design...
define_design_lib WORK -path ./work_folder
1
elaborate $top_module
Running PRESTO HDLC
Presto compilation completed successfully. (vsdcaravel)
Elaborated 1 design.
Current design is now 'vsdcaravel'.
Information: Building the design 'chip_io'. (HDL-193)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/chip_io.v:884: Net vddio or a directly connected net may be driven by more than one process or block. (ELAB-405)
Presto compilation completed successfully. (chip_io)
Information: Building the design 'caravel_core'. (HDL-193)
Presto compilation completed successfully. (caravel_core)
Information: Building the design 'copyright_block'. (HDL-193)
Presto compilation completed successfully. (copyright_block)
Information: Building the design 'caravel_logo'. (HDL-193)
Presto compilation completed successfully. (caravel_logo)
Information: Building the design 'caravel_motto'. (HDL-193)
Presto compilation completed successfully. (caravel_motto)
Information: Building the design 'open_source'. (HDL-193)
Presto compilation completed successfully. (open_source)
Information: Building the design 'user_id_textblock'. (HDL-193)
Presto compilation completed successfully. (user_id_textblock)
Information: Building the design 'constant_block'. (HDL-193)
Presto compilation completed successfully. (constant_block)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'mprj_io'. (HDL-193)
Presto compilation completed successfully. (mprj_io)
Information: Building the design 'mgmt_core_wrapper'. (HDL-193)
Presto compilation completed successfully. (mgmt_core_wrapper)
Information: Building the design 'mgmt_protect'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Presto compilation completed successfully. (user_project_wrapper)
Information: Building the design 'caravel_clocking'. (HDL-193)

Inferred memory devices in process
	in routine caravel_clocking line 55 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/caravel_clocking.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  use_pll_second_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ext_clk_syncd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   use_pll_first_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ext_clk_syncd_pre_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine caravel_clocking line 104 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/caravel_clocking.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reset_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (caravel_clocking)
Information: Building the design 'digital_pll'. (HDL-193)
Presto compilation completed successfully. (digital_pll)
Information: Building the design 'housekeeping'. (HDL-193)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v:929: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v:943: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v:970: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v:968: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 639 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |     no/auto      |
|           500            |     auto/no      |
===============================================

Statistics for case statements in always block at line 921 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           941            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1026 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           343            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1032 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1095           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine housekeeping line 639 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wbbd_sck_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbbd_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_addr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_write_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping line 921 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   serial_clock_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    serial_load_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      serial_busy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_2_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_count_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_state_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_resetn_pre_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine housekeeping line 1032 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   irq_2_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    serial_xfer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mgmt_gpio_data_reg   | Flip-flop |  38   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mgmt_gpio_data_buf_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_clock_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_bb_load_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pwr_ctrl_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_resetn_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hkspi_disable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  117  |  Y  | N  | N  | Y  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  377  |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |  25   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pll_dco_ena_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_ena_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pll_bypass_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      irq_spi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     reset_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk1_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk2_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  trap_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   irq_1_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (housekeeping)
Information: Building the design 'mprj_io_buffer'. (HDL-193)
Presto compilation completed successfully. (mprj_io_buffer)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h1803". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_1803)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0403". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0403)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0801". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0801)
Information: Building the design 'gpio_control_block'. (HDL-193)

Inferred memory devices in process
	in routine gpio_control_block line 143 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| serial_data_out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 165 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| shift_register_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 175 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/gpio_control_block.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   gpio_ana_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     gpio_dm_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_pol_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmt_ena_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_holdover_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_slow_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_vtrip_sel_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| gpio_ib_mode_sel_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    gpio_inenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_outenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (gpio_control_block)
Information: Building the design 'user_id_programming' instantiated from design 'caravel_core' with
	the parameters "USER_PROJECT_ID=32'h00000000". (HDL-193)
Presto compilation completed successfully. (user_id_programming_00000000)
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/bbaishya/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'xres_buf'. (HDL-193)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/xres_buf.v:21: Port number 7 of 'xres_buf' was named 'Port7'. (VER-441)
Presto compilation completed successfully. (xres_buf)
Information: Building the design 'spare_logic_block'. (HDL-193)
Presto compilation completed successfully. (spare_logic_block)
Information: Building the design 'empty_macro'. (HDL-193)
Presto compilation completed successfully. (empty_macro)
Information: Building the design 'manual_power_connections'. (HDL-193)
Presto compilation completed successfully. (manual_power_connections)
Information: Building the design 'mgmt_core'. (HDL-193)

Statistics for case statements in always block at line 1890 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1892           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1914 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1917           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1942 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1944           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1958 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1960           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1972 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1991 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1993           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2007 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2009           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2026 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2028           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2042 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2061 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2063           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2075 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2199 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2201           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2210 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2221 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2223           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2231 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2233           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2242 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2244           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2253 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2255           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2264 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2266           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2275 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2277           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2286 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2297 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2307 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2309           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2318 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2328 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2338 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2340           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2348 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2350           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2358 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2360           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2368 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2370           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2378 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2380           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2388 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2400 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2459 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2461           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2483 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2510 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2512           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2536 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2538           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2562 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2586 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2588           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2612 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2638 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2665 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2692 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2694           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2719 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2721           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2748 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2750           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2788           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2815 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2842 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2844           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2903 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2931 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2933           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2948 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2965 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2967           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2982 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2984           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2998 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3000           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3012 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3030 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3032           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3046 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3063 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3066           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3081 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3083           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3097 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3112 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3126 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3128           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3141 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3143           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3151 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3164 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3166           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3177 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3179           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3193 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3196           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3211 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3213           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3223 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3225           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3235 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3237           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3249 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3251           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3263 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3265           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3273 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3275           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3286 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3413 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3415           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3431 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3434           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3449 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3451           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3463 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3465           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3478 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3480           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3493 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3495           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3503 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3505           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3516 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3518           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3529 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3531           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3545 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3547           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3561 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3579 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3581           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3593 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3595           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3605 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3607           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3617 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3619           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3631 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3633           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3641 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3643           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3654 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3656           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3667 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3730 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3732           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3759 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3788 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3790           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3809 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3811           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3830 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3832           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3858 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3860           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3879 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3881           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3907 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3909           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3929 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3931           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3953           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3973 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3975           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3995 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3997           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4025 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4027           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4055 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4057           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4086 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4088           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4117 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4119           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4137 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4139           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4162 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4164           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4182 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4184           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4207 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4745 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4748           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4759 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4769 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4771           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4779 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4781           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4789 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4801 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4803           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6439 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6441           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6453 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6455           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6467 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6469           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6481 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6483           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6495 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6497           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6509 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6511           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6523 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6525           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6537 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6539           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6551 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6553           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6736 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6813           |     no/auto      |
|           6829           |     no/auto      |
|           6868           |    auto/auto     |
|           7140           |     no/auto      |
|           7185           |     no/auto      |
|           7208           |     no/auto      |
|           7220           |     no/auto      |
|           7232           |     no/auto      |
|           7265           |     no/auto      |
|           7277           |     no/auto      |
|           7321           |    auto/auto     |
|           7414           |     no/auto      |
|           7426           |     no/auto      |
|           7438           |     no/auto      |
|           7486           |    auto/auto     |
|           7541           |    auto/auto     |
|           7583           |     no/auto      |
|           7595           |     no/auto      |
|           7636           |     no/auto      |
|           7677           |     no/auto      |
|           7718           |     no/auto      |
|           7759           |     no/auto      |
|           7800           |     no/auto      |
|           7841           |     no/auto      |
===============================================
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v:8430: Net mgmtsoc_vexriscv connected to instance VexRiscv is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine mgmt_core line 6725 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 6729 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|           flash_clk_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         flash_io0_oeb_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          flash_io0_do_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_litespisdrphycore_dq_i_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine mgmt_core line 6736 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            multiregimpl30_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             debug_mode_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface2_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|              debug_oeb_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl30_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface3_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mgmtsoc_litespimmap_storage_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_master_cs_storage_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_master_phyconfig_storage_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface4_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_storage_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface5_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             gpio_mode1_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpio_mode0_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_ien_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               gpio_oe_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_out_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface6_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               la_ien_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|                la_oe_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|               la_out_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|          interface7_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mprj_wb_iena_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface8_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             spi_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface9_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_control_storage_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_control_re_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_mosi_storage_reg           | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_cs_storage_reg            | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_loopback_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              spimaster_storage_reg              | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface10_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_load_storage_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_reload_storage_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_en_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_update_value_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_update_value_re_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface11_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_r_reg                | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             uart_enable_storage_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface12_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface13_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin0_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin0_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface14_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin1_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin1_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface15_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin2_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin2_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface16_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin3_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin3_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface17_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin4_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin4_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface18_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin5_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin5_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface19_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            user_irq_ena_storage_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_zero_trigger_d_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                mgmtsoc_value_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_litespisdrphycore_posedge_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_mosi_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            spi_master_miso_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_tx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_rx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin0_gpioin0_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin1_gpioin1_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin2_gpioin2_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin3_gpioin3_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin4_gpioin4_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin5_gpioin5_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_bus_errors_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_debug_bus_dat_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_debug_reset_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_transfer_wait_for_ack_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_i_cmd_payload_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_i_cmd_payload_address_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_i_cmd_payload_wr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_i_cmd_valid_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_vexriscv_transfer_in_progress_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_transfer_complete_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_vexriscv_debug_bus_ack_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_reset_debug_logic_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_ibus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_dbus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_value_status_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_zero_pending_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 dff_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dff2_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_sr_in_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_litespisdrphycore_posedge_reg2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_cnt_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_clk_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_count_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              litespiphy_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_cnt_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_grant_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_litespimmap_count_reg          | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_state_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_cs_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_adr_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_mask_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_tx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  mgmtsoc_master_tx_fifo_source_payload_len_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_width_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_rx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_rx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_clk_divider1_reg           | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|                   spi_clk_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_cs_n_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             spi_master_mosi_sel_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_mosi_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spi_master_miso_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spimaster_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              spi_master_count_reg               | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phytx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                 sys_uart_tx_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phyrx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_tx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               uart_rx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_tx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_rx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phytx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_dbg_uart_tx_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phyrx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          uartwishbonebridge_state_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_bytes_count_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_words_count_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_cmd_reg                 | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_length_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_address_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_incr_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_data_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_count_reg                | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         gpioin0_gpioin0_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_gpioin0_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin1_gpioin1_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_gpioin1_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin2_gpioin2_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_gpioin2_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin3_gpioin3_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_gpioin3_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin4_gpioin4_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_gpioin4_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin5_gpioin5_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_gpioin5_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    state_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    grant_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 slave_sel_r_reg                 | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|                    count_reg                    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface0_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_reset_storage_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_reset_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_scratch_storage_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface1_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
	in routine mgmt_core line 8399 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     storage_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8405 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_1_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8416 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    storage_1_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8422 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_3_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mgmt_core/8407  |   16   |    8    |      4       |
|  mgmt_core/8424  |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (mgmt_core)
Information: Building the design 'mprj_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj_logic_high)
Information: Building the design 'mprj2_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj2_logic_high)
Information: Building the design 'mgmt_protect_hv'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect_hv)
Information: Building the design 'debug_regs'. (HDL-193)

Inferred memory devices in process
	in routine debug_regs line 19 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/debug_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_reg_1_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbs_ack_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbs_dat_o_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   debug_reg_2_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (debug_regs)
Information: Building the design 'clock_div' instantiated from design 'caravel_clocking' with
	the parameters "SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine clock_div_SIZE3 line 45 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     syncNp_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     syncNp_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_div_SIZE3)
Information: Building the design 'ring_osc2x13'. (HDL-193)
Presto compilation completed successfully. (ring_osc2x13)
Information: Building the design 'digital_pll_controller'. (HDL-193)

Inferred memory devices in process
	in routine digital_pll_controller line 100 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/digital_pll_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prep_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     oscbuf_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tval_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (digital_pll_controller)
Information: Building the design 'housekeeping_spi'. (HDL-193)

Inferred memory devices in process
	in routine housekeeping_spi line 129 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping_spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wrstb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sdoenb_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ldata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping_spi line 172 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/housekeeping_spi.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       readmode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        fixed_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_user_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_mgmt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_user_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_user_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      writemode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_mgmt_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_mgmt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        count_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        rdstb_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       predata_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (housekeeping_spi)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Presto compilation completed successfully. (dummy_scl180_conb_1)
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v:1090: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v:1091: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 2097 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2298 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2304           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2469 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2471           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2563 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2579 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2580           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2622 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2624           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2690 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2691           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2762 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2763           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2776 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2777           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2790 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2855 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2856           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2885 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2886           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2986 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2987           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3003 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3004           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3083 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3084           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3205 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3207           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3216 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3218           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3297 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3300           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3334 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3335           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3353 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3356           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3380 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3383           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3508 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3510           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3630 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3631           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3660 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3865           |    auto/auto     |
|           3876           |    auto/auto     |
|           3905           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3962 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4013           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4237 in file
	'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4254           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine VexRiscv line 1246 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port0_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1252 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1258 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| RegFilePlugin_regFile_reg | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3660 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
==========================================================================================================================
|                         Register Name                          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================================================
|                     _zz_iBus_rsp_valid_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MSIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MTIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MEIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          HazardSimplePlugin_writeBackBuffer_valid_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPP_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            execute_LightShifterPlugin_isActive_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                IBusCachedPlugin_fetchPc_inc_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                           _zz_2_reg                            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              IBusCachedPlugin_fetchPc_booted_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               IBusCachedPlugin_fetchPc_pcReg_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rValid_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 CsrPlugin_interrupt_valid_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_2_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_hadException_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           _zz_CsrPlugin_csrMapping_readDataInit_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MIE_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPIE_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_0_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               writeBack_arbitration_isValid_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_1_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    switch_Fetcher_l362_reg                     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    _zz_iBusWishbone_ADR_reg                    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==========================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3962 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
============================================================================================================================
|                          Register Name                           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================================================
|                     CsrPlugin_mtvec_base_reg                     | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_4032_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_3008_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_835_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_834_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_772_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_768_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             memory_to_writeBack_MEMORY_READ_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_BRANCH_CALC_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 execute_to_memory_BRANCH_DO_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_REGFILE_WRITE_DATA_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_REGFILE_WRITE_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_MEMORY_ADDRESS_LOW_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_MEMORY_ADDRESS_LOW_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              execute_to_memory_ALIGNEMENT_FAULT_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_DO_EBREAK_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_CSR_WRITE_OPCODE_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC2_FORCE_ZERO_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS2_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS1_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_to_writeBack_ENV_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_to_memory_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   decode_to_execute_IS_CSR_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_BRANCH_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SHIFT_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_ALU_BITWISE_CTRL_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             decode_to_execute_SRC_LESS_UNSIGNED_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           memory_to_writeBack_REGFILE_WRITE_VALID_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            execute_to_memory_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            decode_to_execute_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC2_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ALU_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              memory_to_writeBack_MEMORY_ENABLE_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               execute_to_memory_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               decode_to_execute_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC_USE_SUB_LESS_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC1_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               memory_to_writeBack_INSTRUCTION_reg                | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_INSTRUCTION_reg                 | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_INSTRUCTION_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    memory_to_writeBack_PC_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     execute_to_memory_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     decode_to_execute_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                externalInterruptArray_regNext_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                CsrPlugin_mcause_exceptionCode_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                  CsrPlugin_mcause_interrupt_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                       CsrPlugin_mtval_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                        CsrPlugin_mepc_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             CsrPlugin_interrupt_targetPrivilege_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_interrupt_code_reg                   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_data_reg                      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MSIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MTIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MEIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      HazardSimplePlugin_writeBackBuffer_payload_address_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|           execute_LightShifterPlugin_amplitudeReg_reg            | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s2_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_833_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_773_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rData_wr_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    dBus_cmd_rData_address_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_836_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_size_reg                      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s1_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                iBusWishbone_DAT_MISO_regNext_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
============================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4220 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|  _zz_when_DebugPlugin_l244_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_busReadDataReg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_resetIt_regNext_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_isPipBusy_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4237 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|    DebugPlugin_resetIt_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   DebugPlugin_debugUsed_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_disableEbreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_haltedByBreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_godmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_stepIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_haltIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  VexRiscv/1248   |   32   |   32    |      5       |
|  VexRiscv/1254   |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully. (VexRiscv)
Information: Building the design 'even'. (HDL-193)

Inferred memory devices in process
	in routine even line 194 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (even)
Information: Building the design 'odd'. (HDL-193)

Inferred memory devices in process
	in routine odd line 87 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 112 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_counter2_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 150 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 163 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      old_N_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (odd)
Information: Building the design 'delay_stage'. (HDL-193)
Presto compilation completed successfully. (delay_stage)
Information: Building the design 'start_stage'. (HDL-193)
Presto compilation completed successfully. (start_stage)
Information: Building the design 'gpio_logic_high'. (HDL-193)
Presto compilation completed successfully. (gpio_logic_high)
Information: Building the design 'scl180_marco_sparecell'. (HDL-193)
Presto compilation completed successfully. (scl180_marco_sparecell)
Information: Building the design 'InstructionCache'. (HDL-193)

Inferred memory devices in process
	in routine InstructionCache line 4417 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     banks_0_reg     | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4423 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| _zz_banks_0_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4429 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ways_0_tags_reg   | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4435 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| _zz_ways_0_tags_port1_reg | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4532 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|    lineLoader_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  lineLoader_wordIndex_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   lineLoader_cmdSent_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| lineLoader_flushPending_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   lineLoader_hadError_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4570 in file
		'/home/risc_user1/work/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
|       decodeStage_hit_valid_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  decodeStage_mmuRsp_allowExecute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_exception_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_isPaging_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| decodeStage_mmuRsp_physicalAddress_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_refilling_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   io_cpu_fetch_data_regNextWhen_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   _zz_when_InstructionCache_l342_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         lineLoader_address_reg         | Flip-flop |  27   |  Y  | N  | N  | N  | N  | N  | N  |
|       decodeStage_hit_error_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      lineLoader_flushCounter_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| InstructionCache/4425 |   16   |   32    |      4       |
===========================================================
Presto compilation completed successfully. (InstructionCache)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# ------------------------------------------------------------------------
# FIX 2: Verify Design Context
# ------------------------------------------------------------------------
if {[current_design] != $top_module} {
    puts "WARNING: Current design is [current_design], switching to $top_module..."
    current_design $top_module
}
Current design is 'vsdcaravel'.
Current design is 'vsdcaravel'.
WARNING: Current design is _sel2, switching to vsdcaravel...
Current design is 'vsdcaravel'.
{vsdcaravel}
# ========================================================================
# Set Blackbox Attributes for Memory Modules
# ========================================================================
puts "INFO: Setting Blackbox Attributes for Memory Modules..."
INFO: Setting Blackbox Attributes for Memory Modules...
# Mark RAM128 as blackbox
if {[sizeof_collection [get_designs -quiet RAM128]] > 0} {
    set_attribute [get_designs RAM128] is_black_box true -quiet
    set_dont_touch [get_designs RAM128]
    puts "INFO: RAM128 marked as blackbox"
}
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Creating new attribute 'is_black_box' on design 'RAM128'. (UID-96)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: RAM128 marked as blackbox
# Mark RAM256 as blackbox
if {[sizeof_collection [get_designs -quiet RAM256]] > 0} {
    set_attribute [get_designs RAM256] is_black_box true -quiet
    set_dont_touch [get_designs RAM256]
    puts "INFO: RAM256 marked as blackbox"
}
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: RAM256 marked as blackbox
## ========================================================================
## Set POR (Power-On-Reset) Module as Blackbox
## ========================================================================
#puts "INFO: Setting POR module as blackbox..."
#
## Mark dummy_por as blackbox
#if {[sizeof_collection [get_designs -quiet dummy_por]] > 0} {
#    set_attribute [get_designs dummy_por] is_black_box true -quiet
#    set_dont_touch [get_designs dummy_por]
#    puts "INFO: dummy_por marked as blackbox"
#}
#
## Handle any other POR-related modules (case insensitive)
#foreach_in_collection por_design [get_designs -quiet "*por*"] {
#    set design_name [get_object_name $por_design]
#    if {![string equal $design_name "dummy_por"]} {
#        set_dont_touch $por_design
#        set_attribute $por_design is_black_box true -quiet
#        puts "INFO: $design_name set as blackbox"
#    }
#}
# ========================================================================
# Protect blackbox instances from optimization
# ========================================================================
puts "INFO: Protecting blackbox instances from optimization..."
INFO: Protecting blackbox instances from optimization...
# Protect all instances of RAM128, RAM256, and dummy_por
foreach blackbox_ref {"RAM128" "RAM256"} {
    set instances [get_cells -quiet -hierarchical -filter "ref_name == $blackbox_ref"]
    if {[sizeof_collection $instances] > 0} {
        set_dont_touch $instances
        set inst_count [sizeof_collection $instances]
        puts "INFO: Protected $inst_count instance(s) of $blackbox_ref"
    }
}
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: Protected 1 instance(s) of RAM128
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: Protected 1 instance(s) of RAM256
# ========================================================================
# Link Design
# ========================================================================
puts "INFO: Linking design..."
INFO: Linking design...
link

  Linking design 'vsdcaravel'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (46 designs)              /home/bbaishya/vsdRiscvScl180/synthesis/vsdcaravel.db, etc
  tsl18cio250_min (library)   /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db
  tsl18fs120_scl_ff (library) /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db

Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/bbaishya/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_por' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
0
# ========================================================================
# Uniquify Design
# ========================================================================
puts "INFO: Uniquifying design..."
INFO: Uniquifying design...
uniquify
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 7 instances of design 'constant_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'gpio_defaults_block_1803'. (OPT-1056)
Information: Uniquified 35 instances of design 'gpio_defaults_block_0403'. (OPT-1056)
Information: Uniquified 38 instances of design 'gpio_control_block'. (OPT-1056)
Information: Uniquified 4 instances of design 'spare_logic_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'clock_div_SIZE3'. (OPT-1056)
Information: Uniquified 1222 instances of design 'dummy_scl180_conb_1'. (OPT-1056)
Information: Uniquified 2 instances of design 'even'. (OPT-1056)
Information: Uniquified 2 instances of design 'odd'. (OPT-1056)
Information: Uniquified 12 instances of design 'delay_stage'. (OPT-1056)
Information: Uniquified 38 instances of design 'gpio_logic_high'. (OPT-1056)
Information: Uniquified 38 instances of design 'scl180_marco_sparecell'. (OPT-1056)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Warning:  File /home/bbaishya/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
1
# ========================================================================
# Read SDC constraints (if exists)
# ========================================================================
if {[file exists "$root_dir/synthesis/vsdcaravel.sdc"]} {
    puts "INFO: Reading timing constraints..."
    read_sdc "$root_dir/synthesis/vsdcaravel.sdc"
}
INFO: Reading timing constraints...

Reading SDC version 2.1...
[INFO]: IO[4] is set as: SCK
[INFO]: GPIOs mode is set as: OUT
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
[INFO]: System clock period: 25
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
[INFO]: Clock transition range: 1 : 1.5
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: It is dangerous to create a clock source on inout port 'mprj_io[4]'. (UID-376)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
[INFO]: Setting input delay to: 4
[INFO]: Setting output delay to: 4
[INFO]: Input transition range: 1 : 4
[INFO]: Cap load range: 4 : 7
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
[INFO]: Flash interface transition range: 4 : 6
[INFO]: Flash interface cap load range: 6 : 8
[INFO]: Flash interface delay: input 4 output 4
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Current design is 'vsdcaravel'.
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
[INFO]: Setting derate factor to: 3.75 %
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# ========================================================================
# Compile Design (Topographical synthesis)
# ========================================================================
puts "INFO: Starting compilation..."
INFO: Starting compilation...
compile_ultra -incremental
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/bbaishya/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_por' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
[SCL] 12/15/2025 20:03:36 Checking status for feature DC-Expert
[SCL] 12/15/2025 20:03:36 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Expert 2022.03
[SCL] 12/15/2025 20:03:36 Checking status for feature DC-Ultra-Opt
[SCL] 12/15/2025 20:03:36 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Ultra-Opt 2022.03
[SCL] 12/15/2025 20:03:36 Checking status for feature DC-Ultra-Features
[SCL] 12/15/2025 20:03:36 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Ultra-Features 2022.03
[SCL] 12/15/2025 20:03:37 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DesignWare 2022.03
[SCL] 12/15/2025 20:03:37 Checking status for feature DesignWare
[SCL] 12/15/2025 20:03:37 PID:28375 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DesignWare 2022.03
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
[SCL] 12/15/2025 20:03:37 PID:28375 Client:nanodc.iitgn.ac.in Authorization failed DesignWare-Foundation-Ultra 2022.03
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -incremental                                                        |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 25590                                  |
| Number of User Hierarchies                              | 1426                                   |
| Sequential Cell Count                                   | 7297                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 5                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 4                                      |
| Number of Dont Touch Cells                              | 4944                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 6612 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'pc3d00' is unusable: unknown logic function.  (OPT-1022)
Loaded alib file './alib-52/tsl18cio250_min.db.alib' (placeholder)
Loaded alib file './alib-52/tsl18fs120_scl_ff.db.alib'
Warning: Operating condition tsl18cio250_min set on design vsdcaravel has different process,
voltage and temperatures parameters than the parameters at which target library 
tsl18fs120_scl_ff is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'gpio_control_block_15'
  Processing 'housekeeping_spi'
Information: Added key list 'DesignWare' to design 'housekeeping_spi'. (DDB-72)
  Processing 'housekeeping'
Information: Added key list 'DesignWare' to design 'housekeeping'. (DDB-72)
Information: The register 'wbbd_addr_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'digital_pll_controller'
  Processing 'digital_pll'
  Processing 'odd_0'
Information: Added key list 'DesignWare' to design 'odd_0'. (DDB-72)
  Processing 'even_0'
Information: Added key list 'DesignWare' to design 'even_0'. (DDB-72)
  Processing 'clock_div_SIZE3_0'
  Processing 'caravel_clocking'
  Processing 'debug_regs'
  Processing 'user_project_wrapper'
  Processing 'mgmt_protect'
  Processing 'InstructionCache'
Information: Added key list 'DesignWare' to design 'InstructionCache'. (DDB-72)
  Processing 'VexRiscv'
Information: Added key list 'DesignWare' to design 'VexRiscv'. (DDB-72)
Information: The register 'IBusCachedPlugin_s1_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'execute_to_memory_BRANCH_CALC_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'mgmt_core'
Information: Added key list 'DesignWare' to design 'mgmt_core'. (DDB-72)
Information: The register 'interface2_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mgmtsoc_vexriscv_i_cmd_payload_address_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mgmtsoc_vexriscv_i_cmd_payload_address_reg[1]' is a constant and will be removed. (OPT-1206)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/bbaishya/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_por' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/hkspi_disable_reg/CP chip_core/housekeeping/hkspi_disable_reg/Q chip_core/housekeeping/U3576/A1 chip_core/housekeeping/U3576/ZN chip_core/housekeeping/U3572/A2 chip_core/housekeeping/U3572/ZN chip_core/housekeeping/U3571/I chip_core/housekeeping/U3571/ZN chip_core/housekeeping/U3570/A1 chip_core/housekeeping/U3570/ZN chip_core/housekeeping/U3569/A chip_core/housekeeping/U3569/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/gpio_configure_reg[3][3]/CP chip_core/housekeeping/gpio_configure_reg[3][3]/Q chip_core/housekeeping/U3576/A2 chip_core/housekeeping/U3576/ZN chip_core/housekeeping/U3572/A2 chip_core/housekeeping/U3572/ZN chip_core/housekeeping/U3571/I chip_core/housekeeping/U3571/ZN chip_core/housekeeping/U3570/A1 chip_core/housekeeping/U3570/ZN chip_core/housekeeping/U3569/A chip_core/housekeeping/U3569/ZN 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/wbbd_busy_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/housekeeping/wbbd_sck_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Removing unused design 'dummy_scl180_conb_1_101'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_102'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_717'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_37'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_37'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_87'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_88'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_710'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_30'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_30'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_89'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_90'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_711'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_31'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_31'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_91'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_92'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_712'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_32'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_32'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_93'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_94'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_713'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_33'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_33'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_95'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_96'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_714'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_34'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_34'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_97'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_98'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_715'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_35'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_35'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_65'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_66'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_699'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_19'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_19'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_67'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_68'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_700'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_20'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_20'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_69'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_70'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_701'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_21'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_21'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_71'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_72'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_702'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_22'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_22'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_73'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_74'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_703'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_23'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_23'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_75'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_76'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_704'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_24'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_24'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_77'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_78'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_705'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_25'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_25'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_79'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_80'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_706'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_26'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_26'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_81'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_82'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_707'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_27'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_27'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_83'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_84'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_708'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_28'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_28'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_85'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_86'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_709'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_29'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_29'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_59'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_60'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_696'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_16'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_16'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_61'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_62'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_697'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_17'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_17'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_63'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_64'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_698'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_18'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_18'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_27'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_28'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_680'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_0'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_0'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_29'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_30'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_681'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_1'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_1'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_31'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_32'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_682'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_2'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_2'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_33'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_34'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_683'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_3'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_3'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_35'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_36'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_684'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_4'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_4'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_37'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_38'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_685'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_5'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_5'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_39'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_40'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_686'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_6'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_6'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_41'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_42'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_687'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_7'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_7'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_43'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_44'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_688'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_8'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_8'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_45'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_46'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_689'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_9'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_9'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_47'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_48'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_690'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_10'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_10'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_49'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_50'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_691'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_11'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_11'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_51'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_52'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_692'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_12'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_12'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_53'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_54'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_693'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_13'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_13'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_55'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_56'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_694'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_14'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_14'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_57'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_58'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_695'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_15'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_15'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1208'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1207'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1206'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1205'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1204'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1203'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1202'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1201'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1200'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1199'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1198'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1197'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1196'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1195'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1194'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1193'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1192'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1191'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1190'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1189'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1188'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1187'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1186'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1185'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1184'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1183'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1182'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1181'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1180'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1179'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1178'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1177'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1176'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1175'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1174'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1173'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1172'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1171'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1170'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1169'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1168'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1167'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1166'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1165'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1164'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1163'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1162'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1161'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1160'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1159'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1158'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1157'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1156'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1155'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1154'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1153'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1152'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1151'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1150'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1149'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1148'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1147'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1146'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1145'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1144'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1143'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1142'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1141'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1140'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1139'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1138'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1137'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1136'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1135'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1134'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1133'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1132'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1131'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1130'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1129'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1128'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1127'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1126'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1125'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1124'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1123'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1122'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1121'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1120'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1119'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1118'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1117'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1116'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1115'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1114'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1113'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1112'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1111'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1110'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1109'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1108'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1107'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1106'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1105'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1104'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1103'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1102'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1101'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1100'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1099'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1098'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1097'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1096'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1095'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1094'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1093'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1092'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1091'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1090'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1089'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1088'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1087'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1086'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1085'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1084'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1083'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1082'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1081'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1080'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1079'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1078'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1077'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1076'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1075'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1074'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1073'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1072'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1071'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1070'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1069'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1068'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1067'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1066'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1065'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1064'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1063'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1062'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1061'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1060'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1059'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1058'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1057'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1056'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1055'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1054'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1053'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1052'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1051'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1050'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1049'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1048'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1047'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1046'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1045'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1044'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1043'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1042'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1041'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1040'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1039'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1038'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1037'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1036'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1035'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1034'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1033'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1032'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1031'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1030'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1029'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1028'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1027'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1026'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1025'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1024'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1023'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1022'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1021'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1020'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1019'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1018'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1017'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1016'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1015'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1014'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1013'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1012'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1011'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1010'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1009'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1008'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1007'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1006'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1005'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1004'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1003'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1002'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1001'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1000'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_999'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_998'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_997'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_996'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_995'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_994'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_993'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_992'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_991'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_990'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_989'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_988'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_987'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_986'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_985'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_984'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_983'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_982'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_981'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_980'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_979'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_978'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_977'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_976'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_975'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_974'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_973'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_972'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_971'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_970'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_969'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_968'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_967'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_966'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_965'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_964'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_963'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_962'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_961'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_960'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_959'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_958'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_957'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_956'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_955'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_954'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_953'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_952'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_951'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_950'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_949'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_948'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_947'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_946'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_945'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_944'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_943'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_942'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_941'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_940'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_939'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_938'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_937'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_936'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_935'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_934'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_933'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_932'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_931'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_930'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_929'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_928'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_927'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_926'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_925'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_924'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_923'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_922'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_921'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_920'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_919'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_918'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_917'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_916'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_915'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_914'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_913'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_912'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_911'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_910'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_909'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_908'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_907'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_906'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_905'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_904'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_903'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_902'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_901'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_900'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_899'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_898'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_897'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_896'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_895'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_894'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_893'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_892'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_891'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_890'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_889'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_888'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_887'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_886'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_885'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_884'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_883'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_882'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_881'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_880'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_879'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_878'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_877'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_876'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_875'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_874'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_873'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_872'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_871'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_870'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_869'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_868'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_867'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_866'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_865'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_864'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_863'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_862'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_861'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_860'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_859'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_858'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_857'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_856'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_855'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_854'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_853'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_852'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_851'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_850'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_849'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_848'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_847'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_846'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_845'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_844'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_843'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_842'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_841'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_840'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_839'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_838'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_837'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_836'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_835'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_834'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_833'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_832'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_831'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_830'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_829'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_828'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_827'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_826'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_825'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_824'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_823'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_822'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_821'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_820'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_819'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_818'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_817'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_816'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_815'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_814'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_813'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_812'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_811'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_810'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_809'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_808'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_807'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_806'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_805'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_804'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_803'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_802'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_801'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_800'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_799'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_798'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_797'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_796'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_795'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_794'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_793'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_792'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_791'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_790'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_789'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_788'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_787'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_786'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_785'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_784'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_783'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_782'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_781'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_780'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_779'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_778'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_777'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_776'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_775'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_774'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_773'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_772'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_771'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_770'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_769'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_768'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_767'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1221'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1220'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1219'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1218'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1217'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1216'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1215'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1214'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1213'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1212'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1211'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1210'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1209'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_620'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_619'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_618'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_617'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_616'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_615'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_614'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_613'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_612'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_611'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_610'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_609'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_608'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_607'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_606'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_605'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_604'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_603'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_602'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_601'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_600'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_599'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_598'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_597'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_596'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_595'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_594'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_647'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_646'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_645'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_644'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_643'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_642'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_641'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_640'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_639'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_638'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_637'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_636'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_635'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_634'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_633'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_632'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_631'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_630'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_629'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_628'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_627'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_626'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_625'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_624'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_623'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_622'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_621'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_26'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_25'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_24'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_23'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_22'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_21'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_20'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_19'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_18'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_17'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_16'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_15'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_14'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_13'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_12'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_11'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_10'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_9'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_8'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_7'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_6'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_5'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_4'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_3'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_2'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_1'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_0'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_593'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_592'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_591'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_590'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_589'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_588'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_587'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_586'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_585'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_584'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_583'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_582'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_581'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_580'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_579'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_578'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_577'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_576'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_575'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_574'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_573'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_572'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_571'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_570'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_569'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_568'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_567'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_679'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_678'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_677'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_676'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_675'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_674'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_673'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_672'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_671'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_670'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_669'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_668'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_667'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_666'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_665'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_664'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_663'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_662'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_661'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_660'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_659'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_658'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_657'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_656'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_655'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_654'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_653'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_652'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_651'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_650'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_649'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_648'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_99'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_100'. (OPT-1055)
Information: Removing unused design 'gpio_logic_high_36'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_36'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_716'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_730'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_729'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_728'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_727'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_726'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_725'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_724'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_723'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_722'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_721'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_720'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_719'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_718'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_743'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_742'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_741'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_740'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_739'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_738'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_737'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_736'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_735'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_734'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_733'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_732'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_731'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_756'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_755'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_754'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_753'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_752'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_751'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_750'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_749'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_748'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_747'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_746'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_745'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_744'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_103'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_757'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_758'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_759'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_566'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_565'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_564'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_563'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_562'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_561'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_560'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_559'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_558'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_557'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_556'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_555'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_554'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_553'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_552'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_551'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_550'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_549'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_548'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_547'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_546'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_545'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_544'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_543'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_542'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_541'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_540'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_539'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_538'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_537'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_536'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_535'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_534'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_533'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_532'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_531'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_530'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_529'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_528'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_527'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_526'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_525'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_524'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_523'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_522'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_521'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_520'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_519'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_518'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_517'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_516'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_515'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_514'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_513'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_512'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_511'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_510'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_509'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_508'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_507'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_506'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_505'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_504'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_503'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_502'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_501'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_500'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_499'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_498'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_497'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_496'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_495'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_494'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_493'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_492'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_491'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_490'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_489'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_488'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_487'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_486'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_485'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_484'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_483'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_482'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_481'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_480'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_479'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_478'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_477'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_476'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_475'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_474'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_473'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_472'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_471'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_470'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_469'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_468'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_467'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_466'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_465'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_464'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_463'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_462'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_461'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_460'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_459'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_458'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_457'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_456'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_455'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_454'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_453'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_452'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_451'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_450'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_449'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_448'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_447'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_446'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_445'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_444'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_443'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_442'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_441'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_440'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_439'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_438'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_437'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_436'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_435'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_434'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_433'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_432'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_431'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_430'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_429'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_428'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_427'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_426'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_425'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_424'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_423'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_422'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_421'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_420'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_419'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_418'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_417'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_416'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_415'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_414'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_413'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_412'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_411'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_410'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_409'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_408'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_407'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_406'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_405'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_404'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_403'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_402'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_401'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_400'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_399'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_398'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_397'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_396'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_395'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_394'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_393'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_392'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_391'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_390'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_389'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_388'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_387'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_386'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_385'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_384'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_383'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_382'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_381'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_380'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_379'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_378'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_377'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_376'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_375'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_374'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_373'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_372'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_371'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_370'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_369'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_368'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_367'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_366'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_365'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_364'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_363'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_362'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_361'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_360'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_359'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_358'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_357'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_356'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_355'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_354'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_353'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_352'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_351'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_350'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_349'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_348'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_347'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_346'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_345'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_344'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_343'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_342'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_341'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_340'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_339'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_338'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_337'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_336'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_335'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_334'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_333'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_332'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_331'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_330'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_329'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_328'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_327'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_326'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_325'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_324'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_323'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_322'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_321'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_320'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_319'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_318'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_317'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_316'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_315'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_314'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_313'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_312'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_311'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_310'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_309'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_308'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_307'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_306'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_305'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_304'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_303'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_302'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_301'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_300'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_299'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_298'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_297'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_296'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_295'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_294'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_293'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_292'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_291'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_290'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_289'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_288'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_287'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_286'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_285'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_284'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_283'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_282'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_281'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_280'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_279'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_278'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_277'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_276'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_275'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_274'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_273'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_272'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_271'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_270'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_269'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_268'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_267'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_266'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_265'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_264'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_263'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_262'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_261'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_260'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_259'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_258'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_257'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_256'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_255'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_254'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_253'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_252'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_251'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_250'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_249'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_248'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_247'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_246'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_245'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_244'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_243'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_242'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_241'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_240'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_239'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_238'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_237'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_236'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_235'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_234'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_233'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_232'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_231'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_230'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_229'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_228'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_227'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_226'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_225'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_224'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_223'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_222'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_221'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_220'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_219'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_218'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_217'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_216'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_215'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_214'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_213'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_212'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_211'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_210'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_209'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_208'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_207'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_206'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_205'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_204'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_203'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_202'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_201'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_200'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_199'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_198'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_197'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_196'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_195'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_194'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_193'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_192'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_191'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_190'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_189'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_188'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_187'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_186'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_185'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_184'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_183'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_182'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_181'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_180'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_179'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_178'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_177'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_176'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_175'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_174'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_173'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_172'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_171'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_170'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_169'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_168'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_167'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_166'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_165'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_164'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_163'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_162'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_161'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_160'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_159'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_158'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_157'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_156'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_155'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_154'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_153'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_152'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_151'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_150'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_149'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_148'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_147'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_146'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_145'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_144'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_143'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_142'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_141'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_140'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_139'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_138'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_137'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_136'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_135'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_134'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_133'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_132'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_131'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_130'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_129'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_128'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_127'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_126'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_125'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_124'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_123'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_122'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_121'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_120'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_119'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_118'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_117'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_116'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_115'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_114'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_113'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_112'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_111'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_110'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_109'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_108'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_107'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_106'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_105'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_104'. (OPT-1055)
Information: Removing unused design 'mprj_logic_high'. (OPT-1055)
Information: Removing unused design 'mprj2_logic_high'. (OPT-1055)
Information: Removing unused design 'mgmt_protect_hv'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_1803_1'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_34'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0801'. (OPT-1055)
Information: Removing unused design 'user_id_programming_00000000'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_1803_0'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_0'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_1'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_2'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_3'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_4'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_5'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_6'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_7'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_8'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_9'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_10'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_11'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_12'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_13'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_14'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_15'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_16'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_17'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_18'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_19'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_20'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_21'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_22'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_23'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_24'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_25'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_26'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_27'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_28'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_29'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_30'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_31'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_32'. (OPT-1055)
Information: Removing unused design 'gpio_defaults_block_0403_33'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_761'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_762'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_763'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_764'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_765'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_766'. (OPT-1055)
Information: Removing unused design 'dummy_scl180_conb_1_760'. (OPT-1055)
Information: Removing unused design 'constant_block_0'. (OPT-1055)
Information: Removing unused design 'constant_block_6'. (OPT-1055)
Information: Removing unused design 'constant_block_5'. (OPT-1055)
Information: Removing unused design 'constant_block_4'. (OPT-1055)
Information: Removing unused design 'constant_block_3'. (OPT-1055)
Information: Removing unused design 'constant_block_2'. (OPT-1055)
Information: Removing unused design 'constant_block_1'. (OPT-1055)
  Mapping 'housekeeping_DW_decode_en_0'
  Mapping 'housekeeping_DW_decode_en_1'
  Mapping 'housekeeping_DW_decode_en_2'
  Mapping 'housekeeping_DW01_inc_0'
  Mapping 'housekeeping_DW01_dec_0'
  Mapping 'housekeeping_spi_DW01_inc_0'
  Mapping 'digital_pll_controller_DP_OP_20_122_7403_0'
  Mapping 'digital_pll_controller_DW01_inc_0'
  Mapping 'digital_pll_controller_DW_cmp_0'
  Mapping 'digital_pll_controller_DW_cmp_1'
  Mapping 'mgmt_core_DP_OP_1017_127_5950_0'
  Mapping 'mgmt_core_DP_OP_1016_126_7230_0'
  Mapping 'mgmt_core_DP_OP_1015_125_4494_0'
  Mapping 'mgmt_core_DP_OP_1014_124_2453_0'
  Mapping 'mgmt_core_DW_cmp_0'
  Mapping 'mgmt_core_DW01_dec_0'
  Mapping 'mgmt_core_DW01_dec_1'
  Mapping 'mgmt_core_DW01_add_0'
  Mapping 'mgmt_core_DW01_add_1'
  Mapping 'mgmt_core_DW01_dec_2'
  Mapping 'mgmt_core_DW01_inc_0'
  Mapping 'mgmt_core_DW01_dec_3'
  Mapping 'mgmt_core_DW01_inc_1'
  Mapping 'mgmt_core_DW01_add_2'
  Mapping 'mgmt_core_DW01_add_3'
  Mapping 'mgmt_core_DW01_inc_2'
  Mapping 'mgmt_core_DW01_dec_4'
  Mapping 'mgmt_core_DW01_inc_3'
  Mapping 'mgmt_core_DW_cmp_1'
  Mapping 'DW_leftsh'
  Mapping 'mgmt_core_DW01_sub_0'
  Mapping 'mgmt_core_DW01_dec_5'
  Mapping 'mgmt_core_DW01_inc_4'
  Mapping 'mgmt_core_DW01_add_4'
  Mapping 'mgmt_core_DW01_inc_5'
  Mapping 'mgmt_core_DW01_inc_6'
  Mapping 'mgmt_core_DW01_sub_1'
  Mapping 'mgmt_core_DW01_sub_2'
  Mapping 'VexRiscv_DP_OP_472_123_8766_0'
  Mapping 'VexRiscv_DW01_dec_0'
  Mapping 'VexRiscv_DW01_add_0'
  Mapping 'VexRiscv_DW01_add_1'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
  Mapping 'digital_pll_controller_DP_OP_19_128_3538_0'
  Mapping 'digital_pll_controller_DP_OP_13_130_9663_0'
  Mapping 'digital_pll_controller_DP_OP_12_129_9663_0'
  Processing 'mselector_n2_m7'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:26  711495.7      0.00       0.0 1109810.3                           1032477.2500
    0:00:26  711495.7      0.00       0.0 1109810.3                           1032477.2500
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Complementing port 'core_rstn' in design 'mgmt_core_wrapper'.
	 The new name of the port is 'core_rstn_BAR'. (OPT-319)
Information: Complementing port 'caravel_rstn' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn_BAR'. (OPT-319)
Information: Complementing port 'wb_rstn_i' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i_BAR'. (OPT-319)
Information: Complementing port 'core_rstn' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn_BAR'. (OPT-319)
Information: Complementing port 'resetb_sync' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync_BAR'. (OPT-319)
Information: Complementing port 'core_rstn_BAR' in design 'mgmt_core_wrapper'.
	 The new name of the port is 'core_rstn'. (OPT-319)
Information: Complementing port 'caravel_rstn_BAR' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn'. (OPT-319)
Information: Complementing port 'wb_rstn_i_BAR' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i'. (OPT-319)
Information: Complementing port 'user_reset' in design 'mgmt_protect'.
	 The new name of the port is 'user_reset_BAR'. (OPT-319)
Information: Complementing port 'core_rstn_BAR' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn'. (OPT-319)
Information: Complementing port 'wb_rst_i' in design 'user_project_wrapper'.
	 The new name of the port is 'wb_rst_i_BAR'. (OPT-319)
Information: Complementing port 'wb_rst_i' in design 'debug_regs'.
	 The new name of the port is 'wb_rst_i_BAR'. (OPT-319)
Information: Complementing port 'resetb_sync_BAR' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync'. (OPT-319)
Information: Complementing port 'ext_clk_sel' in design 'caravel_clocking'.
	 The new name of the port is 'ext_clk_sel_BAR'. (OPT-319)
Information: Complementing port 'pll_bypass' in design 'housekeeping'.
	 The new name of the port is 'pll_bypass_BAR'. (OPT-319)
Information: Complementing port 'core_rstn' in design 'mgmt_core_wrapper'.
	 The new name of the port is 'core_rstn_BAR'. (OPT-319)
Information: Complementing port 'caravel_rstn' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn_BAR'. (OPT-319)
Information: Complementing port 'wb_rstn_i' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i_BAR'. (OPT-319)
Information: Complementing port 'user_reset_BAR' in design 'mgmt_protect'.
	 The new name of the port is 'user_reset'. (OPT-319)
Information: Complementing port 'core_rstn' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn_BAR'. (OPT-319)
Information: Complementing port 'wb_rst_i_BAR' in design 'user_project_wrapper'.
	 The new name of the port is 'wb_rst_i'. (OPT-319)
Information: Complementing port 'wb_rst_i_BAR' in design 'debug_regs'.
	 The new name of the port is 'wb_rst_i'. (OPT-319)
Information: Complementing port 'resetb_sync' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync_BAR'. (OPT-319)
Information: Complementing port 'dBusWishbone_CYC' in design 'VexRiscv'.
	 The new name of the port is 'dBusWishbone_CYC_BAR'. (OPT-319)
Information: Complementing port 'dBusWishbone_STB' in design 'VexRiscv'.
	 The new name of the port is 'dBusWishbone_STB_BAR'. (OPT-319)
Information: Complementing port 'io_cpu_fetch_isStuck' in design 'InstructionCache'.
	 The new name of the port is 'io_cpu_fetch_isStuck_BAR'. (OPT-319)
Information: Complementing port 'io_cpu_decode_isStuck' in design 'InstructionCache'.
	 The new name of the port is 'io_cpu_decode_isStuck_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------
Information: Added key list 'DesignWare' to design 'digital_pll_controller'. (DDB-72)

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Mapping 'housekeeping_DW_decode_en_3'
  Selecting implementations
  Mapping 'mgmt_core_DW01_inc_7'
  Mapping 'mgmt_core_DW01_inc_8'
  Mapping 'mgmt_core_DW01_inc_9'
  Mapping 'mgmt_core_DW01_inc_10'
  Mapping 'mgmt_core_DW01_add_5'
  Mapping 'mgmt_core_DW01_add_6'
  Mapping 'mgmt_core_DW01_inc_11'
  Mapping 'mgmt_core_DW01_inc_12'
  Mapping 'mgmt_core_DW01_dec_6'
  Mapping 'mgmt_core_DW01_dec_7'
  Mapping 'mgmt_core_DW01_inc_13'
  Mapping 'mgmt_core_DW01_inc_14'
  Mapping 'mgmt_core_DW01_inc_15'
  Mapping 'mgmt_core_DW01_inc_16'
  Mapping 'mgmt_core_DW01_add_7'
  Mapping 'mgmt_core_DW01_add_8'
  Mapping 'mgmt_core_DW01_add_9'
  Mapping 'mgmt_core_DW01_add_10'
  Mapping 'mgmt_core_DW01_add_11'
  Mapping 'mgmt_core_DW01_add_12'
  Mapping 'mgmt_core_DW01_add_13'
  Mapping 'mgmt_core_DW01_add_14'
  Mapping 'mgmt_core_DW01_dec_8'
  Mapping 'mgmt_core_DW01_dec_9'
  Mapping 'mgmt_core_DW01_dec_10'
  Mapping 'mgmt_core_DW01_dec_11'
  Mapping 'mgmt_core_DP_OP_1014_124_2453_1'
  Mapping 'mgmt_core_DP_OP_1015_125_4494_1'
  Mapping 'mgmt_core_DP_OP_1017_127_5950_1'
  Mapping 'digital_pll_controller_DP_OP_19_128_3538_1'
  Mapping 'digital_pll_controller_DP_OP_20_122_7403_1'
  Selecting implementations
  Mapping 'housekeeping_spi_DW01_inc_1'
  Mapping 'housekeeping_spi_DW01_inc_2'
  Selecting implementations
  Mapping 'VexRiscv_DW01_add_2'
  Mapping 'VexRiscv_DW01_add_3'
  Mapping 'VexRiscv_DW01_add_4'
  Mapping 'VexRiscv_DW01_add_5'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
    0:00:29  713227.1      0.00       0.0 1125109.6                           1034024.9375

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29  713227.1      0.00       0.0 1125109.6                           1034024.9375
Information: The register 'chip_core/soc/core/VexRiscv/CsrPlugin_mip_MTIP_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl5_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl5_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl20_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl20_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl19_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl19_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl18_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl18_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl17_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl17_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl16_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl16_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl15_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl15_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl3_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl3_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl14_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl14_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl13_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl13_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl23_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl23_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl24_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl24_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl8_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl8_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl4_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl4_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl7_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl7_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl6_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl6_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl12_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl12_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl11_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl11_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl10_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl10_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl9_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl9_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl27_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl27_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl25_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl25_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl26_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl26_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl29_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl29_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl28_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl28_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl21_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl21_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl22_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl22_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl132_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl132_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl133_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl133_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl131_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl131_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl130_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl130_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl129_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl129_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl128_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl128_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl127_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl127_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl126_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl126_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl125_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl125_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl124_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl124_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl123_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl123_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl121_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl121_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl122_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl122_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl120_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl120_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl119_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl119_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl118_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl118_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl115_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl115_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl117_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl117_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl116_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl116_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl114_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl114_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl113_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl113_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl112_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl112_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl111_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl111_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl110_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl110_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl109_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl109_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl108_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl108_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl107_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl107_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl106_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl106_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl105_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl105_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl104_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl104_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl103_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl103_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl102_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl102_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl101_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl101_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl100_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl100_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl99_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl99_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl98_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl98_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl97_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl97_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl96_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl96_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl95_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl95_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl94_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl94_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl93_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl93_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl92_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl92_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl91_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl91_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl90_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl90_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl89_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl89_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl88_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl88_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl87_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl87_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl86_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl86_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl83_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl83_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl84_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl84_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl85_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl85_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl80_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl80_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl81_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl81_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl82_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl82_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl79_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl79_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl78_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl78_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl77_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl77_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl76_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl76_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl75_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl75_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl74_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl74_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl73_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl73_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl72_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl72_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl71_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl71_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl70_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl70_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl69_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl69_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl68_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl68_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl67_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl67_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl64_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl64_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl66_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl66_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl62_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl62_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl63_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl63_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl65_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl65_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl61_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl61_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl60_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl60_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl59_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl59_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl58_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl58_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl55_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl55_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl56_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl56_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl57_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl57_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl54_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl54_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl53_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl53_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl52_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl52_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl51_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl51_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl50_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl50_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl48_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl48_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl46_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl46_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl47_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl47_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl45_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl45_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl49_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl49_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl44_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl44_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl43_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl43_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl42_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl42_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl41_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl41_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl40_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl40_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl38_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl38_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl39_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl39_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl37_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl37_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl32_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl32_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl33_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl33_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl34_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl34_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl35_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl35_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl36_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl36_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl31_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl31_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl30_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl30_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/gpioin2_gpioin2_in_pads_n_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/gpioin1_gpioin1_in_pads_n_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/gpioin0_gpioin0_in_pads_n_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[24]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[7]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[21]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[16]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[19]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[22]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[18]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[15]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[0]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[1]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[3]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[4]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[5]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[6]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[20]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'. (OPT-1215)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg' will be removed. (OPT-1207)
    0:00:30  725867.2      0.00       0.0  212954.5                           1119824.5000
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625

  Beginning Delay Optimization
  ----------------------------
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31  690796.0      0.00       0.0  212738.8                           999093.5625
    0:00:32  700056.7      0.00       0.0   12354.5 chip_core/soc/core/rs232phy_rs232phytx_state 1014864.8750
    0:00:33  701129.2      0.00       0.0    5371.0 chip_core/housekeeping/net142527 1016576.8125
    0:00:34  701853.5      0.00       0.0    1808.1 chip_core/housekeeping/n523 1017645.4375
    0:00:34  701884.9      0.00       0.0     873.0                           1017731.8125
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750
    0:00:35  700585.7      0.00       0.0     873.0                           1016565.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35  729360.7      0.00       0.0     873.0                           1016565.8750
    0:00:36  729360.7      0.00       0.0     873.0                           1016565.8750
    0:00:38  721857.9      0.00       0.0     873.0                           1005013.0625
    0:00:39  718946.4      0.00       0.0     240.4                           1000159.2500
    0:00:39  718946.4      0.00       0.0     240.4                           1000159.2500
    0:00:39  718946.4      0.00       0.0     240.4                           1000159.2500
    0:00:39  718946.4      0.00       0.0     240.4                           1000159.2500
    0:00:40  718871.2      0.00       0.0     240.4                           1000056.0625
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db'
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[SCL] 12/15/2025 20:04:18 PID:28375 Client:nanodc.iitgn.ac.in checkin electromigration_drc 
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# ========================================================================
# Write Outputs
# ========================================================================
puts "INFO: Writing output files..."
INFO: Writing output files...
# Write Verilog netlist
write -format verilog -hierarchy -output $output_file
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/bbaishya/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_por' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Writing verilog file '/home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 35 nets to module VexRiscv using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 10 nets to module mgmt_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mgmt_core_wrapper using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4053 nets to module housekeeping using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 37 nets to module caravel_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
puts "INFO: Netlist written to: $output_file"
INFO: Netlist written to: /home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
# Write DDC format for place-and-route
write -format ddc -hierarchy -output "$root_dir/synthesis/output/vsdcaravel_synthesis.ddc"
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '/home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc'.
1
puts "INFO: DDC written to: $root_dir/synthesis/output/vsdcaravel_synthesis.ddc"
INFO: DDC written to: /home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc
# Write SDC with actual timing constraints
write_sdc "$root_dir/synthesis/output/vsdcaravel_synthesis.sdc"
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
puts "INFO: SDC written to: $root_dir/synthesis/output/vsdcaravel_synthesis.sdc"
INFO: SDC written to: /home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.sdc
# ========================================================================
# Generate Reports
# ========================================================================
puts "INFO: Generating reports..."
INFO: Generating reports...
report_area > "$report_dir/area.rpt"
report_power > "$report_dir/power.rpt"
report_timing -max_paths 10 > "$report_dir/timing.rpt"
report_constraint -all_violators > "$report_dir/constraints.rpt"
report_qor > "$report_dir/qor.rpt"
# Report on blackbox modules
puts "INFO: Generating blackbox module report..."
INFO: Generating blackbox module report...
set bb_report [open "$report_dir/blackbox_modules.rpt" w]
file15
puts $bb_report "========================================"
puts $bb_report "Blackbox Modules Report"
puts $bb_report "========================================"
puts $bb_report ""
foreach bb_module {"RAM128" "RAM256"} {
    puts $bb_report "Module: $bb_module"
    set instances [get_cells -quiet -hierarchical -filter "ref_name == $bb_module"]
    if {[sizeof_collection $instances] > 0} {
        puts $bb_report "  Status: PRESENT"
        puts $bb_report "  Instances: [sizeof_collection $instances]"
        foreach_in_collection inst $instances {
            puts $bb_report "    - [get_object_name $inst]"
        }
    } else {
        puts $bb_report "  Status: NOT FOUND"
    }
    puts $bb_report ""
}
close $bb_report
puts "INFO: Blackbox report written to: $report_dir/blackbox_modules.rpt"
INFO: Blackbox report written to: /home/bbaishya/vsdRiscvScl180/synthesis/report/blackbox_modules.rpt
# ========================================================================
# Summary
# ========================================================================
puts ""

puts "INFO: ========================================"
INFO: ========================================
puts "INFO: Synthesis Complete!"
INFO: Synthesis Complete!
puts "INFO: ========================================"
INFO: ========================================
puts "INFO: Output netlist: $output_file"
INFO: Output netlist: /home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
puts "INFO: DDC file: $root_dir/synthesis/output/vsdcaravel_synthesis.ddc"
INFO: DDC file: /home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc
puts "INFO: SDC file: $root_dir/synthesis/output/vsdcaravel_synthesis.sdc"
INFO: SDC file: /home/bbaishya/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.sdc
puts "INFO: Reports directory: $report_dir"
INFO: Reports directory: /home/bbaishya/vsdRiscvScl180/synthesis/report
puts "INFO: Blackbox stub file: $blackbox_file"
INFO: Blackbox stub file: /home/bbaishya/vsdRiscvScl180/synthesis/memory_por_blackbox_stubs.v
puts "INFO: "
INFO: 
puts "INFO: NOTE: The following modules are preserved as blackboxes:"
INFO: NOTE: The following modules are preserved as blackboxes:
puts "INFO:   - RAM128 (Memory macro)"
INFO:   - RAM128 (Memory macro)
puts "INFO:   - RAM256 (Memory macro)"
INFO:   - RAM256 (Memory macro)
puts "INFO: These modules will need to be replaced with actual macros during P&R"
INFO: These modules will need to be replaced with actual macros during P&R
puts "INFO: ========================================"
INFO: ========================================
# Exit dc_shell
# dc_shell> exit
dc_shell>   dc_shell -f synth.tcl | tee synthesis_complete.log[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[Kget_designs *por*
Error: Can't find designs matching '*por*'. (UID-109)
dc_shell> all_fanin -to resetb
{resetb}
dc_shell> report_net resetb
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : net
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Mon Dec 15 20:06:10 2025
****************************************


Operating Conditions: tsl18cio250_min   Library: tsl18cio250_min
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
vsdcaravel             1000000           tsl18cio250_min
chip_io                4000              tsl18cio250_min
caravel_core           1000000           tsl18cio250_min
mprj_io                ForQA             tsl18cio250_min
mgmt_core_wrapper      540000            tsl18cio250_min
mgmt_protect           4000              tsl18cio250_min
user_project_wrapper   16000             tsl18cio250_min
caravel_clocking       8000              tsl18cio250_min
digital_pll            8000              tsl18cio250_min
housekeeping           140000            tsl18cio250_min
mprj_io_buffer         4000              tsl18cio250_min
gpio_control_block_36  4000              tsl18cio250_min
xres_buf               ForQA             tsl18cio250_min
spare_logic_block_0    ForQA             tsl18cio250_min
mgmt_core              540000            tsl18cio250_min
debug_regs             16000             tsl18cio250_min
clock_div_SIZE3_1      4000              tsl18cio250_min
ring_osc2x13           4000              tsl18cio250_min
digital_pll_controller 4000              tsl18cio250_min
housekeeping_spi       8000              tsl18cio250_min
VexRiscv               540000            tsl18cio250_min
even_1                 4000              tsl18cio250_min
odd_1                  4000              tsl18cio250_min
delay_stage_11         4000              tsl18cio250_min
start_stage            4000              tsl18cio250_min
InstructionCache       140000            tsl18cio250_min
spare_logic_block_3    ForQA             tsl18cio250_min
spare_logic_block_2    ForQA             tsl18cio250_min
spare_logic_block_1    ForQA             tsl18cio250_min
gpio_control_block_15  4000              tsl18cio250_min
gpio_control_block_14  4000              tsl18cio250_min
gpio_control_block_13  4000              tsl18cio250_min
gpio_control_block_12  4000              tsl18cio250_min
gpio_control_block_11  4000              tsl18cio250_min
gpio_control_block_10  4000              tsl18cio250_min
gpio_control_block_9   4000              tsl18cio250_min
gpio_control_block_8   4000              tsl18cio250_min
gpio_control_block_7   4000              tsl18cio250_min
gpio_control_block_6   4000              tsl18cio250_min
gpio_control_block_5   4000              tsl18cio250_min
gpio_control_block_4   4000              tsl18cio250_min
gpio_control_block_3   4000              tsl18cio250_min
gpio_control_block_2   4000              tsl18cio250_min
gpio_control_block_1   4000              tsl18cio250_min
gpio_control_block_0   4000              tsl18cio250_min
gpio_control_block_18  4000              tsl18cio250_min
gpio_control_block_17  4000              tsl18cio250_min
gpio_control_block_16  4000              tsl18cio250_min
gpio_control_block_29  4000              tsl18cio250_min
gpio_control_block_28  4000              tsl18cio250_min
gpio_control_block_27  4000              tsl18cio250_min
gpio_control_block_26  4000              tsl18cio250_min
gpio_control_block_25  4000              tsl18cio250_min
gpio_control_block_24  4000              tsl18cio250_min
gpio_control_block_23  4000              tsl18cio250_min
gpio_control_block_22  4000              tsl18cio250_min
gpio_control_block_21  4000              tsl18cio250_min
gpio_control_block_20  4000              tsl18cio250_min
gpio_control_block_19  4000              tsl18cio250_min
gpio_control_block_35  4000              tsl18cio250_min
gpio_control_block_34  4000              tsl18cio250_min
gpio_control_block_33  4000              tsl18cio250_min
gpio_control_block_32  4000              tsl18cio250_min
gpio_control_block_31  4000              tsl18cio250_min
gpio_control_block_30  4000              tsl18cio250_min
gpio_control_block_37  4000              tsl18cio250_min
clock_div_SIZE3_0      4000              tsl18cio250_min
even_0                 4000              tsl18cio250_min
odd_0                  4000              tsl18cio250_min
delay_stage_0          ForQA             tsl18cio250_min
delay_stage_1          ForQA             tsl18cio250_min
delay_stage_2          ForQA             tsl18cio250_min
delay_stage_3          ForQA             tsl18cio250_min
delay_stage_4          ForQA             tsl18cio250_min
delay_stage_5          4000              tsl18cio250_min
delay_stage_6          ForQA             tsl18cio250_min
delay_stage_7          ForQA             tsl18cio250_min
delay_stage_8          ForQA             tsl18cio250_min
delay_stage_9          ForQA             tsl18cio250_min
delay_stage_10         ForQA             tsl18cio250_min
housekeeping_DW_decode_en_0
                       4000              tsl18cio250_min
housekeeping_spi_DW01_inc_0
                       4000              tsl18cio250_min
digital_pll_controller_DP_OP_20_122_7403_0
                       4000              tsl18cio250_min
mgmt_core_DP_OP_1017_127_5950_0
                       4000              tsl18cio250_min
mgmt_core_DP_OP_1015_125_4494_0
                       4000              tsl18cio250_min
mgmt_core_DP_OP_1014_124_2453_0
                       4000              tsl18cio250_min
mgmt_core_DW01_dec_0   4000              tsl18cio250_min
mgmt_core_DW01_dec_1   4000              tsl18cio250_min
mgmt_core_DW01_add_0   4000              tsl18cio250_min
mgmt_core_DW01_add_1   4000              tsl18cio250_min
mgmt_core_DW01_add_2   4000              tsl18cio250_min
mgmt_core_DW01_add_3   4000              tsl18cio250_min
mgmt_core_DW01_inc_2   4000              tsl18cio250_min
mgmt_core_DW01_inc_3   4000              tsl18cio250_min
mgmt_core_DW01_dec_5   4000              tsl18cio250_min
mgmt_core_DW01_inc_4   4000              tsl18cio250_min
mgmt_core_DW01_add_4   4000              tsl18cio250_min
mgmt_core_DW01_inc_5   4000              tsl18cio250_min
mgmt_core_DW01_inc_6   4000              tsl18cio250_min
VexRiscv_DP_OP_472_123_8766_0
                       4000              tsl18cio250_min
VexRiscv_DW01_add_0    4000              tsl18cio250_min
VexRiscv_DW01_add_1    4000              tsl18cio250_min
digital_pll_controller_DP_OP_19_128_3538_0
                       4000              tsl18cio250_min


Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
resetb                   1         1      2.58         0.01       2   
--------------------------------------------------------------------------------
Total 1 nets             1         1      2.58         0.01       2
Maximum                  1         1      2.58         0.01       2
Average               1.00      1.00      2.58         0.01    2.00
1
dc_shell> 