|ov5640_sdram_vga
clk => clk.IN3
rst_n => rst_n.IN3
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_din[0] => cmos_din[0].IN1
cmos_din[1] => cmos_din[1].IN1
cmos_din[2] => cmos_din[2].IN1
cmos_din[3] => cmos_din[3].IN1
cmos_din[4] => cmos_din[4].IN1
cmos_din[5] => cmos_din[5].IN1
cmos_din[6] => cmos_din[6].IN1
cmos_din[7] => cmos_din[7].IN1
cmos_pclk => cmos_pclk.IN1
cmos_xclk <= pll0:u_pll0.outclk_0
cmos_pwdn <= <GND>
cmos_reset <= <VCC>
cmos_scl <= ov5640_config:u_cfg.sio_c
cmos_sda <> ov5640_config:u_cfg.sio_d
sdram_addr[0] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[1] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[2] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[3] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[4] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[5] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[6] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[7] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[8] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[9] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[10] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[11] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_addr[12] <= sdram_controler:u_sdram_ctrl.sdram_addr
sdram_bank[0] <= sdram_controler:u_sdram_ctrl.sdram_bank
sdram_bank[1] <= sdram_controler:u_sdram_ctrl.sdram_bank
sdram_clk <= pll1:u_pll1.outclk_1
sdram_cke <= sdram_controler:u_sdram_ctrl.sdram_cke
sdram_rasn <= sdram_controler:u_sdram_ctrl.sdram_rasn
sdram_casn <= sdram_controler:u_sdram_ctrl.sdram_casn
sdram_csn <= sdram_controler:u_sdram_ctrl.sdram_csn
sdram_wen <= sdram_controler:u_sdram_ctrl.sdram_wen
sdram_dqm[0] <= sdram_controler:u_sdram_ctrl.sdram_dqm
sdram_dqm[1] <= sdram_controler:u_sdram_ctrl.sdram_dqm
sdram_dq[0] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[1] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[2] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[3] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[4] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[5] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[6] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[7] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[8] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[9] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[10] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[11] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[12] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[13] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[14] <> sdram_controler:u_sdram_ctrl.sdram_dq
sdram_dq[15] <> sdram_controler:u_sdram_ctrl.sdram_dq
vga_r[0] <= adv7123_driver:u_vga_intf.vga_r
vga_r[1] <= adv7123_driver:u_vga_intf.vga_r
vga_r[2] <= adv7123_driver:u_vga_intf.vga_r
vga_r[3] <= adv7123_driver:u_vga_intf.vga_r
vga_r[4] <= adv7123_driver:u_vga_intf.vga_r
vga_r[5] <= adv7123_driver:u_vga_intf.vga_r
vga_r[6] <= adv7123_driver:u_vga_intf.vga_r
vga_r[7] <= adv7123_driver:u_vga_intf.vga_r
vga_g[0] <= adv7123_driver:u_vga_intf.vga_g
vga_g[1] <= adv7123_driver:u_vga_intf.vga_g
vga_g[2] <= adv7123_driver:u_vga_intf.vga_g
vga_g[3] <= adv7123_driver:u_vga_intf.vga_g
vga_g[4] <= adv7123_driver:u_vga_intf.vga_g
vga_g[5] <= adv7123_driver:u_vga_intf.vga_g
vga_g[6] <= adv7123_driver:u_vga_intf.vga_g
vga_g[7] <= adv7123_driver:u_vga_intf.vga_g
vga_b[0] <= adv7123_driver:u_vga_intf.vga_b
vga_b[1] <= adv7123_driver:u_vga_intf.vga_b
vga_b[2] <= adv7123_driver:u_vga_intf.vga_b
vga_b[3] <= adv7123_driver:u_vga_intf.vga_b
vga_b[4] <= adv7123_driver:u_vga_intf.vga_b
vga_b[5] <= adv7123_driver:u_vga_intf.vga_b
vga_b[6] <= adv7123_driver:u_vga_intf.vga_b
vga_b[7] <= adv7123_driver:u_vga_intf.vga_b
vga_blank <= adv7123_driver:u_vga_intf.vga_blank
vga_sync <= adv7123_driver:u_vga_intf.vga_sync
vga_clk <= adv7123_driver:u_vga_intf.vga_clk
vga_hsync <= adv7123_driver:u_vga_intf.hsync
vga_vsync <= adv7123_driver:u_vga_intf.vsync


|ov5640_sdram_vga|pll0:u_pll0
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll0_0002:pll0_inst.outclk_0
outclk_1 <= pll0_0002:pll0_inst.outclk_1
locked <= pll0_0002:pll0_inst.locked


|ov5640_sdram_vga|pll0:u_pll0|pll0_0002:pll0_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|ov5640_sdram_vga|pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|ov5640_sdram_vga|pll1:u_pll1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll1_0002:pll1_inst.outclk_0
outclk_1 <= pll1_0002:pll1_inst.outclk_1
locked <= pll1_0002:pll1_inst.locked


|ov5640_sdram_vga|pll1:u_pll1|pll1_0002:pll1_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|ov5640_sdram_vga|pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|ov5640_sdram_vga|iobuf:u_iobuf
datain[0] => datain[0].IN1
dataout[0] <= iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component.dataout


|ov5640_sdram_vga|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component
datain[0] => ibufa_0.DATA
dataout[0] <= ibufa_0.OUT


|ov5640_sdram_vga|ov5640_config:u_cfg
clk => clk.IN2
rst_n => rst_n.IN2
sio_c <= i2c_interface:u_i2c_interface.i2c_scl
sio_d <> sio_d
cfg_done <= i2c_config:u_i2c_cfg.config_done


|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg
clk => config_done~reg0.CLK
clk => trans_cmd[0]~reg0.CLK
clk => trans_cmd[1]~reg0.CLK
clk => trans_cmd[2]~reg0.CLK
clk => trans_cmd[3]~reg0.CLK
clk => trans_dout[0]~reg0.CLK
clk => trans_dout[1]~reg0.CLK
clk => trans_dout[2]~reg0.CLK
clk => trans_dout[3]~reg0.CLK
clk => trans_dout[4]~reg0.CLK
clk => trans_dout[5]~reg0.CLK
clk => trans_dout[6]~reg0.CLK
clk => trans_dout[7]~reg0.CLK
clk => trans_req~reg0.CLK
clk => cnt_step[0].CLK
clk => cnt_step[1].CLK
clk => cnt_byte[0].CLK
clk => cnt_byte[1].CLK
clk => cnt_byte[2].CLK
clk => cnt_byte[3].CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => cnt0[11].CLK
clk => cnt0[12].CLK
clk => cnt0[13].CLK
clk => cnt0[14].CLK
clk => cnt0[15].CLK
clk => cnt0[16].CLK
clk => cnt0[17].CLK
clk => cnt0[18].CLK
clk => cnt0[19].CLK
clk => state_c~1.DATAIN
rst_n => trans_cmd[0]~reg0.ACLR
rst_n => trans_cmd[1]~reg0.ACLR
rst_n => trans_cmd[2]~reg0.ACLR
rst_n => trans_cmd[3]~reg0.ACLR
rst_n => trans_dout[0]~reg0.ACLR
rst_n => trans_dout[1]~reg0.ACLR
rst_n => trans_dout[2]~reg0.ACLR
rst_n => trans_dout[3]~reg0.ACLR
rst_n => trans_dout[4]~reg0.ACLR
rst_n => trans_dout[5]~reg0.ACLR
rst_n => trans_dout[6]~reg0.ACLR
rst_n => trans_dout[7]~reg0.ACLR
rst_n => trans_req~reg0.ACLR
rst_n => config_done~reg0.ACLR
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt0[13].ACLR
rst_n => cnt0[14].ACLR
rst_n => cnt0[15].ACLR
rst_n => cnt0[16].ACLR
rst_n => cnt0[17].ACLR
rst_n => cnt0[18].ACLR
rst_n => cnt0[19].ACLR
rst_n => cnt_byte[0].ACLR
rst_n => cnt_byte[1].ACLR
rst_n => cnt_byte[2].ACLR
rst_n => cnt_byte[3].ACLR
rst_n => cnt_step[0].ACLR
rst_n => cnt_step[1].ACLR
rst_n => state_c~3.DATAIN
wr_faile => ~NO_FANOUT~
rw_done => end_cnt_byte.IN1
rw_done => wdone2wreq.IN1
rw_done => rdone2rreq.IN1
rw_done => cnt_byte[3].ENA
rw_done => cnt_byte[2].ENA
rw_done => cnt_byte[1].ENA
rw_done => cnt_byte[0].ENA
trans_req <= trans_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_cmd[0] <= trans_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_cmd[1] <= trans_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_cmd[2] <= trans_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_cmd[3] <= trans_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[0] <= trans_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[1] <= trans_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[2] <= trans_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[3] <= trans_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[4] <= trans_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[5] <= trans_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[6] <= trans_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_dout[7] <= trans_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_done <= config_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface
clk => i2c_wr_faile~reg0.CLK
clk => trans_done~reg0.CLK
clk => rd_dout_vld~reg0.CLK
clk => rd_dout[0]~reg0.CLK
clk => rd_dout[1]~reg0.CLK
clk => rd_dout[2]~reg0.CLK
clk => rd_dout[3]~reg0.CLK
clk => rd_dout[4]~reg0.CLK
clk => rd_dout[5]~reg0.CLK
clk => rd_dout[6]~reg0.CLK
clk => rd_dout[7]~reg0.CLK
clk => i2c_sda_out_en~reg0.CLK
clk => i2c_sda_out~reg0.CLK
clk => i2c_scl~reg0.CLK
clk => slave_ack.CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_scl[0].CLK
clk => cnt_scl[1].CLK
clk => cnt_scl[2].CLK
clk => cnt_scl[3].CLK
clk => cnt_scl[4].CLK
clk => cnt_scl[5].CLK
clk => cnt_scl[6].CLK
clk => cnt_scl[7].CLK
clk => state_c~1.DATAIN
rst_n => rd_dout[0]~reg0.ACLR
rst_n => rd_dout[1]~reg0.ACLR
rst_n => rd_dout[2]~reg0.ACLR
rst_n => rd_dout[3]~reg0.ACLR
rst_n => rd_dout[4]~reg0.ACLR
rst_n => rd_dout[5]~reg0.ACLR
rst_n => rd_dout[6]~reg0.ACLR
rst_n => rd_dout[7]~reg0.ACLR
rst_n => rd_dout_vld~reg0.ACLR
rst_n => trans_done~reg0.ACLR
rst_n => i2c_scl~reg0.PRESET
rst_n => i2c_sda_out~reg0.PRESET
rst_n => i2c_sda_out_en~reg0.ACLR
rst_n => i2c_wr_faile~reg0.ACLR
rst_n => cnt_scl[0].ACLR
rst_n => cnt_scl[1].ACLR
rst_n => cnt_scl[2].ACLR
rst_n => cnt_scl[3].ACLR
rst_n => cnt_scl[4].ACLR
rst_n => cnt_scl[5].ACLR
rst_n => cnt_scl[6].ACLR
rst_n => cnt_scl[7].ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => slave_ack.ACLR
rst_n => state_c~3.DATAIN
trans_req => idle2start.IN0
trans_req => idle2write.IN0
trans_req => idle2read.IN0
trans_cmd[0] => idle2start.IN1
trans_cmd[1] => idle2write.IN1
trans_cmd[1] => start2write.IN1
trans_cmd[2] => idle2read.IN1
trans_cmd[2] => start2read.IN1
trans_cmd[3] => rack2stop.IN1
trans_cmd[3] => sack2idle.IN1
trans_cmd[3] => i2c_sda_out.DATAB
wr_din[0] => Mux0.IN3
wr_din[1] => Mux0.IN4
wr_din[2] => Mux0.IN5
wr_din[3] => Mux0.IN6
wr_din[4] => Mux0.IN7
wr_din[5] => Mux0.IN8
wr_din[6] => Mux0.IN9
wr_din[7] => Mux0.IN10
rd_dout[0] <= rd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= rd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= rd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= rd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= rd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= rd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= rd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= rd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout_vld <= rd_dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_done <= trans_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => rd_dout.DATAB
i2c_sda_in => slave_ack.DATAIN
i2c_scl <= i2c_scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda_out <= i2c_sda_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda_out_en <= i2c_sda_out_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_faile <= i2c_wr_faile~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|capture:u_capture
clk => eop.CLK
clk => sop.CLK
clk => get_data_vld.CLK
clk => get_data[0].CLK
clk => get_data[1].CLK
clk => get_data[2].CLK
clk => get_data[3].CLK
clk => get_data[4].CLK
clk => get_data[5].CLK
clk => get_data[6].CLK
clk => get_data[7].CLK
clk => get_data[8].CLK
clk => get_data[9].CLK
clk => get_data[10].CLK
clk => get_data[11].CLK
clk => get_data[12].CLK
clk => get_data[13].CLK
clk => get_data[14].CLK
clk => get_data[15].CLK
clk => vsync_r[0].CLK
clk => vsync_r[1].CLK
clk => din_r[0].CLK
clk => din_r[1].CLK
clk => din_r[2].CLK
clk => din_r[3].CLK
clk => din_r[4].CLK
clk => din_r[5].CLK
clk => din_r[6].CLK
clk => din_r[7].CLK
clk => href_r.CLK
clk => flag.CLK
clk => cnt_col[0].CLK
clk => cnt_col[1].CLK
clk => cnt_col[2].CLK
clk => cnt_col[3].CLK
clk => cnt_col[4].CLK
clk => cnt_col[5].CLK
clk => cnt_col[6].CLK
clk => cnt_col[7].CLK
clk => cnt_col[8].CLK
clk => cnt_col[9].CLK
clk => cnt_row[0].CLK
clk => cnt_row[1].CLK
clk => cnt_row[2].CLK
clk => cnt_row[3].CLK
clk => cnt_row[4].CLK
clk => cnt_row[5].CLK
clk => cnt_row[6].CLK
clk => cnt_row[7].CLK
clk => cnt_row[8].CLK
clk => cnt_row[9].CLK
clk => cnt_row[10].CLK
clk => cnt_row[11].CLK
rst_n => eop.ACLR
rst_n => sop.ACLR
rst_n => get_data_vld.ACLR
rst_n => get_data[0].ACLR
rst_n => get_data[1].ACLR
rst_n => get_data[2].ACLR
rst_n => get_data[3].ACLR
rst_n => get_data[4].ACLR
rst_n => get_data[5].ACLR
rst_n => get_data[6].ACLR
rst_n => get_data[7].ACLR
rst_n => get_data[8].ACLR
rst_n => get_data[9].ACLR
rst_n => get_data[10].ACLR
rst_n => get_data[11].ACLR
rst_n => get_data[12].ACLR
rst_n => get_data[13].ACLR
rst_n => get_data[14].ACLR
rst_n => get_data[15].ACLR
rst_n => cnt_row[0].ACLR
rst_n => cnt_row[1].ACLR
rst_n => cnt_row[2].ACLR
rst_n => cnt_row[3].ACLR
rst_n => cnt_row[4].ACLR
rst_n => cnt_row[5].ACLR
rst_n => cnt_row[6].ACLR
rst_n => cnt_row[7].ACLR
rst_n => cnt_row[8].ACLR
rst_n => cnt_row[9].ACLR
rst_n => cnt_row[10].ACLR
rst_n => cnt_row[11].ACLR
rst_n => cnt_col[0].ACLR
rst_n => cnt_col[1].ACLR
rst_n => cnt_col[2].ACLR
rst_n => cnt_col[3].ACLR
rst_n => cnt_col[4].ACLR
rst_n => cnt_col[5].ACLR
rst_n => cnt_col[6].ACLR
rst_n => cnt_col[7].ACLR
rst_n => cnt_col[8].ACLR
rst_n => cnt_col[9].ACLR
rst_n => flag.ACLR
rst_n => vsync_r[0].ACLR
rst_n => vsync_r[1].ACLR
rst_n => din_r[0].ACLR
rst_n => din_r[1].ACLR
rst_n => din_r[2].ACLR
rst_n => din_r[3].ACLR
rst_n => din_r[4].ACLR
rst_n => din_r[5].ACLR
rst_n => din_r[6].ACLR
rst_n => din_r[7].ACLR
rst_n => href_r.ACLR
cmos_din[0] => din_r[0].DATAIN
cmos_din[1] => din_r[1].DATAIN
cmos_din[2] => din_r[2].DATAIN
cmos_din[3] => din_r[3].DATAIN
cmos_din[4] => din_r[4].DATAIN
cmos_din[5] => din_r[5].DATAIN
cmos_din[6] => din_r[6].DATAIN
cmos_din[7] => din_r[7].DATAIN
cmos_vsync => vsync_r[0].DATAIN
cmos_href => href_r.DATAIN
cap_en => always2.IN1
pixel[0] <= get_data[0].DB_MAX_OUTPUT_PORT_TYPE
pixel[1] <= get_data[1].DB_MAX_OUTPUT_PORT_TYPE
pixel[2] <= get_data[2].DB_MAX_OUTPUT_PORT_TYPE
pixel[3] <= get_data[3].DB_MAX_OUTPUT_PORT_TYPE
pixel[4] <= get_data[4].DB_MAX_OUTPUT_PORT_TYPE
pixel[5] <= get_data[5].DB_MAX_OUTPUT_PORT_TYPE
pixel[6] <= get_data[6].DB_MAX_OUTPUT_PORT_TYPE
pixel[7] <= get_data[7].DB_MAX_OUTPUT_PORT_TYPE
pixel[8] <= get_data[8].DB_MAX_OUTPUT_PORT_TYPE
pixel[9] <= get_data[9].DB_MAX_OUTPUT_PORT_TYPE
pixel[10] <= get_data[10].DB_MAX_OUTPUT_PORT_TYPE
pixel[11] <= get_data[11].DB_MAX_OUTPUT_PORT_TYPE
pixel[12] <= get_data[12].DB_MAX_OUTPUT_PORT_TYPE
pixel[13] <= get_data[13].DB_MAX_OUTPUT_PORT_TYPE
pixel[14] <= get_data[14].DB_MAX_OUTPUT_PORT_TYPE
pixel[15] <= get_data[15].DB_MAX_OUTPUT_PORT_TYPE
pixel_vld <= get_data_vld.DB_MAX_OUTPUT_PORT_TYPE
pixel_sop <= sop.DB_MAX_OUTPUT_PORT_TYPE
pixel_eop <= eop.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl
clk => clk.IN2
clk_in => clk_in.IN1
clk_out => clk_out.IN1
rst_n => rst_n.IN2
rd_en => rd_en.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din_vld => din_vld.IN1
din_sop => din_sop.IN1
din_eop => din_eop.IN1
dout[0] <= sdram_ctrl:u_rw_ctrl.dout
dout[1] <= sdram_ctrl:u_rw_ctrl.dout
dout[2] <= sdram_ctrl:u_rw_ctrl.dout
dout[3] <= sdram_ctrl:u_rw_ctrl.dout
dout[4] <= sdram_ctrl:u_rw_ctrl.dout
dout[5] <= sdram_ctrl:u_rw_ctrl.dout
dout[6] <= sdram_ctrl:u_rw_ctrl.dout
dout[7] <= sdram_ctrl:u_rw_ctrl.dout
dout[8] <= sdram_ctrl:u_rw_ctrl.dout
dout[9] <= sdram_ctrl:u_rw_ctrl.dout
dout[10] <= sdram_ctrl:u_rw_ctrl.dout
dout[11] <= sdram_ctrl:u_rw_ctrl.dout
dout[12] <= sdram_ctrl:u_rw_ctrl.dout
dout[13] <= sdram_ctrl:u_rw_ctrl.dout
dout[14] <= sdram_ctrl:u_rw_ctrl.dout
dout[15] <= sdram_ctrl:u_rw_ctrl.dout
dout_vld <= sdram_ctrl:u_rw_ctrl.dout_vld
sdram_cke <= sdram_intf:u_intf.mem_cke
sdram_csn <= sdram_intf:u_intf.mem_csn
sdram_rasn <= sdram_intf:u_intf.mem_rasn
sdram_casn <= sdram_intf:u_intf.mem_casn
sdram_wen <= sdram_intf:u_intf.mem_wen
sdram_bank[0] <= sdram_intf:u_intf.mem_bank
sdram_bank[1] <= sdram_intf:u_intf.mem_bank
sdram_addr[0] <= sdram_intf:u_intf.mem_addr
sdram_addr[1] <= sdram_intf:u_intf.mem_addr
sdram_addr[2] <= sdram_intf:u_intf.mem_addr
sdram_addr[3] <= sdram_intf:u_intf.mem_addr
sdram_addr[4] <= sdram_intf:u_intf.mem_addr
sdram_addr[5] <= sdram_intf:u_intf.mem_addr
sdram_addr[6] <= sdram_intf:u_intf.mem_addr
sdram_addr[7] <= sdram_intf:u_intf.mem_addr
sdram_addr[8] <= sdram_intf:u_intf.mem_addr
sdram_addr[9] <= sdram_intf:u_intf.mem_addr
sdram_addr[10] <= sdram_intf:u_intf.mem_addr
sdram_addr[11] <= sdram_intf:u_intf.mem_addr
sdram_addr[12] <= sdram_intf:u_intf.mem_addr
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]
sdram_dqm[0] <= sdram_intf:u_intf.mem_dqm
sdram_dqm[1] <= sdram_intf:u_intf.mem_dqm


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl
clk => clk.IN2
clk_in => clk_in.IN1
clk_out => clk_out.IN1
rst_n => addr[0].ACLR
rst_n => addr[1].ACLR
rst_n => addr[2].ACLR
rst_n => addr[3].ACLR
rst_n => addr[4].ACLR
rst_n => addr[5].ACLR
rst_n => addr[6].ACLR
rst_n => addr[7].ACLR
rst_n => addr[8].ACLR
rst_n => addr[9].ACLR
rst_n => addr[10].ACLR
rst_n => addr[11].ACLR
rst_n => addr[12].ACLR
rst_n => addr[13].ACLR
rst_n => addr[14].ACLR
rst_n => addr[15].ACLR
rst_n => addr[16].ACLR
rst_n => addr[17].ACLR
rst_n => addr[18].ACLR
rst_n => addr[19].ACLR
rst_n => addr[20].ACLR
rst_n => addr[21].ACLR
rst_n => addr[22].ACLR
rst_n => addr[23].ACLR
rst_n => addr[24].ACLR
rst_n => tx_data_vld.ACLR
rst_n => tx_data[0].ACLR
rst_n => tx_data[1].ACLR
rst_n => tx_data[2].ACLR
rst_n => tx_data[3].ACLR
rst_n => tx_data[4].ACLR
rst_n => tx_data[5].ACLR
rst_n => tx_data[6].ACLR
rst_n => tx_data[7].ACLR
rst_n => tx_data[8].ACLR
rst_n => tx_data[9].ACLR
rst_n => tx_data[10].ACLR
rst_n => tx_data[11].ACLR
rst_n => tx_data[12].ACLR
rst_n => tx_data[13].ACLR
rst_n => tx_data[14].ACLR
rst_n => tx_data[15].ACLR
rst_n => ack_r.ACLR
rst_n => rd_flag.ACLR
rst_n => wr_flag.ACLR
rst_n => flag_sel.ACLR
rst_n => prior_flag.ACLR
rst_n => wr_addr[0].ACLR
rst_n => wr_addr[1].ACLR
rst_n => wr_addr[2].ACLR
rst_n => wr_addr[3].ACLR
rst_n => wr_addr[4].ACLR
rst_n => wr_addr[5].ACLR
rst_n => wr_addr[6].ACLR
rst_n => wr_addr[7].ACLR
rst_n => wr_addr[8].ACLR
rst_n => wr_addr[9].ACLR
rst_n => wr_addr[10].ACLR
rst_n => wr_addr[11].ACLR
rst_n => wr_addr[12].ACLR
rst_n => rd_addr[0].ACLR
rst_n => rd_addr[1].ACLR
rst_n => rd_addr[2].ACLR
rst_n => rd_addr[3].ACLR
rst_n => rd_addr[4].ACLR
rst_n => rd_addr[5].ACLR
rst_n => rd_addr[6].ACLR
rst_n => rd_addr[7].ACLR
rst_n => rd_addr[8].ACLR
rst_n => rd_addr[9].ACLR
rst_n => rd_addr[10].ACLR
rst_n => rd_addr[11].ACLR
rst_n => rd_addr[12].ACLR
rst_n => rd_bank[0].PRESET
rst_n => rd_bank[1].PRESET
rst_n => wr_bank[0].ACLR
rst_n => wr_bank[1].ACLR
rst_n => change_bank.ACLR
rst_n => wr_frame_end_f.ACLR
rst_n => cnt_change[0].ACLR
rst_n => cnt_change[1].ACLR
rst_n => cnt_change[2].ACLR
rst_n => wr_frame_end.ACLR
rst_n => change_bank_f[0].ACLR
rst_n => change_bank_f[1].ACLR
rst_n => get_data_flag.ACLR
rst_n => rdfifo_flag.ACLR
rst_n => state_c~3.DATAIN
rst_n => _.IN1
rst_n => _.IN1
rd_en => rdfifo_rd.IN1
din[0] => wrfifo_data[0].IN1
din[1] => wrfifo_data[1].IN1
din[2] => wrfifo_data[2].IN1
din[3] => wrfifo_data[3].IN1
din[4] => wrfifo_data[4].IN1
din[5] => wrfifo_data[5].IN1
din[6] => wrfifo_data[6].IN1
din[7] => wrfifo_data[7].IN1
din[8] => wrfifo_data[8].IN1
din[9] => wrfifo_data[9].IN1
din[10] => wrfifo_data[10].IN1
din[11] => wrfifo_data[11].IN1
din[12] => wrfifo_data[12].IN1
din[13] => wrfifo_data[13].IN1
din[14] => wrfifo_data[14].IN1
din[15] => wrfifo_data[15].IN1
din_vld => wrfifo_wr.IN1
din_sop => always16.IN1
din_sop => wrfifo_wr.IN1
din_eop => always14.IN1
dout[0] <= tx_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= tx_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= tx_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= tx_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= tx_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= tx_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= tx_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= tx_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= tx_data[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= tx_data[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= tx_data[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= tx_data[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= tx_data[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= tx_data[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= tx_data[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= tx_data[15].DB_MAX_OUTPUT_PORT_TYPE
dout_vld <= tx_data_vld.DB_MAX_OUTPUT_PORT_TYPE
wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= wrfifo:wrfifo_inst.q
wr_data[1] <= wrfifo:wrfifo_inst.q
wr_data[2] <= wrfifo:wrfifo_inst.q
wr_data[3] <= wrfifo:wrfifo_inst.q
wr_data[4] <= wrfifo:wrfifo_inst.q
wr_data[5] <= wrfifo:wrfifo_inst.q
wr_data[6] <= wrfifo:wrfifo_inst.q
wr_data[7] <= wrfifo:wrfifo_inst.q
wr_data[8] <= wrfifo:wrfifo_inst.q
wr_data[9] <= wrfifo:wrfifo_inst.q
wr_data[10] <= wrfifo:wrfifo_inst.q
wr_data[11] <= wrfifo:wrfifo_inst.q
wr_data[12] <= wrfifo:wrfifo_inst.q
wr_data[13] <= wrfifo:wrfifo_inst.q
wr_data[14] <= wrfifo:wrfifo_inst.q
wr_data[15] <= wrfifo:wrfifo_inst.q
rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[16] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[17] <= addr[17].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[18] <= addr[18].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[19] <= addr[19].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[20] <= addr[20].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[21] <= addr[21].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[22] <= addr[22].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[23] <= addr[23].DB_MAX_OUTPUT_PORT_TYPE
rw_addr[24] <= addr[24].DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] => rdfifo_data[0].IN1
rd_data[1] => rdfifo_data[1].IN1
rd_data[2] => rdfifo_data[2].IN1
rd_data[3] => rdfifo_data[3].IN1
rd_data[4] => rdfifo_data[4].IN1
rd_data[5] => rdfifo_data[5].IN1
rd_data[6] => rdfifo_data[6].IN1
rd_data[7] => rdfifo_data[7].IN1
rd_data[8] => rdfifo_data[8].IN1
rd_data[9] => rdfifo_data[9].IN1
rd_data[10] => rdfifo_data[10].IN1
rd_data[11] => rdfifo_data[11].IN1
rd_data[12] => rdfifo_data[12].IN1
rd_data[13] => rdfifo_data[13].IN1
rd_data[14] => rdfifo_data[14].IN1
rd_data[15] => rdfifo_data[15].IN1
rd_data_vld => rdfifo_wr.IN1
ack => wrfifo_rd.IN0
ack => ack_r.DATAIN
ack => ack_nedge.IN1


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_n8r1:auto_generated.data[0]
data[1] => dcfifo_n8r1:auto_generated.data[1]
data[2] => dcfifo_n8r1:auto_generated.data[2]
data[3] => dcfifo_n8r1:auto_generated.data[3]
data[4] => dcfifo_n8r1:auto_generated.data[4]
data[5] => dcfifo_n8r1:auto_generated.data[5]
data[6] => dcfifo_n8r1:auto_generated.data[6]
data[7] => dcfifo_n8r1:auto_generated.data[7]
data[8] => dcfifo_n8r1:auto_generated.data[8]
data[9] => dcfifo_n8r1:auto_generated.data[9]
data[10] => dcfifo_n8r1:auto_generated.data[10]
data[11] => dcfifo_n8r1:auto_generated.data[11]
data[12] => dcfifo_n8r1:auto_generated.data[12]
data[13] => dcfifo_n8r1:auto_generated.data[13]
data[14] => dcfifo_n8r1:auto_generated.data[14]
data[15] => dcfifo_n8r1:auto_generated.data[15]
q[0] <= dcfifo_n8r1:auto_generated.q[0]
q[1] <= dcfifo_n8r1:auto_generated.q[1]
q[2] <= dcfifo_n8r1:auto_generated.q[2]
q[3] <= dcfifo_n8r1:auto_generated.q[3]
q[4] <= dcfifo_n8r1:auto_generated.q[4]
q[5] <= dcfifo_n8r1:auto_generated.q[5]
q[6] <= dcfifo_n8r1:auto_generated.q[6]
q[7] <= dcfifo_n8r1:auto_generated.q[7]
q[8] <= dcfifo_n8r1:auto_generated.q[8]
q[9] <= dcfifo_n8r1:auto_generated.q[9]
q[10] <= dcfifo_n8r1:auto_generated.q[10]
q[11] <= dcfifo_n8r1:auto_generated.q[11]
q[12] <= dcfifo_n8r1:auto_generated.q[12]
q[13] <= dcfifo_n8r1:auto_generated.q[13]
q[14] <= dcfifo_n8r1:auto_generated.q[14]
q[15] <= dcfifo_n8r1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_n8r1:auto_generated.rdclk
rdreq => dcfifo_n8r1:auto_generated.rdreq
wrclk => dcfifo_n8r1:auto_generated.wrclk
wrreq => dcfifo_n8r1:auto_generated.wrreq
aclr => dcfifo_n8r1:auto_generated.aclr
rdempty <= dcfifo_n8r1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_n8r1:auto_generated.wrfull
rdusedw[0] <= dcfifo_n8r1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_n8r1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_n8r1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_n8r1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_n8r1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_n8r1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_n8r1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_n8r1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_n8r1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_n8r1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_n8r1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_n8r1:auto_generated.rdusedw[11]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated
aclr => a_graycounter_qv6:rdptr_g1p.aclr
aclr => a_graycounter_mdc:wrptr_g1p.aclr
aclr => altsyncram_j1b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdptr_g[12].IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_j1b1:fifo_ram.data_a[0]
data[1] => altsyncram_j1b1:fifo_ram.data_a[1]
data[2] => altsyncram_j1b1:fifo_ram.data_a[2]
data[3] => altsyncram_j1b1:fifo_ram.data_a[3]
data[4] => altsyncram_j1b1:fifo_ram.data_a[4]
data[5] => altsyncram_j1b1:fifo_ram.data_a[5]
data[6] => altsyncram_j1b1:fifo_ram.data_a[6]
data[7] => altsyncram_j1b1:fifo_ram.data_a[7]
data[8] => altsyncram_j1b1:fifo_ram.data_a[8]
data[9] => altsyncram_j1b1:fifo_ram.data_a[9]
data[10] => altsyncram_j1b1:fifo_ram.data_a[10]
data[11] => altsyncram_j1b1:fifo_ram.data_a[11]
data[12] => altsyncram_j1b1:fifo_ram.data_a[12]
data[13] => altsyncram_j1b1:fifo_ram.data_a[13]
data[14] => altsyncram_j1b1:fifo_ram.data_a[14]
data[15] => altsyncram_j1b1:fifo_ram.data_a[15]
q[0] <= altsyncram_j1b1:fifo_ram.q_b[0]
q[1] <= altsyncram_j1b1:fifo_ram.q_b[1]
q[2] <= altsyncram_j1b1:fifo_ram.q_b[2]
q[3] <= altsyncram_j1b1:fifo_ram.q_b[3]
q[4] <= altsyncram_j1b1:fifo_ram.q_b[4]
q[5] <= altsyncram_j1b1:fifo_ram.q_b[5]
q[6] <= altsyncram_j1b1:fifo_ram.q_b[6]
q[7] <= altsyncram_j1b1:fifo_ram.q_b[7]
q[8] <= altsyncram_j1b1:fifo_ram.q_b[8]
q[9] <= altsyncram_j1b1:fifo_ram.q_b[9]
q[10] <= altsyncram_j1b1:fifo_ram.q_b[10]
q[11] <= altsyncram_j1b1:fifo_ram.q_b[11]
q[12] <= altsyncram_j1b1:fifo_ram.q_b[12]
q[13] <= altsyncram_j1b1:fifo_ram.q_b[13]
q[14] <= altsyncram_j1b1:fifo_ram.q_b[14]
q[15] <= altsyncram_j1b1:fifo_ram.q_b[15]
rdclk => a_graycounter_qv6:rdptr_g1p.clock
rdclk => altsyncram_j1b1:fifo_ram.clock1
rdclk => dffpipe_re9:rs_brp.clock
rdclk => dffpipe_re9:rs_bwp.clock
rdclk => alt_synch_pipe_bpl:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mdc:wrptr_g1p.clock
wrclk => altsyncram_j1b1:fifo_ram.clock0
wrclk => alt_synch_pipe_cpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
clock => dffpipe_se9:dffpipe13.clock
clrn => dffpipe_se9:dffpipe13.clrn
d[0] => dffpipe_se9:dffpipe13.d[0]
d[1] => dffpipe_se9:dffpipe13.d[1]
d[2] => dffpipe_se9:dffpipe13.d[2]
d[3] => dffpipe_se9:dffpipe13.d[3]
d[4] => dffpipe_se9:dffpipe13.d[4]
d[5] => dffpipe_se9:dffpipe13.d[5]
d[6] => dffpipe_se9:dffpipe13.d[6]
d[7] => dffpipe_se9:dffpipe13.d[7]
d[8] => dffpipe_se9:dffpipe13.d[8]
d[9] => dffpipe_se9:dffpipe13.d[9]
d[10] => dffpipe_se9:dffpipe13.d[10]
d[11] => dffpipe_se9:dffpipe13.d[11]
d[12] => dffpipe_se9:dffpipe13.d[12]
q[0] <= dffpipe_se9:dffpipe13.q[0]
q[1] <= dffpipe_se9:dffpipe13.q[1]
q[2] <= dffpipe_se9:dffpipe13.q[2]
q[3] <= dffpipe_se9:dffpipe13.q[3]
q[4] <= dffpipe_se9:dffpipe13.q[4]
q[5] <= dffpipe_se9:dffpipe13.q[5]
q[6] <= dffpipe_se9:dffpipe13.q[6]
q[7] <= dffpipe_se9:dffpipe13.q[7]
q[8] <= dffpipe_se9:dffpipe13.q[8]
q[9] <= dffpipe_se9:dffpipe13.q[9]
q[10] <= dffpipe_se9:dffpipe13.q[10]
q[11] <= dffpipe_se9:dffpipe13.q[11]
q[12] <= dffpipe_se9:dffpipe13.q[12]


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
clock => dffpipe_te9:dffpipe16.clock
clrn => dffpipe_te9:dffpipe16.clrn
d[0] => dffpipe_te9:dffpipe16.d[0]
d[1] => dffpipe_te9:dffpipe16.d[1]
d[2] => dffpipe_te9:dffpipe16.d[2]
d[3] => dffpipe_te9:dffpipe16.d[3]
d[4] => dffpipe_te9:dffpipe16.d[4]
d[5] => dffpipe_te9:dffpipe16.d[5]
d[6] => dffpipe_te9:dffpipe16.d[6]
d[7] => dffpipe_te9:dffpipe16.d[7]
d[8] => dffpipe_te9:dffpipe16.d[8]
d[9] => dffpipe_te9:dffpipe16.d[9]
d[10] => dffpipe_te9:dffpipe16.d[10]
d[11] => dffpipe_te9:dffpipe16.d[11]
d[12] => dffpipe_te9:dffpipe16.d[12]
q[0] <= dffpipe_te9:dffpipe16.q[0]
q[1] <= dffpipe_te9:dffpipe16.q[1]
q[2] <= dffpipe_te9:dffpipe16.q[2]
q[3] <= dffpipe_te9:dffpipe16.q[3]
q[4] <= dffpipe_te9:dffpipe16.q[4]
q[5] <= dffpipe_te9:dffpipe16.q[5]
q[6] <= dffpipe_te9:dffpipe16.q[6]
q[7] <= dffpipe_te9:dffpipe16.q[7]
q[8] <= dffpipe_te9:dffpipe16.q[8]
q[9] <= dffpipe_te9:dffpipe16.q[9]
q[10] <= dffpipe_te9:dffpipe16.q[10]
q[11] <= dffpipe_te9:dffpipe16.q[11]
q[12] <= dffpipe_te9:dffpipe16.q[12]


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[12].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|cmpr_c06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|cmpr_c06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_a9r1:auto_generated.data[0]
data[1] => dcfifo_a9r1:auto_generated.data[1]
data[2] => dcfifo_a9r1:auto_generated.data[2]
data[3] => dcfifo_a9r1:auto_generated.data[3]
data[4] => dcfifo_a9r1:auto_generated.data[4]
data[5] => dcfifo_a9r1:auto_generated.data[5]
data[6] => dcfifo_a9r1:auto_generated.data[6]
data[7] => dcfifo_a9r1:auto_generated.data[7]
data[8] => dcfifo_a9r1:auto_generated.data[8]
data[9] => dcfifo_a9r1:auto_generated.data[9]
data[10] => dcfifo_a9r1:auto_generated.data[10]
data[11] => dcfifo_a9r1:auto_generated.data[11]
data[12] => dcfifo_a9r1:auto_generated.data[12]
data[13] => dcfifo_a9r1:auto_generated.data[13]
data[14] => dcfifo_a9r1:auto_generated.data[14]
data[15] => dcfifo_a9r1:auto_generated.data[15]
q[0] <= dcfifo_a9r1:auto_generated.q[0]
q[1] <= dcfifo_a9r1:auto_generated.q[1]
q[2] <= dcfifo_a9r1:auto_generated.q[2]
q[3] <= dcfifo_a9r1:auto_generated.q[3]
q[4] <= dcfifo_a9r1:auto_generated.q[4]
q[5] <= dcfifo_a9r1:auto_generated.q[5]
q[6] <= dcfifo_a9r1:auto_generated.q[6]
q[7] <= dcfifo_a9r1:auto_generated.q[7]
q[8] <= dcfifo_a9r1:auto_generated.q[8]
q[9] <= dcfifo_a9r1:auto_generated.q[9]
q[10] <= dcfifo_a9r1:auto_generated.q[10]
q[11] <= dcfifo_a9r1:auto_generated.q[11]
q[12] <= dcfifo_a9r1:auto_generated.q[12]
q[13] <= dcfifo_a9r1:auto_generated.q[13]
q[14] <= dcfifo_a9r1:auto_generated.q[14]
q[15] <= dcfifo_a9r1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_a9r1:auto_generated.rdclk
rdreq => dcfifo_a9r1:auto_generated.rdreq
wrclk => dcfifo_a9r1:auto_generated.wrclk
wrreq => dcfifo_a9r1:auto_generated.wrreq
aclr => dcfifo_a9r1:auto_generated.aclr
rdempty <= dcfifo_a9r1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_a9r1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
wrusedw[0] <= dcfifo_a9r1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_a9r1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_a9r1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_a9r1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_a9r1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_a9r1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_a9r1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_a9r1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_a9r1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_a9r1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_a9r1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_a9r1:auto_generated.wrusedw[11]


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated
aclr => a_graycounter_qv6:rdptr_g1p.aclr
aclr => a_graycounter_mdc:wrptr_g1p.aclr
aclr => altsyncram_j1b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdptr_g[12].IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_j1b1:fifo_ram.data_a[0]
data[1] => altsyncram_j1b1:fifo_ram.data_a[1]
data[2] => altsyncram_j1b1:fifo_ram.data_a[2]
data[3] => altsyncram_j1b1:fifo_ram.data_a[3]
data[4] => altsyncram_j1b1:fifo_ram.data_a[4]
data[5] => altsyncram_j1b1:fifo_ram.data_a[5]
data[6] => altsyncram_j1b1:fifo_ram.data_a[6]
data[7] => altsyncram_j1b1:fifo_ram.data_a[7]
data[8] => altsyncram_j1b1:fifo_ram.data_a[8]
data[9] => altsyncram_j1b1:fifo_ram.data_a[9]
data[10] => altsyncram_j1b1:fifo_ram.data_a[10]
data[11] => altsyncram_j1b1:fifo_ram.data_a[11]
data[12] => altsyncram_j1b1:fifo_ram.data_a[12]
data[13] => altsyncram_j1b1:fifo_ram.data_a[13]
data[14] => altsyncram_j1b1:fifo_ram.data_a[14]
data[15] => altsyncram_j1b1:fifo_ram.data_a[15]
q[0] <= altsyncram_j1b1:fifo_ram.q_b[0]
q[1] <= altsyncram_j1b1:fifo_ram.q_b[1]
q[2] <= altsyncram_j1b1:fifo_ram.q_b[2]
q[3] <= altsyncram_j1b1:fifo_ram.q_b[3]
q[4] <= altsyncram_j1b1:fifo_ram.q_b[4]
q[5] <= altsyncram_j1b1:fifo_ram.q_b[5]
q[6] <= altsyncram_j1b1:fifo_ram.q_b[6]
q[7] <= altsyncram_j1b1:fifo_ram.q_b[7]
q[8] <= altsyncram_j1b1:fifo_ram.q_b[8]
q[9] <= altsyncram_j1b1:fifo_ram.q_b[9]
q[10] <= altsyncram_j1b1:fifo_ram.q_b[10]
q[11] <= altsyncram_j1b1:fifo_ram.q_b[11]
q[12] <= altsyncram_j1b1:fifo_ram.q_b[12]
q[13] <= altsyncram_j1b1:fifo_ram.q_b[13]
q[14] <= altsyncram_j1b1:fifo_ram.q_b[14]
q[15] <= altsyncram_j1b1:fifo_ram.q_b[15]
rdclk => a_graycounter_qv6:rdptr_g1p.clock
rdclk => altsyncram_j1b1:fifo_ram.clock1
rdclk => alt_synch_pipe_dpl:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_mdc:wrptr_g1p.clock
wrclk => altsyncram_j1b1:fifo_ram.clock0
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_epl:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_qv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_mdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp
clock => dffpipe_ue9:dffpipe5.clock
clrn => dffpipe_ue9:dffpipe5.clrn
d[0] => dffpipe_ue9:dffpipe5.d[0]
d[1] => dffpipe_ue9:dffpipe5.d[1]
d[2] => dffpipe_ue9:dffpipe5.d[2]
d[3] => dffpipe_ue9:dffpipe5.d[3]
d[4] => dffpipe_ue9:dffpipe5.d[4]
d[5] => dffpipe_ue9:dffpipe5.d[5]
d[6] => dffpipe_ue9:dffpipe5.d[6]
d[7] => dffpipe_ue9:dffpipe5.d[7]
d[8] => dffpipe_ue9:dffpipe5.d[8]
d[9] => dffpipe_ue9:dffpipe5.d[9]
d[10] => dffpipe_ue9:dffpipe5.d[10]
d[11] => dffpipe_ue9:dffpipe5.d[11]
d[12] => dffpipe_ue9:dffpipe5.d[12]
q[0] <= dffpipe_ue9:dffpipe5.q[0]
q[1] <= dffpipe_ue9:dffpipe5.q[1]
q[2] <= dffpipe_ue9:dffpipe5.q[2]
q[3] <= dffpipe_ue9:dffpipe5.q[3]
q[4] <= dffpipe_ue9:dffpipe5.q[4]
q[5] <= dffpipe_ue9:dffpipe5.q[5]
q[6] <= dffpipe_ue9:dffpipe5.q[6]
q[7] <= dffpipe_ue9:dffpipe5.q[7]
q[8] <= dffpipe_ue9:dffpipe5.q[8]
q[9] <= dffpipe_ue9:dffpipe5.q[9]
q[10] <= dffpipe_ue9:dffpipe5.q[10]
q[11] <= dffpipe_ue9:dffpipe5.q[11]
q[12] <= dffpipe_ue9:dffpipe5.q[12]


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[12].ACLR
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[12].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
d[12] => dffe6a[12].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp
clock => dffpipe_ve9:dffpipe8.clock
clrn => dffpipe_ve9:dffpipe8.clrn
d[0] => dffpipe_ve9:dffpipe8.d[0]
d[1] => dffpipe_ve9:dffpipe8.d[1]
d[2] => dffpipe_ve9:dffpipe8.d[2]
d[3] => dffpipe_ve9:dffpipe8.d[3]
d[4] => dffpipe_ve9:dffpipe8.d[4]
d[5] => dffpipe_ve9:dffpipe8.d[5]
d[6] => dffpipe_ve9:dffpipe8.d[6]
d[7] => dffpipe_ve9:dffpipe8.d[7]
d[8] => dffpipe_ve9:dffpipe8.d[8]
d[9] => dffpipe_ve9:dffpipe8.d[9]
d[10] => dffpipe_ve9:dffpipe8.d[10]
d[11] => dffpipe_ve9:dffpipe8.d[11]
d[12] => dffpipe_ve9:dffpipe8.d[12]
q[0] <= dffpipe_ve9:dffpipe8.q[0]
q[1] <= dffpipe_ve9:dffpipe8.q[1]
q[2] <= dffpipe_ve9:dffpipe8.q[2]
q[3] <= dffpipe_ve9:dffpipe8.q[3]
q[4] <= dffpipe_ve9:dffpipe8.q[4]
q[5] <= dffpipe_ve9:dffpipe8.q[5]
q[6] <= dffpipe_ve9:dffpipe8.q[6]
q[7] <= dffpipe_ve9:dffpipe8.q[7]
q[8] <= dffpipe_ve9:dffpipe8.q[8]
q[9] <= dffpipe_ve9:dffpipe8.q[9]
q[10] <= dffpipe_ve9:dffpipe8.q[10]
q[11] <= dffpipe_ve9:dffpipe8.q[11]
q[12] <= dffpipe_ve9:dffpipe8.q[12]


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[12].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
d[12] => dffe9a[12].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|cmpr_c06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|cmpr_c06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf
clk => intf_ack.CLK
clk => rd_din_vld2.CLK
clk => rd_din_vld1.CLK
clk => rd_din_vld0.CLK
clk => rd_din[0].CLK
clk => rd_din[1].CLK
clk => rd_din[2].CLK
clk => rd_din[3].CLK
clk => rd_din[4].CLK
clk => rd_din[5].CLK
clk => rd_din[6].CLK
clk => rd_din[7].CLK
clk => rd_din[8].CLK
clk => rd_din[9].CLK
clk => rd_din[10].CLK
clk => rd_din[11].CLK
clk => rd_din[12].CLK
clk => rd_din[13].CLK
clk => rd_din[14].CLK
clk => rd_din[15].CLK
clk => dq_mask[0].CLK
clk => dq_mask[1].CLK
clk => dq_out_en.CLK
clk => bank[0].CLK
clk => bank[1].CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => ref_req.CLK
clk => init_flag.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => cnt0[11].CLK
clk => cnt0[12].CLK
clk => cnt0[13].CLK
clk => cnt0[14].CLK
clk => cnt_ref[0].CLK
clk => cnt_ref[1].CLK
clk => cnt_ref[2].CLK
clk => cnt_ref[3].CLK
clk => cnt_ref[4].CLK
clk => cnt_ref[5].CLK
clk => cnt_ref[6].CLK
clk => cnt_ref[7].CLK
clk => cnt_ref[8].CLK
clk => cnt_ref[9].CLK
clk => cnt_ref[10].CLK
clk => cnt_ref[11].CLK
clk => cnt_ref[12].CLK
clk => state_c~1.DATAIN
rst_n => rd_din[0].ACLR
rst_n => rd_din[1].ACLR
rst_n => rd_din[2].ACLR
rst_n => rd_din[3].ACLR
rst_n => rd_din[4].ACLR
rst_n => rd_din[5].ACLR
rst_n => rd_din[6].ACLR
rst_n => rd_din[7].ACLR
rst_n => rd_din[8].ACLR
rst_n => rd_din[9].ACLR
rst_n => rd_din[10].ACLR
rst_n => rd_din[11].ACLR
rst_n => rd_din[12].ACLR
rst_n => rd_din[13].ACLR
rst_n => rd_din[14].ACLR
rst_n => rd_din[15].ACLR
rst_n => rd_din_vld2.ACLR
rst_n => rd_din_vld1.ACLR
rst_n => rd_din_vld0.ACLR
rst_n => intf_ack.ACLR
rst_n => command[0].ACLR
rst_n => command[1].ACLR
rst_n => command[2].ACLR
rst_n => command[3].ACLR
rst_n => bank[0].ACLR
rst_n => bank[1].ACLR
rst_n => addr[0].ACLR
rst_n => addr[1].ACLR
rst_n => addr[2].ACLR
rst_n => addr[3].ACLR
rst_n => addr[4].ACLR
rst_n => addr[5].ACLR
rst_n => addr[6].ACLR
rst_n => addr[7].ACLR
rst_n => addr[8].ACLR
rst_n => addr[9].ACLR
rst_n => addr[10].ACLR
rst_n => addr[11].ACLR
rst_n => addr[12].ACLR
rst_n => dq_out_en.ACLR
rst_n => dq_mask[0].ACLR
rst_n => dq_mask[1].ACLR
rst_n => cnt_ref[0].ACLR
rst_n => cnt_ref[1].ACLR
rst_n => cnt_ref[2].ACLR
rst_n => cnt_ref[3].ACLR
rst_n => cnt_ref[4].ACLR
rst_n => cnt_ref[5].ACLR
rst_n => cnt_ref[6].ACLR
rst_n => cnt_ref[7].ACLR
rst_n => cnt_ref[8].ACLR
rst_n => cnt_ref[9].ACLR
rst_n => cnt_ref[10].ACLR
rst_n => cnt_ref[11].ACLR
rst_n => cnt_ref[12].ACLR
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt0[13].ACLR
rst_n => cnt0[14].ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => init_flag.PRESET
rst_n => ref_req.ACLR
rst_n => state_c~3.DATAIN
wr_req => idle2acti.IN0
wr_req => acti2write.IN1
wr_data[0] => mem_dq_out[0].DATAIN
wr_data[1] => mem_dq_out[1].DATAIN
wr_data[2] => mem_dq_out[2].DATAIN
wr_data[3] => mem_dq_out[3].DATAIN
wr_data[4] => mem_dq_out[4].DATAIN
wr_data[5] => mem_dq_out[5].DATAIN
wr_data[6] => mem_dq_out[6].DATAIN
wr_data[7] => mem_dq_out[7].DATAIN
wr_data[8] => mem_dq_out[8].DATAIN
wr_data[9] => mem_dq_out[9].DATAIN
wr_data[10] => mem_dq_out[10].DATAIN
wr_data[11] => mem_dq_out[11].DATAIN
wr_data[12] => mem_dq_out[12].DATAIN
wr_data[13] => mem_dq_out[13].DATAIN
wr_data[14] => mem_dq_out[14].DATAIN
wr_data[15] => mem_dq_out[15].DATAIN
rd_req => idle2acti.IN1
rd_req => acti2read.IN1
rw_addr[0] => addr.DATAB
rw_addr[1] => addr.DATAB
rw_addr[2] => addr.DATAB
rw_addr[3] => addr.DATAB
rw_addr[4] => addr.DATAB
rw_addr[5] => addr.DATAB
rw_addr[6] => addr.DATAB
rw_addr[7] => addr.DATAB
rw_addr[8] => addr.DATAB
rw_addr[9] => addr.DATAB
rw_addr[10] => addr.DATAB
rw_addr[11] => addr.DATAB
rw_addr[12] => addr.DATAB
rw_addr[13] => addr.DATAB
rw_addr[14] => addr.DATAB
rw_addr[15] => addr.DATAB
rw_addr[16] => addr.DATAB
rw_addr[17] => addr.DATAB
rw_addr[18] => addr.DATAB
rw_addr[19] => addr.DATAB
rw_addr[20] => addr.DATAB
rw_addr[21] => addr.DATAB
rw_addr[22] => addr.DATAB
rw_addr[23] => bank.DATAB
rw_addr[23] => bank.DATAB
rw_addr[24] => bank.DATAB
rw_addr[24] => bank.DATAB
rd_data[0] <= rd_din[0].DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_din[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_din[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_din[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_din[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_din[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_din[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_din[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_din[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_din[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_din[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_din[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_din[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_din[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_din[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_din[15].DB_MAX_OUTPUT_PORT_TYPE
rd_data_vld <= rd_din_vld2.DB_MAX_OUTPUT_PORT_TYPE
ack <= intf_ack.DB_MAX_OUTPUT_PORT_TYPE
mem_cke <= <VCC>
mem_csn <= command[3].DB_MAX_OUTPUT_PORT_TYPE
mem_rasn <= command[2].DB_MAX_OUTPUT_PORT_TYPE
mem_casn <= command[1].DB_MAX_OUTPUT_PORT_TYPE
mem_wen <= command[0].DB_MAX_OUTPUT_PORT_TYPE
mem_bank[0] <= bank[0].DB_MAX_OUTPUT_PORT_TYPE
mem_bank[1] <= bank[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_in[0] => rd_din[0].DATAIN
mem_dq_in[1] => rd_din[1].DATAIN
mem_dq_in[2] => rd_din[2].DATAIN
mem_dq_in[3] => rd_din[3].DATAIN
mem_dq_in[4] => rd_din[4].DATAIN
mem_dq_in[5] => rd_din[5].DATAIN
mem_dq_in[6] => rd_din[6].DATAIN
mem_dq_in[7] => rd_din[7].DATAIN
mem_dq_in[8] => rd_din[8].DATAIN
mem_dq_in[9] => rd_din[9].DATAIN
mem_dq_in[10] => rd_din[10].DATAIN
mem_dq_in[11] => rd_din[11].DATAIN
mem_dq_in[12] => rd_din[12].DATAIN
mem_dq_in[13] => rd_din[13].DATAIN
mem_dq_in[14] => rd_din[14].DATAIN
mem_dq_in[15] => rd_din[15].DATAIN
mem_dq_out[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_out[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
mem_dq_oe <= dq_out_en.DB_MAX_OUTPUT_PORT_TYPE
mem_dqm[0] <= dq_mask[0].DB_MAX_OUTPUT_PORT_TYPE
mem_dqm[1] <= dq_mask[1].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|adv7123_driver:u_vga_intf
clk => clk.IN1
rst_n => cnt_h[0].ACLR
rst_n => cnt_h[1].ACLR
rst_n => cnt_h[2].ACLR
rst_n => cnt_h[3].ACLR
rst_n => cnt_h[4].ACLR
rst_n => cnt_h[5].ACLR
rst_n => cnt_h[6].ACLR
rst_n => cnt_h[7].ACLR
rst_n => cnt_h[8].ACLR
rst_n => cnt_h[9].ACLR
rst_n => cnt_h[10].ACLR
rst_n => cnt_h[11].ACLR
rst_n => cnt_h[12].ACLR
rst_n => vga_req.ACLR
rst_n => cnt_v[0].ACLR
rst_n => cnt_v[1].ACLR
rst_n => cnt_v[2].ACLR
rst_n => cnt_v[3].ACLR
rst_n => cnt_v[4].ACLR
rst_n => cnt_v[5].ACLR
rst_n => cnt_v[6].ACLR
rst_n => cnt_v[7].ACLR
rst_n => cnt_v[8].ACLR
rst_n => cnt_v[9].ACLR
rst_n => h_vld.ACLR
rst_n => v_vld.ACLR
rst_n => _.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din_vld => din_vld.IN1
req <= vga_req.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= <GND>
vga_b[0] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= <GND>
vga_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component
data[0] => scfifo_m7a1:auto_generated.data[0]
data[1] => scfifo_m7a1:auto_generated.data[1]
data[2] => scfifo_m7a1:auto_generated.data[2]
data[3] => scfifo_m7a1:auto_generated.data[3]
data[4] => scfifo_m7a1:auto_generated.data[4]
data[5] => scfifo_m7a1:auto_generated.data[5]
data[6] => scfifo_m7a1:auto_generated.data[6]
data[7] => scfifo_m7a1:auto_generated.data[7]
data[8] => scfifo_m7a1:auto_generated.data[8]
data[9] => scfifo_m7a1:auto_generated.data[9]
data[10] => scfifo_m7a1:auto_generated.data[10]
data[11] => scfifo_m7a1:auto_generated.data[11]
data[12] => scfifo_m7a1:auto_generated.data[12]
data[13] => scfifo_m7a1:auto_generated.data[13]
data[14] => scfifo_m7a1:auto_generated.data[14]
data[15] => scfifo_m7a1:auto_generated.data[15]
q[0] <= scfifo_m7a1:auto_generated.q[0]
q[1] <= scfifo_m7a1:auto_generated.q[1]
q[2] <= scfifo_m7a1:auto_generated.q[2]
q[3] <= scfifo_m7a1:auto_generated.q[3]
q[4] <= scfifo_m7a1:auto_generated.q[4]
q[5] <= scfifo_m7a1:auto_generated.q[5]
q[6] <= scfifo_m7a1:auto_generated.q[6]
q[7] <= scfifo_m7a1:auto_generated.q[7]
q[8] <= scfifo_m7a1:auto_generated.q[8]
q[9] <= scfifo_m7a1:auto_generated.q[9]
q[10] <= scfifo_m7a1:auto_generated.q[10]
q[11] <= scfifo_m7a1:auto_generated.q[11]
q[12] <= scfifo_m7a1:auto_generated.q[12]
q[13] <= scfifo_m7a1:auto_generated.q[13]
q[14] <= scfifo_m7a1:auto_generated.q[14]
q[15] <= scfifo_m7a1:auto_generated.q[15]
wrreq => scfifo_m7a1:auto_generated.wrreq
rdreq => scfifo_m7a1:auto_generated.rdreq
clock => scfifo_m7a1:auto_generated.clock
aclr => scfifo_m7a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_m7a1:auto_generated.empty
full <= scfifo_m7a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_m7a1:auto_generated.usedw[0]
usedw[1] <= scfifo_m7a1:auto_generated.usedw[1]
usedw[2] <= scfifo_m7a1:auto_generated.usedw[2]
usedw[3] <= scfifo_m7a1:auto_generated.usedw[3]


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated
aclr => a_dpfifo_tda1:dpfifo.aclr
clock => a_dpfifo_tda1:dpfifo.clock
data[0] => a_dpfifo_tda1:dpfifo.data[0]
data[1] => a_dpfifo_tda1:dpfifo.data[1]
data[2] => a_dpfifo_tda1:dpfifo.data[2]
data[3] => a_dpfifo_tda1:dpfifo.data[3]
data[4] => a_dpfifo_tda1:dpfifo.data[4]
data[5] => a_dpfifo_tda1:dpfifo.data[5]
data[6] => a_dpfifo_tda1:dpfifo.data[6]
data[7] => a_dpfifo_tda1:dpfifo.data[7]
data[8] => a_dpfifo_tda1:dpfifo.data[8]
data[9] => a_dpfifo_tda1:dpfifo.data[9]
data[10] => a_dpfifo_tda1:dpfifo.data[10]
data[11] => a_dpfifo_tda1:dpfifo.data[11]
data[12] => a_dpfifo_tda1:dpfifo.data[12]
data[13] => a_dpfifo_tda1:dpfifo.data[13]
data[14] => a_dpfifo_tda1:dpfifo.data[14]
data[15] => a_dpfifo_tda1:dpfifo.data[15]
empty <= a_dpfifo_tda1:dpfifo.empty
full <= a_dpfifo_tda1:dpfifo.full
q[0] <= a_dpfifo_tda1:dpfifo.q[0]
q[1] <= a_dpfifo_tda1:dpfifo.q[1]
q[2] <= a_dpfifo_tda1:dpfifo.q[2]
q[3] <= a_dpfifo_tda1:dpfifo.q[3]
q[4] <= a_dpfifo_tda1:dpfifo.q[4]
q[5] <= a_dpfifo_tda1:dpfifo.q[5]
q[6] <= a_dpfifo_tda1:dpfifo.q[6]
q[7] <= a_dpfifo_tda1:dpfifo.q[7]
q[8] <= a_dpfifo_tda1:dpfifo.q[8]
q[9] <= a_dpfifo_tda1:dpfifo.q[9]
q[10] <= a_dpfifo_tda1:dpfifo.q[10]
q[11] <= a_dpfifo_tda1:dpfifo.q[11]
q[12] <= a_dpfifo_tda1:dpfifo.q[12]
q[13] <= a_dpfifo_tda1:dpfifo.q[13]
q[14] <= a_dpfifo_tda1:dpfifo.q[14]
q[15] <= a_dpfifo_tda1:dpfifo.q[15]
rdreq => a_dpfifo_tda1:dpfifo.rreq
usedw[0] <= a_dpfifo_tda1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_tda1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_tda1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_tda1:dpfifo.usedw[3]
wrreq => a_dpfifo_tda1:dpfifo.wreq


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_d0i1:FIFOram.clock0
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_d0i1:FIFOram.data_a[0]
data[1] => altsyncram_d0i1:FIFOram.data_a[1]
data[2] => altsyncram_d0i1:FIFOram.data_a[2]
data[3] => altsyncram_d0i1:FIFOram.data_a[3]
data[4] => altsyncram_d0i1:FIFOram.data_a[4]
data[5] => altsyncram_d0i1:FIFOram.data_a[5]
data[6] => altsyncram_d0i1:FIFOram.data_a[6]
data[7] => altsyncram_d0i1:FIFOram.data_a[7]
data[8] => altsyncram_d0i1:FIFOram.data_a[8]
data[9] => altsyncram_d0i1:FIFOram.data_a[9]
data[10] => altsyncram_d0i1:FIFOram.data_a[10]
data[11] => altsyncram_d0i1:FIFOram.data_a[11]
data[12] => altsyncram_d0i1:FIFOram.data_a[12]
data[13] => altsyncram_d0i1:FIFOram.data_a[13]
data[14] => altsyncram_d0i1:FIFOram.data_a[14]
data[15] => altsyncram_d0i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_d0i1:FIFOram.q_b[0]
q[1] <= altsyncram_d0i1:FIFOram.q_b[1]
q[2] <= altsyncram_d0i1:FIFOram.q_b[2]
q[3] <= altsyncram_d0i1:FIFOram.q_b[3]
q[4] <= altsyncram_d0i1:FIFOram.q_b[4]
q[5] <= altsyncram_d0i1:FIFOram.q_b[5]
q[6] <= altsyncram_d0i1:FIFOram.q_b[6]
q[7] <= altsyncram_d0i1:FIFOram.q_b[7]
q[8] <= altsyncram_d0i1:FIFOram.q_b[8]
q[9] <= altsyncram_d0i1:FIFOram.q_b[9]
q[10] <= altsyncram_d0i1:FIFOram.q_b[10]
q[11] <= altsyncram_d0i1:FIFOram.q_b[11]
q[12] <= altsyncram_d0i1:FIFOram.q_b[12]
q[13] <= altsyncram_d0i1:FIFOram.q_b[13]
q[14] <= altsyncram_d0i1:FIFOram.q_b[14]
q[15] <= altsyncram_d0i1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_tg7:usedw_counter.q[0]
usedw[1] <= cntr_tg7:usedw_counter.q[1]
usedw[2] <= cntr_tg7:usedw_counter.q[2]
usedw[3] <= cntr_tg7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


