Classic Timing Analyzer report for lab6_2
Tue Nov 29 20:22:01 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'c'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.071 ns                        ; inst2 ; q[2]  ; c          ; --       ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; 171.82 MHz ( period = 5.820 ns ) ; inst1 ; inst2 ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570ZM256C7      ;      ;    ;             ;
; Timing Models                                                       ; Preliminary        ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                   ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.82 MHz ( period = 5.820 ns )               ; inst1 ; inst2 ; c          ; c        ; None                        ; None                      ; 5.012 ns                ;
; N/A   ; 181.29 MHz ( period = 5.516 ns )               ; inst3 ; inst  ; c          ; c        ; None                        ; None                      ; 4.708 ns                ;
; N/A   ; 190.26 MHz ( period = 5.256 ns )               ; inst4 ; inst  ; c          ; c        ; None                        ; None                      ; 4.448 ns                ;
; N/A   ; 238.10 MHz ( period = 4.200 ns )               ; inst1 ; inst  ; c          ; c        ; None                        ; None                      ; 3.392 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst3 ; inst4 ; c          ; c        ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst2 ; inst3 ; c          ; c        ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst  ; inst1 ; c          ; c        ; None                        ; None                      ; 2.337 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst2 ; inst  ; c          ; c        ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst  ; inst  ; c          ; c        ; None                        ; None                      ; 1.273 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 14.071 ns  ; inst2 ; q[2] ; c          ;
; N/A   ; None         ; 13.860 ns  ; inst  ; q[4] ; c          ;
; N/A   ; None         ; 12.178 ns  ; inst3 ; q[1] ; c          ;
; N/A   ; None         ; 11.448 ns  ; inst3 ; si   ; c          ;
; N/A   ; None         ; 11.174 ns  ; inst4 ; si   ; c          ;
; N/A   ; None         ; 10.752 ns  ; inst1 ; q[3] ; c          ;
; N/A   ; None         ; 10.506 ns  ; inst1 ; si   ; c          ;
; N/A   ; None         ; 10.456 ns  ; inst4 ; q[0] ; c          ;
; N/A   ; None         ; 9.077 ns   ; inst2 ; si   ; c          ;
; N/A   ; None         ; 8.255 ns   ; inst  ; si   ; c          ;
+-------+--------------+------------+-------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Nov 29 20:22:01 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6_2 -c lab6_2
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EPM570ZM256C7 are preliminary
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" has Internal fmax of 171.82 MHz between source register "inst1" and destination register "inst2" (period= 5.82 ns)
    Info: + Longest register to register delay is 5.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; REG Node = 'inst1'
        Info: 2: + IC(4.628 ns) + CELL(0.384 ns) = 5.012 ns; Loc. = LC_X4_Y4_N5; Fanout = 3; REG Node = 'inst2'
        Info: Total cell delay = 0.384 ns ( 7.66 % )
        Info: Total interconnect delay = 4.628 ns ( 92.34 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "c" to destination register is 4.184 ns
            Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
            Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X4_Y4_N5; Fanout = 3; REG Node = 'inst2'
            Info: Total cell delay = 2.594 ns ( 62.00 % )
            Info: Total interconnect delay = 1.590 ns ( 38.00 % )
        Info: - Longest clock path from clock "c" to source register is 4.184 ns
            Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
            Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; REG Node = 'inst1'
            Info: Total cell delay = 2.594 ns ( 62.00 % )
            Info: Total interconnect delay = 1.590 ns ( 38.00 % )
    Info: + Micro clock to output delay of source is 0.489 ns
    Info: + Micro setup delay of destination is 0.319 ns
Info: tco from clock "c" to destination pin "q[2]" through register "inst2" is 14.071 ns
    Info: + Longest clock path from clock "c" to source register is 4.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
        Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X4_Y4_N5; Fanout = 3; REG Node = 'inst2'
        Info: Total cell delay = 2.594 ns ( 62.00 % )
        Info: Total interconnect delay = 1.590 ns ( 38.00 % )
    Info: + Micro clock to output delay of source is 0.489 ns
    Info: + Longest register to pin delay is 9.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N5; Fanout = 3; REG Node = 'inst2'
        Info: 2: + IC(7.424 ns) + CELL(1.974 ns) = 9.398 ns; Loc. = PIN_U20; Fanout = 0; PIN Node = 'q[2]'
        Info: Total cell delay = 1.974 ns ( 21.00 % )
        Info: Total interconnect delay = 7.424 ns ( 79.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Tue Nov 29 20:22:01 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


