// Seed: 2404223847
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3, id_4 = 1, id_5;
  logic id_6;
  assign id_4 = id_5;
  logic id_7, id_8;
  assign id_3 = 1'h0 - 1;
endmodule
`timescale 1ps / 1ps
`define pp_3 0
