#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jul  7 23:18:43 2023
# Process ID: 32773
# Current directory: /home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1
# Command line: vivado -log Addition_FPGA.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Addition_FPGA.tcl -notrace
# Log file: /home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA.vdi
# Journal file: /home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/vivado.jou
# Running On: nicholas-desktop, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 33547 MB
#-----------------------------------------------------------
source Addition_FPGA.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.422 ; gain = 0.023 ; free physical = 18151 ; free virtual = 27424
Command: link_design -top Addition_FPGA -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1604.617 ; gain = 0.000 ; free physical = 17904 ; free virtual = 27176
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nicholas/Documents/Vivado/Addition/Addition.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.145 ; gain = 0.000 ; free physical = 17800 ; free virtual = 27073
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.082 ; gain = 431.660 ; free physical = 17795 ; free virtual = 27068
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1847.957 ; gain = 80.875 ; free physical = 17783 ; free virtual = 27055

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dfb9b761

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.746 ; gain = 477.789 ; free physical = 17366 ; free virtual = 26638

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dfb9b761

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2609.566 ; gain = 0.000 ; free physical = 17080 ; free virtual = 26352
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dfb9b761

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2609.566 ; gain = 0.000 ; free physical = 17080 ; free virtual = 26352
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e2ca75ad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2609.566 ; gain = 0.000 ; free physical = 17079 ; free virtual = 26352
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e2ca75ad

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2641.582 ; gain = 32.016 ; free physical = 17079 ; free virtual = 26352
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1842ade2f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2641.582 ; gain = 32.016 ; free physical = 17079 ; free virtual = 26352
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1842ade2f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2641.582 ; gain = 32.016 ; free physical = 17079 ; free virtual = 26352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.582 ; gain = 0.000 ; free physical = 17079 ; free virtual = 26352
Ending Logic Optimization Task | Checksum: 1842ade2f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2641.582 ; gain = 32.016 ; free physical = 17079 ; free virtual = 26352

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1842ade2f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2641.582 ; gain = 0.000 ; free physical = 17079 ; free virtual = 26351

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1842ade2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.582 ; gain = 0.000 ; free physical = 17079 ; free virtual = 26351

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.582 ; gain = 0.000 ; free physical = 17079 ; free virtual = 26351
Ending Netlist Obfuscation Task | Checksum: 1842ade2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.582 ; gain = 0.000 ; free physical = 17079 ; free virtual = 26351
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2641.582 ; gain = 874.500 ; free physical = 17079 ; free virtual = 26351
INFO: [runtcl-4] Executing : report_drc -file Addition_FPGA_drc_opted.rpt -pb Addition_FPGA_drc_opted.pb -rpx Addition_FPGA_drc_opted.rpx
Command: report_drc -file Addition_FPGA_drc_opted.rpt -pb Addition_FPGA_drc_opted.pb -rpx Addition_FPGA_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17061 ; free virtual = 26334
INFO: [Common 17-1381] The checkpoint '/home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17047 ; free virtual = 26319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c60796e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17047 ; free virtual = 26319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17047 ; free virtual = 26319

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e4a706a3

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1d0e76f10

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d0e76f10

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299
Phase 1 Placer Initialization | Checksum: 1d0e76f10

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d0e76f10

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d0e76f10

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d0e76f10

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17026 ; free virtual = 26299

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 19fe53cd9

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26295
Phase 2 Global Placement | Checksum: 19fe53cd9

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26295

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19fe53cd9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26295

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 148b5a10d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26295

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bf31047c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26295

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bf31047c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26295

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fa762991

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17023 ; free virtual = 26296

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17023 ; free virtual = 26296

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17023 ; free virtual = 26296
Phase 3 Detail Placement | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17023 ; free virtual = 26296

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296
Phase 4.3 Placer Reporting | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 94670d33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296
Ending Placer Task | Checksum: 66d555af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17022 ; free virtual = 26296
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 28 Warnings, 26 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Addition_FPGA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17016 ; free virtual = 26289
INFO: [runtcl-4] Executing : report_utilization -file Addition_FPGA_utilization_placed.rpt -pb Addition_FPGA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Addition_FPGA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17008 ; free virtual = 26282
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 17008 ; free virtual = 26282
INFO: [Common 17-1381] The checkpoint '/home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 16990 ; free virtual = 26264
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 28 Warnings, 26 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2729.625 ; gain = 0.000 ; free physical = 16990 ; free virtual = 26264
INFO: [Common 17-1381] The checkpoint '/home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2049c1b8 ConstDB: 0 ShapeSum: 468b93f7 RouteDB: 0
Post Restoration Checksum: NetGraph: 36d8814 | NumContArr: 9c87f2dd | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: b8ffd09e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2782.859 ; gain = 53.234 ; free physical = 16900 ; free virtual = 26174

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b8ffd09e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2782.859 ; gain = 53.234 ; free physical = 16900 ; free virtual = 26174

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b8ffd09e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2782.859 ; gain = 53.234 ; free physical = 16900 ; free virtual = 26174
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21c87a445

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2791.859 ; gain = 62.234 ; free physical = 16892 ; free virtual = 26166
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.621  | TNS=0.000  | WHS=0.006  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25906e430

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16889 ; free virtual = 26163

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25906e430

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16889 ; free virtual = 26163
Phase 3 Initial Routing | Checksum: 196e9675b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.337  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10faa633b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162
Phase 4 Rip-up And Reroute | Checksum: 10faa633b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10faa633b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10faa633b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162
Phase 5 Delay and Skew Optimization | Checksum: 10faa633b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16afcc784

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.430  | TNS=0.000  | WHS=0.310  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 173267454

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162
Phase 6 Post Hold Fix | Checksum: 173267454

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0502272 %
  Global Horizontal Routing Utilization  = 0.0792556 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1870b26dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1870b26dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1607d4abf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.430  | TNS=0.000  | WHS=0.310  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1607d4abf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: ee97cbfb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 28 Warnings, 26 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2793.859 ; gain = 64.234 ; free physical = 16888 ; free virtual = 26162
INFO: [runtcl-4] Executing : report_drc -file Addition_FPGA_drc_routed.rpt -pb Addition_FPGA_drc_routed.pb -rpx Addition_FPGA_drc_routed.rpx
Command: report_drc -file Addition_FPGA_drc_routed.rpt -pb Addition_FPGA_drc_routed.pb -rpx Addition_FPGA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Addition_FPGA_methodology_drc_routed.rpt -pb Addition_FPGA_methodology_drc_routed.pb -rpx Addition_FPGA_methodology_drc_routed.rpx
Command: report_methodology -file Addition_FPGA_methodology_drc_routed.rpt -pb Addition_FPGA_methodology_drc_routed.pb -rpx Addition_FPGA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Addition_FPGA_power_routed.rpt -pb Addition_FPGA_power_summary_routed.pb -rpx Addition_FPGA_power_routed.rpx
Command: report_power -file Addition_FPGA_power_routed.rpt -pb Addition_FPGA_power_summary_routed.pb -rpx Addition_FPGA_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 28 Warnings, 26 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Addition_FPGA_route_status.rpt -pb Addition_FPGA_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Addition_FPGA_timing_summary_routed.rpt -pb Addition_FPGA_timing_summary_routed.pb -rpx Addition_FPGA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Addition_FPGA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Addition_FPGA_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Addition_FPGA_bus_skew_routed.rpt -pb Addition_FPGA_bus_skew_routed.pb -rpx Addition_FPGA_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2909.652 ; gain = 0.000 ; free physical = 16811 ; free virtual = 26086
INFO: [Common 17-1381] The checkpoint '/home/nicholas/Documents/Vivado/Addition/Addition.runs/impl_1/Addition_FPGA_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 23:19:40 2023...
