# XCVE2802-2MSEVSVH1760 At-A-Glance

![amd_logo_1](amd_logo_1.png)

## XCVE2802-2MSEVSVH1760 At-A-Glance

This post is an XCVE2802-2MSEVSVH1760 at-a-glance. This part is featured on the AMD Versal™ AI Edge Series VEK280 Evaluation Kit (EK-VEK280-PP-G) [https://www.xilinx.com/products/boards-and-kits/vek280.html](https://www.xilinx.com/products/boards-and-kits/vek280.html) and lists XCVE2802-2MSEVSVH1760 info and links to key information and documents.

Click [ https://www.centennialsoftwaresolutions.com/post/xcvc1902-1msevsva2197-decoded ] if you need a XCVC1902-1MSEVSVA2197 at-a-glance, This part is featured on the first Versal™ AI Core series evaluation kit (it actually uses a XCVC1902-*<u>2</u>*MSEVSVA2197) 

It includes:

-   XCVE2802-2MSEVSVH1760 <u><span>&nbsp;Ordering Information Decode</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Resources</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Maximum I/O</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>I/O Overview</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Voltage</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Vivado Part Number</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Physical Layout</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>PL System Perspective</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Boot</span></u>
    
-   XCVE2802-2MSEVSVH1760 <u><span>Software Development</span></u>
    

## XCVE2802-2MSEVSVH1760 <u><span> Ordering Information Decode</span></u>

From Figure 3: Versal Device Ordering Information

https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page=35 

![fig_3_versal_device_ordering_info_2](fig_3_versal_device_ordering_info_2.png)

## XCVE2802-2MSEVSVH1760 <u><span>Resources</span></u>

From Table 2: Versal AI Edge Series https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page=3

![table_2_versal_ai_edge_series_3](table_2_versal_ai_edge_series_3.jpg)

## XCVE2802-2MSEVSVH1760 <u><span>Maximum I/O</span></u>

From Table 3: Versal AI Edge Series: Device-Package Combinations and Maximum I/O  https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page=4

![table_3_versal_ai_edge_series_4](table_3_versal_ai_edge_series_4.jpg)

-   XPIO DDR: 186
    
-   XPIO DDR+PL: 300
    
-   HDIO (high-density I/O): 44
    
-   MIO (multiplex I/O): 78
    
    -   [<u><span>https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/Multiplexed-I/O-Signals-and-Pins</span></u>](https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/Multiplexed-I/O-Signals-and-Pins)
    
-   GTY: 0
    
    -   Versal ACAP GTY and GTYP Transceivers Architecture Manual (AM002) @ [<u><span>https://docs.xilinx.com/r/en-US/am002-versal-gty-transceivers</span></u>](https://docs.xilinx.com/r/en-US/am002-versal-gty-transceivers)
        
        -   GTY Description @ [<u><span>https://docs.xilinx.com/r/en-US/am002-versal-gty-transceivers/Features</span></u>](https://docs.xilinx.com/r/en-US/am002-versal-gty-transceivers/Features)
        
    -   26.5625 Max Gb/s, 1.2 Min Gb/s , [<u><span>https://www.xilinx.com/support/documents/data_sheets/ds957-versal-ai-core.pdf#page=58</span></u>](https://www.xilinx.com/support/documents/data_sheets/ds957-versal-ai-core.pdf#page=58)
    
-   GTYP: 32
    

## XCVE2802-2MSEVSVH1760 <u><span>I/O Overview</span></u>

From [https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page%20=28](https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page =28) 

![io_overview_5](io_overview_5.png)

## XCVE2802-2MSEVSVH1760 <u><span>Voltage</span></u>

From: https://www.xilinx.com/support/documents/data_sheets/ds957-versal-ai-core.pdf#page=7 (DS957)

The specified portion of the Vivado design tools device selection code includes speed grade (-3, <u>\-2</u>, -1), operating voltages (HP, MP, MHP, MM, LP, LHP, LLI), temperature grade, (-i, <u>\-e</u>, -m), and maximum static power screen (<u>\-S</u>, -L).

From: https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page=33 (DS950)

![voltage_6](voltage_6.jpg)

## XCVE2802-2MSEVSVH1760 <u><span>Vivado Part Number</span></u>

From Table:  Available Speed Grades and Operating Voltages https://docs.xilinx.com/r/en-US/ds958-versal-ai-edge/Available-Speed-Grades-and-Operating-Voltages 

![vivado_part_number_7](vivado_part_number_7.jpg)

<u>The XCVE2802-2MSEVSVH1760 Vivado Part # is xcve2802-vsvh1760-2MP-e-S (Vivado 2022.1)</u>

![parts_9](C:\Users\gensh\Desktop\New folder\parts_9.png)

![parts_10](C:\Users\gensh\Desktop\New folder\parts_10.png)

![parts_11](C:\Users\gensh\Desktop\New folder\parts_11.png)

![parts_12](C:\Users\gensh\Desktop\New folder\parts_12.png)

![parts_13](C:\Users\gensh\Desktop\New folder\parts_13.png)

\=

## XCVE2802-2MSEVSVH1760 <u><span>Physical Layout</span></u>

From https://docs.xilinx.com/v/u/en-US/ds950-versal-overview#page=12 

![physical_layout_14](physical_layout_14.png)

From https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/PL-Block-Diagram 

## XCVE2802-2MSEVSVH1760 <u><span>PL System Perspective</span></u>

![pl_system_perspective_15](pl_system_perspective_15.png)

## XCVE2802-2MSEVSVH1760 <u><span>Boot</span></u>

https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/Non-Secure-Boot-Flow 

https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/Secure-Boot-Flow 

## XCVE2802-2MSEVSVH1760 <u><span>Software Development</span></u>

https://docs.xilinx.com/r/en-US/ug1304-versal-acap-ssdg 

## <u><span>References To Items Used In This Post</span></u>

Logo from https://library.amd.com/media/ (requires a password)

## <u><span>Related Information</span></u>

### _2023.2 Installation Summary_

![2023_2_installation_summary_16](2023_2_installation_summary_16.png)

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html

AMD Unified Installer for FPGAs & Adaptive SoCs 2023.2 SFD (TAR/GZIP - 103.92 GB)

MD5 SUM Value : 64d64e9b937b6fd5e98b41811c74aab2