
---------- Begin Simulation Statistics ----------
final_tick                               1909129619500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101936                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   102265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23136.90                       # Real time elapsed on the host
host_tick_rate                               82514491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358490953                       # Number of instructions simulated
sim_ops                                    2366101075                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.909130                       # Number of seconds simulated
sim_ticks                                1909129619500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.344877                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              298414416                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           345607553                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30811991                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450980968                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40862866                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       41173492                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          310626                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587064710                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3903688                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901243                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17004218                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535025805                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60336265                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717966                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      177036862                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142508529                       # Number of instructions committed
system.cpu0.commit.committedOps            2144415063                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3445128516                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.622448                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385248                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2408919327     69.92%     69.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    624224084     18.12%     88.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    136404643      3.96%     92.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    142476476      4.14%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45142295      1.31%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16508716      0.48%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3667585      0.11%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7449125      0.22%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60336265      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3445128516                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43218853                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071979289                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668886381                       # Number of loads committed
system.cpu0.commit.membars                    3807643                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807649      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188161722     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670787616     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259538452     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144415063                       # Class of committed instruction
system.cpu0.commit.refs                     930326096                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142508529                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144415063                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.770562                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.770562                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            414425582                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13813780                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           289453517                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2359051804                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1390382763                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1649415618                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17018474                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23321400                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7649715                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587064710                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                397503878                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2092450914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12201112                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2409904428                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               61652538                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154758                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1355614654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339277282                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.635281                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3478892152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.693270                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915041                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1773892235     50.99%     50.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1268891461     36.47%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229484921      6.60%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               164234644      4.72%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32539304      0.94%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5625368      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  415522      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     523      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808174      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3478892152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      314551758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18396353                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               554101146                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.608521                       # Inst execution rate
system.cpu0.iew.exec_refs                  1043038335                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278361610                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              344689405                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            762149830                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910599                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8766512                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280216334                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2321421245                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            764676725                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13748618                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2308390142                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1834353                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5318987                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17018474                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9190760                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34793559                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       148563                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14372                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     11754612                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93263449                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18776619                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14372                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1901854                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16494499                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1008814504                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2282913801                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840938                       # average fanout of values written-back
system.cpu0.iew.wb_producers                848350398                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.601805                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2283148434                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2808968701                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470750970                       # number of integer regfile writes
system.cpu0.ipc                              0.564792                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.564792                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810709      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1248293158     53.76%     53.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650244      0.80%     54.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802473      0.16%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           770639474     33.19%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          276942644     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2322138760                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               114                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2457870                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001058                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 436752     17.77%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    20      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1744154     70.96%     88.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               276940     11.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2320785859                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8125781787                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2282913748                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2498440448                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2315702693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2322138760                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718552                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      177006179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           154365                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           586                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34621132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3478892152                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.667494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853608                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1844759620     53.03%     53.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1108444927     31.86%     84.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          387412258     11.14%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          118454114      3.40%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17592972      0.51%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             849709      0.02%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             943724      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             254426      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             180402      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3478892152                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.612145                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25169497                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3359931                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           762149830                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280216334                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3058                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3793443910                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    24815330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              369543081                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365722918                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13709614                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1406042482                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12455284                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                37555                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2855245690                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2348518666                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1524482839                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1640489251                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19264181                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17018474                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45546524                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               158759917                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2855245646                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        252340                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9223                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27277053                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9215                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5706204981                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4676696589                       # The number of ROB writes
system.cpu0.timesIdled                       45295755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3025                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.661737                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13877425                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16200261                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1710939                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22418146                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            663960                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         672777                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8817                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25606911                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59833                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1900989                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1441569                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20324421                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1812745                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703683                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11785512                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84587979                       # Number of instructions committed
system.cpu1.commit.committedOps              86489167                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    453950200                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190526                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.836982                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    416970076     91.85%     91.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18130780      3.99%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6506457      1.43%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6123308      1.35%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1842153      0.41%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       541811      0.12%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1764168      0.39%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       258702      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1812745      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    453950200                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              975739                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81493763                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23226610                       # Number of loads committed
system.cpu1.commit.membars                    3802061                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802061      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51388138     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25127599     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6171225      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86489167                       # Class of committed instruction
system.cpu1.commit.refs                      31298836                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84587979                       # Number of Instructions Simulated
system.cpu1.committedOps                     86489167                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.417246                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.417246                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            390304387                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               277675                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13221787                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103832317                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17227858                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43251160                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1443572                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               737701                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4146613                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25606911                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14988491                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    437240793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               348930                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     106248043                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           58                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3425902                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055882                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17419768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14541385                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.231864                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         456373590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.236979                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               389636969     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39991486      8.76%     94.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16216853      3.55%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7550565      1.65%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2108451      0.46%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  576007      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  292977      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     272      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           456373590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1860339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1533975                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21901979                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.206128                       # Inst execution rate
system.cpu1.iew.exec_refs                    34032999                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8713421                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              341724967                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26036918                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901901                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1509300                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9261541                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98261052                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25319578                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1378393                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94454658                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1818750                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2728693                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1443572                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6769643                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        50090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          814236                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26754                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2799                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4790                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2810308                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1189315                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2799                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       534992                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        998983                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51355238                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93341909                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824725                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42353928                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203699                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93390445                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119030459                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61394017                       # number of integer regfile writes
system.cpu1.ipc                              0.184596                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184596                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802277      3.97%      3.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57527462     60.03%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27575674     28.77%     92.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6927478      7.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95833051                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2108810                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022005                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 331566     15.72%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1581704     75.00%     90.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               195536      9.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94139568                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         650285806                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93341897                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        110034974                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92556972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95833051                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704080                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11771884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           137332                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           397                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5703871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    456373590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.209988                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654324                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          396209575     86.82%     86.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38762472      8.49%     95.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13220894      2.90%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4341399      0.95%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2694582      0.59%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             401647      0.09%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             490639      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144859      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             107523      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      456373590                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.209136                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13139234                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1695321                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26036918                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9261541                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       458233929                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3360006240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              362901541                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56650019                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12546618                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19634008                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3235762                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44662                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129424891                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101824477                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66633470                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 44063281                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12144318                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1443572                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28301856                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9983451                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       129424879                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29332                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               898                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24593821                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           896                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   550410990                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198983377                       # The number of ROB writes
system.cpu1.timesIdled                          77866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.930260                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10312668                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11467406                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1132494                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17810874                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            535900                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         543416                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7516                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19867074                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35376                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901023                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           912008                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16240581                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1609778                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703758                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        8591227                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70453805                       # Number of instructions committed
system.cpu2.commit.committedOps              72355017                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    428140562                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.168998                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.804036                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    397783793     92.91%     92.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14989167      3.50%     96.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5173048      1.21%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4885097      1.14%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1244984      0.29%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       465995      0.11%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1744572      0.41%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       244128      0.06%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1609778      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    428140562                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818396                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67884882                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19711004                       # Number of loads committed
system.cpu2.commit.membars                    3802085                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802085      5.25%      5.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42284367     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21612027     29.87%     93.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4656394      6.44%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72355017                       # Class of committed instruction
system.cpu2.commit.refs                      26268433                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70453805                       # Number of Instructions Simulated
system.cpu2.committedOps                     72355017                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.119443                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.119443                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            380422665                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               230267                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9857393                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84559356                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13525039                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30610756                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                913318                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               631955                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4368467                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19867074                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12644747                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    414433787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               224190                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      85943080                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                2267612                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046081                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14272614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10848568                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.199340                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         429840245                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.204369                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.639931                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               376519368     87.60%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                31539843      7.34%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13100632      3.05%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5905301      1.37%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1929086      0.45%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  404377      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  441138      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     487      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           429840245                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1297801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              979740                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17416279                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.181664                       # Inst execution rate
system.cpu2.iew.exec_refs                    28264380                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6909292                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              333964959                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             21737555                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1902000                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           952294                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7223456                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           80935964                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21355088                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           864966                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             78322385                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1863537                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2578568                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                913318                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6617678                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39299                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          663811                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        23968                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1555                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5209                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2026551                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       666027                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1555                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       329248                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        650492                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 44295628                       # num instructions consuming a value
system.cpu2.iew.wb_count                     77586844                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.836801                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37066615                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.179958                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      77623906                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                97888088                       # number of integer regfile reads
system.cpu2.int_regfile_writes               51838357                       # number of integer regfile writes
system.cpu2.ipc                              0.163414                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.163414                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802316      4.80%      4.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46851014     59.16%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23471313     29.64%     93.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5062555      6.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              79187351                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2075672                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026212                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 331645     15.98%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1559832     75.15%     91.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               184191      8.87%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77460691                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         590436291                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     77586832                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         89518101                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75231705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 79187351                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5704259                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8580946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           145700                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           501                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3885528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    429840245                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.184225                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.626138                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          380674774     88.56%     88.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31866100      7.41%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10257483      2.39%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3449094      0.80%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2532082      0.59%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             356617      0.08%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             477657      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             129856      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96582      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      429840245                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.183671                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12260573                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1324053                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            21737555                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7223456                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu2.numCycles                       431138046                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3387101579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              354552081                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48045442                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12094938                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15227965                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2966970                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                41462                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104725358                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              83231126                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55504473                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 32206875                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11324316                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                913318                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26912290                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7459031                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104725346                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27716                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               937                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 24876420                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           936                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   507475949                       # The number of ROB reads
system.cpu2.rob.rob_writes                  163598441                       # The number of ROB writes
system.cpu2.timesIdled                          54826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.002344                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7895349                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8399098                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           766601                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14827644                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            414802                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         421198                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6396                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16148872                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14059                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900976                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           576271                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13556421                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1412335                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703657                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        6318276                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60940640                       # Number of instructions committed
system.cpu3.commit.committedOps              62841828                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    371962860                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.168947                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.810797                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    345866199     92.98%     92.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12910647      3.47%     96.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4425576      1.19%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4138268      1.11%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       856576      0.23%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       402128      0.11%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1728316      0.46%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       222815      0.06%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1412335      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    371962860                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669502                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58687263                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414367                       # Number of loads committed
system.cpu3.commit.membars                    3802056                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802056      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36012218     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315343     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3712067      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62841828                       # Class of committed instruction
system.cpu3.commit.refs                      23027422                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60940640                       # Number of Instructions Simulated
system.cpu3.committedOps                     62841828                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.130252                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.130252                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            334858714                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196822                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7568038                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71592176                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10587787                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22829620                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                576960                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               567105                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4299629                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16148872                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10936545                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    360842055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153269                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      72284114                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1534580                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043227                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11543345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8310151                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193490                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         373152710                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.198813                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636656                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               328455150     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                26246095      7.03%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11178341      3.00%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4689289      1.26%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1832555      0.49%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  321565      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  429463      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     242      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           373152710                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         428784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              621785                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14461728                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.180316                       # Inst execution rate
system.cpu3.iew.exec_refs                    24458114                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5785073                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              289442755                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18817390                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1902199                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           617048                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5944881                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69152903                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18673041                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           525103                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67362584                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2028449                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2615734                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                576960                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6826642                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        29365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          506845                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19332                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          599                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1599                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1403023                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       331826                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           599                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       218858                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402927                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38856606                       # num instructions consuming a value
system.cpu3.iew.wb_count                     66922289                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848038                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32951868                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.179137                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      66945958                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83422018                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45157250                       # number of integer regfile writes
system.cpu3.ipc                              0.163125                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.163125                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802257      5.60%      5.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39493798     58.18%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20689392     30.48%     94.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3902094      5.75%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67887687                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2023762                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029810                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 318752     15.75%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1532883     75.74%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               172123      8.51%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66109176                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         511115097                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     66922277                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75464490                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63447580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67887687                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5705323                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        6311074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           163279                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          1666                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2572636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    373152710                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181930                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.626630                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          331070655     88.72%     88.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27615402      7.40%     96.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8342187      2.24%     98.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2776968      0.74%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2393973      0.64%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             315140      0.08%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             442033      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             117599      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              78753      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      373152710                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181721                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11711796                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1098946                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18817390                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5944881                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu3.numCycles                       373581494                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3444659498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              309595546                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42096896                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              11975752                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                12046806                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2881158                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                26904                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             87911033                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70661530                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47686381                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24738812                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11063077                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                576960                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26161434                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 5589485                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        87911021                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33152                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               817                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 24429910                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           816                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   439709472                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139512001                       # The number of ROB writes
system.cpu3.timesIdled                          15140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         14093832                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                92994                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14382243                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                346041                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19331637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38522887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1354767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       279867                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    101823556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7720659                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204503138                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8000526                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14667044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5637707                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13553418                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1069                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            696                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4659940                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4659894                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14667044                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3005                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57849817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57849817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1597737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1597737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19331754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19331754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19331754                       # Request fanout histogram
system.membus.respLayer1.occupancy        99632730619                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65352284264                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                291                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          146                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11597466832.191780                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   74176978155.004974                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          141     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.68%     97.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.68%     97.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.68%     98.63% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.68%     99.32% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.68%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 744253595500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            146                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   215899462000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1693230157500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12580594                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12580594                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12580594                       # number of overall hits
system.cpu2.icache.overall_hits::total       12580594                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        64153                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64153                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        64153                       # number of overall misses
system.cpu2.icache.overall_misses::total        64153                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1584973498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1584973498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1584973498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1584973498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12644747                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12644747                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12644747                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12644747                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005073                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005073                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005073                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005073                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24706.147772                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24706.147772                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24706.147772                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24706.147772                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          669                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    83.625000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61382                       # number of writebacks
system.cpu2.icache.writebacks::total            61382                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2739                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2739                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2739                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2739                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61414                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61414                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1453409998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1453409998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1453409998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1453409998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004857                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004857                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23665.776500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23665.776500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23665.776500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23665.776500                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61382                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12580594                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12580594                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        64153                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64153                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1584973498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1584973498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12644747                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12644747                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005073                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005073                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24706.147772                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24706.147772                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2739                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2739                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1453409998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1453409998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23665.776500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23665.776500                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994424                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12489678                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61382                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           203.474602                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        330585500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994424                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999826                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25350908                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25350908                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20718804                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20718804                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20718804                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20718804                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4461714                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4461714                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4461714                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4461714                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 505032160247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 505032160247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 505032160247                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 505032160247                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25180518                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25180518                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25180518                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25180518                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177189                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177189                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177189                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177189                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113192.409968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113192.409968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113192.409968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113192.409968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3404537                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       660262                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            39958                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5329                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    85.202888                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   123.899794                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1966704                       # number of writebacks
system.cpu2.dcache.writebacks::total          1966704                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3228506                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3228506                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3228506                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3228506                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1233208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1233208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1233208                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1233208                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 128361698508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 128361698508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 128361698508                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 128361698508                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048975                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048975                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048975                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048975                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104087.630398                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104087.630398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104087.630398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104087.630398                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1966704                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17869195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17869195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2655338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2655338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 261203437500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 261203437500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20524533                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20524533                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129374                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129374                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98369.185957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98369.185957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2036876                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2036876                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       618462                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618462                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  54119181000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54119181000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030133                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030133                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 87506.073130                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87506.073130                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2849609                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2849609                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1806376                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1806376                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 243828722747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 243828722747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4655985                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4655985                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387969                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387969                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 134982.264350                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 134982.264350                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1191630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1191630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614746                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614746                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  74242517508                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  74242517508                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132034                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132034                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 120769.419415                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 120769.419415                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          358                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          358                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5393000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5393000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.367491                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.367491                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25927.884615                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25927.884615                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          124                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       875000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       875000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.148410                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.148410                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10416.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10416.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1353500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1353500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.438172                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.438172                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8303.680982                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8303.680982                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1206500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1206500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.427419                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.427419                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7588.050314                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7588.050314                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       275500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       275500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       263500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       263500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154899                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154899                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746124                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746124                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  80440084000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  80440084000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901023                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901023                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392486                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392486                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107810.610569                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107810.610569                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746123                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746123                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  79693960000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  79693960000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392485                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392485                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106810.753723                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106810.753723                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.919399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23853298                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1979151                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.052288                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        330597000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.919399                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.903731                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.903731                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56144137                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56144137                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15375024763.392857                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   84457210347.843307                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          107     95.54%     95.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     96.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     97.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 744253606500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   187126846000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1722002773500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10917966                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10917966                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10917966                       # number of overall hits
system.cpu3.icache.overall_hits::total       10917966                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18579                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18579                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18579                       # number of overall misses
system.cpu3.icache.overall_misses::total        18579                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    516377500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    516377500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    516377500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    516377500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10936545                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10936545                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10936545                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10936545                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001699                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001699                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001699                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001699                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27793.611066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27793.611066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27793.611066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27793.611066                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1240                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    88.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17350                       # number of writebacks
system.cpu3.icache.writebacks::total            17350                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1197                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1197                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17382                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17382                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17382                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17382                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    470075000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    470075000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    470075000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    470075000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001589                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001589                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001589                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001589                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27043.780923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27043.780923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27043.780923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27043.780923                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17350                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10917966                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10917966                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18579                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18579                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    516377500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    516377500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10936545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10936545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001699                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001699                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27793.611066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27793.611066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17382                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17382                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    470075000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    470075000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27043.780923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27043.780923                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994334                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10776512                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17350                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           621.124611                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        336169000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994334                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999823                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21890472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21890472                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17681921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17681921                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17681921                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17681921                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4076176                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4076176                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4076176                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4076176                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 471810827883                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 471810827883                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 471810827883                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 471810827883                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21758097                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21758097                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21758097                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21758097                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.187341                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.187341                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.187341                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.187341                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 115748.394545                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115748.394545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 115748.394545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115748.394545                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3121571                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       498715                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            29807                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3879                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   104.726105                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   128.567930                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697762                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697762                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2973950                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2973950                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2973950                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2973950                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102226                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102226                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102226                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102226                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 115501130888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 115501130888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 115501130888                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 115501130888                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050658                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050658                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050658                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050658                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104788.973303                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104788.973303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104788.973303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104788.973303                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697762                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15588322                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15588322                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2458120                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2458120                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 246692820500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 246692820500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18046442                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18046442                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.136211                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.136211                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100358.330960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100358.330960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1890771                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1890771                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567349                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567349                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51037409500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51037409500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89957.697114                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89957.697114                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2093599                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2093599                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1618056                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1618056                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 225118007383                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 225118007383                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711655                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711655                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.435939                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.435939                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 139128.687377                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 139128.687377                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1083179                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1083179                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534877                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534877                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  64463721388                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  64463721388                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144107                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144107                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120520.645659                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120520.645659                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          254                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5991500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5991500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.451155                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.451155                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23588.582677                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23588.582677                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           78                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138544                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138544                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13339.743590                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13339.743590                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1261500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1261500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7553.892216                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7553.892216                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1116500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1116500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.432361                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.432361                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6849.693252                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6849.693252                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       459000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       459000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       441000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       441000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299481                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299481                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601495                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601495                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  65296295500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  65296295500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900976                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900976                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316414                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316414                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108556.672125                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108556.672125                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601495                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601495                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  64694800500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  64694800500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316414                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316414                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107556.672125                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107556.672125                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.836418                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20683671                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703512                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.141782                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        336180500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.836418                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.901138                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.901138                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49023566                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49023566                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1033972583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1706481181.408182                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       112500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5427322000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1896721948500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12407671000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    339856486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       339856486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    339856486                       # number of overall hits
system.cpu0.icache.overall_hits::total      339856486                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57647392                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57647392                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57647392                       # number of overall misses
system.cpu0.icache.overall_misses::total     57647392                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 782880225497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 782880225497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 782880225497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 782880225497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    397503878                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    397503878                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    397503878                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    397503878                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145023                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145023                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145023                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145023                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13580.496851                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13580.496851                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13580.496851                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13580.496851                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3142                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.283019                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53576582                       # number of writebacks
system.cpu0.icache.writebacks::total         53576582                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4070777                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4070777                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4070777                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4070777                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53576615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53576615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53576615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53576615                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 687147521998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 687147521998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 687147521998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 687147521998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134783                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134783                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134783                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134783                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12825.512063                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12825.512063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12825.512063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12825.512063                       # average overall mshr miss latency
system.cpu0.icache.replacements              53576582                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    339856486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      339856486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57647392                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57647392                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 782880225497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 782880225497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    397503878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    397503878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145023                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145023                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13580.496851                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13580.496851                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4070777                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4070777                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53576615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53576615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 687147521998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 687147521998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134783                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134783                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12825.512063                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12825.512063                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          393431685                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53576582                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.343352                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        848584370                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       848584370                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    921920446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       921920446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    921920446                       # number of overall hits
system.cpu0.dcache.overall_hits::total      921920446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     54971941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54971941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     54971941                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54971941                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1532576606506                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1532576606506                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1532576606506                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1532576606506                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    976892387                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    976892387                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    976892387                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    976892387                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056272                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056272                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056272                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056272                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27879.252190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27879.252190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27879.252190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27879.252190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12916461                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1167855                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           192396                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11005                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.134769                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   106.120400                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42710117                       # number of writebacks
system.cpu0.dcache.writebacks::total         42710117                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12937048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12937048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12937048                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12937048                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42034893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42034893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42034893                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42034893                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 759523297029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 759523297029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 759523297029                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 759523297029                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043029                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043029                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043029                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043029                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18068.876660                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18068.876660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18068.876660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18068.876660                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42710117                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    674981633                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      674981633                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42378332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42378332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1028519330500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1028519330500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    717359965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    717359965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059075                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059075                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24269.934232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24269.934232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7554775                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7554775                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34823557                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34823557                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 575373312500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 575373312500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16522.531357                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16522.531357                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246938813                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246938813                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12593609                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12593609                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 504057276006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 504057276006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259532422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259532422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048524                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048524                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40024.847207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40024.847207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5382273                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5382273                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7211336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7211336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 184149984529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 184149984529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027786                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027786                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25536.181441                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25536.181441                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3266                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3266                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     19887000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     19887000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.468684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.468684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6902.811524                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6902.811524                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2848                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2848                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005368                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005368                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41681.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41681.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2908500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2908500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6046                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6046                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047635                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047635                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10098.958333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10098.958333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          282                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          282                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2627500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2627500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046642                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046642                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9317.375887                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9317.375887                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210184                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210184                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72919690000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72919690000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901243                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901243                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363477                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363477                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 105518.761784                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 105518.761784                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  72228631000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  72228631000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363477                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363477                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 104518.761784                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 104518.761784                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929549                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          965865999                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42725636                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.606240                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929549                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2000337314                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2000337314                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            53389536                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40277778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               86019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              378387                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               54928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              337978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              307017                       # number of demand (read+write) hits
system.l2.demand_hits::total                 94846577                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           53389536                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40277778                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              86019                       # number of overall hits
system.l2.overall_hits::.cpu1.data             378387                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              54928                       # number of overall hits
system.l2.overall_hits::.cpu2.data             337978                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14934                       # number of overall hits
system.l2.overall_hits::.cpu3.data             307017                       # number of overall hits
system.l2.overall_hits::total                94846577                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            187077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2429118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1710556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1628371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2448                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1390603                       # number of demand (read+write) misses
system.l2.demand_misses::total                7364142                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           187077                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2429118                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9483                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1710556                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6486                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1628371                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2448                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1390603                       # number of overall misses
system.l2.overall_misses::total               7364142                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15911367973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 268359726934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    992603971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 209836075834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    726142951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 200168431391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    269451491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 173122089487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     869385890032                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15911367973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 268359726934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    992603971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 209836075834                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    726142951                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 200168431391                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    269451491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 173122089487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    869385890032                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53576613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42706896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           95502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2088943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1966349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1697620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102210719                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53576613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42706896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          95502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2088943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1966349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1697620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102210719                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.056879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.099296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.105611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.828119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.140835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.819149                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072049                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.056879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.099296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.105611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.828119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.140835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.819149                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072049                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85052.507647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110476.200388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104671.936202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122671.269362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 111955.434937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122925.568799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 110070.053513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124494.258596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118056.643942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85052.507647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110476.200388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104671.936202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122671.269362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 111955.434937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122925.568799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 110070.053513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124494.258596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118056.643942                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1384628                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     35422                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.089492                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11426943                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5637708                       # number of writebacks
system.l2.writebacks::total                   5637708                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         313490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            622                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         120070                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            577                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         107592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          97333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              640462                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        313490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           622                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        120070                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           577                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        107592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         97333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             640462                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       186672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2115628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1590486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1520779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1293270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6723680                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       186672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2115628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1590486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1520779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1293270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12952937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19676617                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14013291981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 218781614619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    854688976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 179743680943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    623535959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 171792507960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    220068992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 147916536064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 733945925494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14013291981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 218781614619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    854688976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 179743680943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    623535959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 171792507960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    220068992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 147916536064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1255622468058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1989568393552                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.049538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.092783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.761383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.096216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.773402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.119376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.761814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065783                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.049538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.092783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.761383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.096216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.773402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.119376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.761814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75069.062211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103412.137965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96455.137795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113011.796987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 105523.093417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112963.493026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 106057.345542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114374.056511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109158.366474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75069.062211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103412.137965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96455.137795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113011.796987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 105523.093417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112963.493026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 106057.345542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114374.056511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96937.279017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101113.336381                       # average overall mshr miss latency
system.l2.replacements                       26797114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12423783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12423783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12423783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12423783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     89268795                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         89268795                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     89268795                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     89268795                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12952937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12952937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1255622468058                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1255622468058                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96937.279017                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96937.279017                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                136                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.927711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.575000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.516129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.715789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4292.207792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2430.147059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1531500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       403500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       461999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       321000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2717999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.927711                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.575000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.516129                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.715789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19889.610390                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20175                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20086.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19985.286765                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.791667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.774194                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.862069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.529412                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.746988                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       503500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       359000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.791667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.774194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.862069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.529412                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.746988                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19956.140351                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20270.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20052.419355                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6397255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           144854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           138913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           132198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6813220                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1511161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1262937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1209529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         998675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4982302                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 174926978706                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 156006624151                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 149684182473                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 125322046722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  605939832052                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7908416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11795522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.191083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.896983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.883101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115756.678942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123526.845877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 123754.107982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125488.318744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121618.447066                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       164251                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        66043                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        60121                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        56287                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           346702                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1346910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1196894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1149408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       942388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4635600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 145366498398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 135828641325                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 130526734844                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 108549146907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 520271021474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.170313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.852397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.833328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107925.918137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113484.269555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113559.967256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115185.196445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112233.803925                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      53389536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         86019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         54928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           53545417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       187077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           205494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15911367973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    992603971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    726142951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    269451491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17899566386                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53576613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        95502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53750911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.099296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.105611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.140835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85052.507647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104671.936202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 111955.434937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 110070.053513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87105.056041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          405                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          622                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          577                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          373                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1977                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       186672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       203517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14013291981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    854688976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    623535959                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    220068992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15711585908                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.092783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.096216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.119376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75069.062211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96455.137795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 105523.093417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 106057.345542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77200.361189                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33880523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       233533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       199065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       174819                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34487940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       917957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       447619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       418842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       391928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2176346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  93432748228                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53829451683                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50484248918                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47800042765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 245546491594                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34798480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       681152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36664286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.677840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.691540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101783.360471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120257.298468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120532.919139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121961.285657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112825.116776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       149239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        54027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        47471                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        41046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       291783                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       768718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       393592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       371371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       350882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1884563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73415116221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43915039618                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41265773116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39367389157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 197963318112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.577833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.601014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.619116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95503.313596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111575.031042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111117.381583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112195.522019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105044.680444                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          192                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               280                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3096                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          514                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          349                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          213                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            4172                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     71998450                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15789942                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     16731406                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      9709445                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    114229243                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3288                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          565                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          375                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          224                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4452                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.941606                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.909735                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.930667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.950893                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.937107                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23255.313307                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30719.731518                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 47940.991404                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 45584.248826                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27379.971956                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          734                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          178                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1190                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2362                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          336                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2982                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     47097423                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6769966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3585473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2350965                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     59803827                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.718370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.594690                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.461333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.495536                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.669811                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19939.637172                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20148.708333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20725.277457                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21179.864865                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20054.938632                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   215866360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26798561                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.055147                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.890724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.536784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.360315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.369758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.013840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.336664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.275865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.179981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1658063473                       # Number of tag accesses
system.l2.tags.data_accesses               1658063473                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11947008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     135927168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        567104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     102188736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        378176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      97718400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        132800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      83135936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    804928704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1236924032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11947008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       567104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       378176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       132800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13025088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    360813248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       360813248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         186672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2123862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1596699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1526850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1298999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12577011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19326938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5637707                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5637707                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6257830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         71198501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           297048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         53526348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           198088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         51184791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            69560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         43546512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    421620772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             647899451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6257830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       297048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       198088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        69560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6822527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188993583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188993583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188993583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6257830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        71198501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          297048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        53526348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          198088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        51184791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           69560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        43546512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    421620772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            836893034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5571268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    186672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2042330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1576471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1498115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1262770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12551374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009325014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       344155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       344155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30913915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5259558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19326938                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5637707                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19326938                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5637707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 192361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66439                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1003113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            996861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1077946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1441300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1267756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1431965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1399236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1218379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1244624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1152100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1429388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1124969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1106201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1080499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1033752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1126488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            302020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            389168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            432801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            432463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            382259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            386640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            357573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           364141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           359746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           312988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 951659465691                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                95672885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1310432784441                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49735.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68485.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14077766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2790809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19326938                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5637707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1655392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1860184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2193060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2105910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2130172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2017825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1717706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1445453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1118061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  773494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 624805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 544876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 346706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 236300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 154054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  92693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  64584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 193595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 276980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 335319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 368251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 381980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 386564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 388172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 393388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 382543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 378725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 371028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 362415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 357227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 360052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  61496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  31493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  17110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  17711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  18116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7837232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.751035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.811955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.646606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2377145     30.33%     30.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3926486     50.10%     80.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       645337      8.23%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       433942      5.54%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       132283      1.69%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65791      0.84%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49248      0.63%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31622      0.40%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       175378      2.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7837232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       344155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.598681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.209272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    525.234039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       344154    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        344155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       344155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           316737     92.03%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1238      0.36%     92.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18815      5.47%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4880      1.42%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1641      0.48%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              549      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              182      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        344155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1224612928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12311104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               356559168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1236924032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            360813248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       641.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    647.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1909129611500                       # Total gap between requests
system.mem_ctrls.avgGap                      76473.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11947008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    130709120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       567104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    100894144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       378176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     95879360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       132800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     80817280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    803287936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    356559168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6257829.682161086239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68465293.642153352499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 297048.452974358108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 52848241.926299437881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 198088.173865870922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 50221503.569312781096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 69560.494292043019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 42332002.591403931379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 420761339.510504603386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186765300.982225954533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       186672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2123862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1596699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1526850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1298999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12577011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5637707                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6287702393                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 131036820678                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    479261259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 113099556642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    372665204                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 108131421424                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    132047909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  93883576980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 857009731952                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45763658015113                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33683.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61697.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54086.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70833.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     63067.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70819.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     63637.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72273.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68140.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8117423.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27818439600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14785839915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         66387869940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14354029080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150704810880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298827184830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     481461828960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1054340003205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.262137                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1248277682593                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63749920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 597102016907                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28139446860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14956455525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         70233009840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14727828060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150704810880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     490420684620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     320119934400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1089302170185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.575282                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 826755159864                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63749920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1018624539636                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14115027222.689075                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   81991058088.526062                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          114     95.80%     95.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     96.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 744254249000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   229441380000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1679688239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14880606                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14880606                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14880606                       # number of overall hits
system.cpu1.icache.overall_hits::total       14880606                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       107885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        107885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       107885                       # number of overall misses
system.cpu1.icache.overall_misses::total       107885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2370569999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2370569999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2370569999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2370569999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14988491                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14988491                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14988491                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14988491                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007198                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007198                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007198                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007198                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21973.119516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21973.119516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21973.119516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21973.119516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.375000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        95470                       # number of writebacks
system.cpu1.icache.writebacks::total            95470                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12383                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12383                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12383                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12383                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        95502                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        95502                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        95502                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        95502                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2118563999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2118563999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2118563999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2118563999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006372                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006372                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006372                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006372                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22183.451645                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22183.451645                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22183.451645                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22183.451645                       # average overall mshr miss latency
system.cpu1.icache.replacements                 95470                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14880606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14880606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       107885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       107885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2370569999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2370569999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14988491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14988491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21973.119516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21973.119516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12383                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12383                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        95502                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        95502                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2118563999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2118563999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22183.451645                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22183.451645                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994469                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14694256                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            95470                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.914905                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324489000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994469                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30072484                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30072484                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25648522                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25648522                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25648522                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25648522                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4828097                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4828097                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4828097                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4828097                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 541684848433                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 541684848433                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 541684848433                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 541684848433                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30476619                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30476619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30476619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30476619                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158420                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 112194.276220                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112194.276220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 112194.276220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112194.276220                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4450875                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       633358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52893                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5457                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.148659                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   116.063405                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2089499                       # number of writebacks
system.cpu1.dcache.writebacks::total          2089499                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3497037                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3497037                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3497037                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3497037                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1331060                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1331060                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1331060                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1331060                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 136237700126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 136237700126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 136237700126                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 136237700126                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043675                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043675                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043675                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043675                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102352.786596                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102352.786596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102352.786596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102352.786596                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2089499                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21439633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21439633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2866175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2866175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 280828689500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 280828689500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24305808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24305808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97980.301098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97980.301098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2184451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2184451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       681724                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       681724                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  57981078500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  57981078500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85050.663465                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85050.663465                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4208889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4208889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1961922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1961922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 260856158933                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 260856158933                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6170811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6170811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.317936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.317936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 132959.495297                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 132959.495297                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1312586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1312586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       649336                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       649336                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78256621626                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78256621626                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120517.916188                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120517.916188                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4766000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4766000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364839                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364839                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24694.300518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24694.300518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           62                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       699000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       699000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.117202                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.117202                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11274.193548                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11274.193548                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          180                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1426500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1426500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.468750                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.468750                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         7925                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7925                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1261500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1261500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.468750                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.468750                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7008.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7008.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       381000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       381000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       366000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       366000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124987                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124987                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776002                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776002                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  82965278500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  82965278500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1900989                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1900989                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408210                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408210                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106913.743135                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106913.743135                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776002                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776002                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  82189276500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  82189276500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408210                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408210                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105913.743135                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105913.743135                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.498235                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28880055                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2106883                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.707479                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324500500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.498235                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921820                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921820                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66863954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66863954                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1909129619500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90417761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18061491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     89791063                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21159406                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20638283                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           738                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1848                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11843953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11843952                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53750913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36666849                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4452                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4452                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    160729809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128146725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       286474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6286402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       184210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5913084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5099644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             306698462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6857804416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5466688832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12222208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267420864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7858944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251715328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2222848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217304512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13083237952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47487961                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364081920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        149712472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069498                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309668                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              140759841     94.02%     94.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8217612      5.49%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 185420      0.12%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 382796      0.26%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 166098      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    705      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          149712472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       204476302124                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2971427283                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          92474223                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2557515512                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26287017                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64094685571                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80496618558                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3163090257                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         143655596                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            45018                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2050770998500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 552234                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750260                       # Number of bytes of host memory used
host_op_rate                                   553979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4917.71                       # Real time elapsed on the host
host_tick_rate                               28802307                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715728375                       # Number of instructions simulated
sim_ops                                    2724308983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.141641                       # Number of seconds simulated
sim_ticks                                141641379000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.874782                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20373785                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21936832                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3662595                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37432995                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             47922                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          72016                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           24094                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40473518                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12629                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6771                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2772889                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19632097                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5733204                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         810917                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58293352                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92612008                       # Number of instructions committed
system.cpu0.commit.committedOps              93010831                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    250806916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.370846                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.390646                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    220064054     87.74%     87.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16335398      6.51%     94.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3315133      1.32%     95.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2333437      0.93%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       785389      0.31%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       521060      0.21%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       602319      0.24%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1116922      0.45%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5733204      2.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    250806916                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84330                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91133745                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21374608                       # Number of loads committed
system.cpu0.commit.membars                     599833                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       600598      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67820568     72.92%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8026      0.01%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21380751     22.99%     96.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3195047      3.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93010831                       # Class of committed instruction
system.cpu0.commit.refs                      24576762                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92612008                       # Number of Instructions Simulated
system.cpu0.committedOps                     93010831                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.936127                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.936127                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            155760949                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               894114                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17521712                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165205247                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                17820551                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81823846                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2776133                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2754524                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3232305                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40473518                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11699183                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    241431774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               179273                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          285                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     190521082                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          117                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7331702                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148843                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16315695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20421707                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.700650                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         261413784                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.734765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.992538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               141667823     54.19%     54.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67373688     25.77%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38023444     14.55%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11765356      4.50%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  953972      0.36%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  888907      0.34%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  391050      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   42103      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  307441      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           261413784                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3098                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2260                       # number of floating regfile writes
system.cpu0.idleCycles                       10506849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3027593                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26999637                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.489274                       # Inst execution rate
system.cpu0.iew.exec_refs                    38209183                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3293586                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               81010396                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35123203                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            352400                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1791642                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3464235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151204411                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34915597                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3058142                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133043656                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                650323                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11001959                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2776133                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12138439                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       829987                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           63551                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          430                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13748595                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       262081                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           445                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       952945                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2074648                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 99557290                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126125997                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.798841                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79530412                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.463834                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126448818                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170660860                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95836724                       # number of integer regfile writes
system.cpu0.ipc                              0.340585                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.340585                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           603482      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96198182     70.68%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8403      0.01%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2285      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1545      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35994840     26.45%     97.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3290902      2.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            704      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136101798                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3733                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7437                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3630                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3735                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1594546                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011716                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 898428     56.34%     56.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     56.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                658233     41.28%     97.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37794      2.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137089129                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         535778379                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126122367                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        209394696                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150090039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136101798                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1114372                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58193582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           573890                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        303455                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28854477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    261413784                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.520637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.112130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          191806446     73.37%     73.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36564475     13.99%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16218510      6.20%     93.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7590887      2.90%     96.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5472122      2.09%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1395478      0.53%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1274854      0.49%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             915456      0.35%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             175556      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      261413784                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.500520                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           706964                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           87220                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35123203                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3464235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6817                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       271920633                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11362143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              111111708                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69828682                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2649351                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                21874433                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22542724                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               749813                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            204802383                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             158977321                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121757176                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79823610                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2031923                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2776133                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28397167                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                51928498                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3164                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       204799219                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      17430733                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            340103                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11465013                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        340132                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   396343900                       # The number of ROB reads
system.cpu0.rob.rob_writes                  313247840                       # The number of ROB writes
system.cpu0.timesIdled                         126151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.130323                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19716969                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20299499                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3506549                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35701970                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             22148                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          29096                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6948                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38642273                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2178                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6451                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2672036                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18892092                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5656334                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         539524                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58058414                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            89097470                       # Number of instructions committed
system.cpu1.commit.committedOps              89362682                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    236539594                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.377792                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.415307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    207723866     87.82%     87.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15194299      6.42%     94.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2879583      1.22%     95.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2169792      0.92%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       724887      0.31%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       498570      0.21%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       589070      0.25%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1103193      0.47%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5656334      2.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    236539594                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28680                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87690868                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20695992                       # Number of loads committed
system.cpu1.commit.membars                     399341                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       399341      0.45%      0.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65723982     73.55%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            209      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.99% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20702443     23.17%     97.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2536325      2.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89362682                       # Class of committed instruction
system.cpu1.commit.refs                      23238768                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   89097470                       # Number of Instructions Simulated
system.cpu1.committedOps                     89362682                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.801991                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.801991                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            146175482                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               838391                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17173615                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161217085                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15143179                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79962854                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2673835                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2669173                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3121157                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38642273                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10814999                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    230515372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               155104                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     183739766                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                7016696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154786                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13052784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19739117                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.735989                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         247076507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.747329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.971317                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               130859528     52.96%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65423042     26.48%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37209515     15.06%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11469920      4.64%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  889148      0.36%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  828560      0.34%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  221810      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   34411      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  140573      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           247076507                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2573789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2923961                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26280167                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.517915                       # Inst execution rate
system.cpu1.iew.exec_refs                    36754050                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2624444                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               80415659                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34424996                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            209232                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1772458                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2715251                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147325606                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34129606                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3049070                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            129297540                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                647107                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9691528                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2673835                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10830228                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       777425                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           51083                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          129                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13729004                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       172475                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       940388                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1983573                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98048393                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122509938                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.797149                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78159220                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.490726                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122826280                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               165513483                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93704862                       # number of integer regfile writes
system.cpu1.ipc                              0.356889                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.356889                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           401036      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             94091876     71.10%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 269      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35233013     26.62%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2620034      1.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132346610                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1527564                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011542                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 892457     58.42%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                631798     41.36%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3309      0.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133473138                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         513874714                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122509938                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205288661                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146633293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132346610                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             692313                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57962924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           577423                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        152789                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     28706839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    247076507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.535650                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.128936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          180041274     72.87%     72.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34531628     13.98%     86.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16021089      6.48%     93.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7417948      3.00%     96.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5400071      2.19%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1318620      0.53%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1265557      0.51%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             910326      0.37%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             169994      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      247076507                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.530128                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           555361                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           58568                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34424996                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2715251                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1695                       # number of misc regfile reads
system.cpu1.numCycles                       249650296                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    33556346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              109188867                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67683426                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2627693                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19130338                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              22283638                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               743245                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199494949                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155115777                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119531657                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77910582                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1116590                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2673835                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27151821                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51848231                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199494949                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      11021064                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            201224                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11054679                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        201266                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   378294060                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305411693                       # The number of ROB writes
system.cpu1.timesIdled                          26127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.976933                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19310747                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            19912722                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3424469                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34703398                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20290                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          27101                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6811                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37614180                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2058                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6363                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2621842                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18541423                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5610575                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         340363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57573805                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87576577                       # Number of instructions committed
system.cpu2.commit.committedOps              87742303                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230912030                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.379982                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.424621                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    202945457     87.89%     87.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14673030      6.35%     94.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2708843      1.17%     95.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2089993      0.91%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       714009      0.31%     96.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       489928      0.21%     96.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       570033      0.25%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1110162      0.48%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5610575      2.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230912030                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28632                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86235681                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20301568                       # Number of loads committed
system.cpu2.commit.membars                     250139                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250139      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64786223     73.84%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            253      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20307931     23.14%     97.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2397375      2.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87742303                       # Class of committed instruction
system.cpu2.commit.refs                      22705306                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87576577                       # Number of Instructions Simulated
system.cpu2.committedOps                     87742303                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.786086                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.786086                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            141389787                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               806419                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17011484                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             158967394                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14803366                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 79507736                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2623525                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2668101                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3018660                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   37614180                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10420352                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    225284342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               137074                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180326010                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6852304                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.154159                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12632488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19331037                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.739053                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         241343074                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.748819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.956552                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               126733589     52.51%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64795858     26.85%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36747541     15.23%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11214659      4.65%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  860180      0.36%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  810147      0.34%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   61241      0.03%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   30311      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   89548      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           241343074                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2652837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2870910                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25869427                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.522250                       # Inst execution rate
system.cpu2.iew.exec_refs                    36135171                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2483738                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               81275464                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33894414                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            110178                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1802600                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2524949                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145222704                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33651433                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3051738                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127426944                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                652463                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9322066                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2623525                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10464634                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       782079                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           49834                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13592846                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       121211                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           135                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       935257                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1935653                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 96879163                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120660100                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.797414                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77252760                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.494517                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     120972932                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163080598                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92503072                       # number of integer regfile writes
system.cpu2.ipc                              0.358926                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.358926                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           251714      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92985705     71.27%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 284      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34761382     26.64%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2479215      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130478682                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1529281                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011721                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 898039     58.72%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     58.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                630016     41.20%     99.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1226      0.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131756249                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         504404200                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120660100                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        202703237                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 144821132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130478682                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             401572                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57480401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           574481                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         61209                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     28472476                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    241343074                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.540636                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.134453                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          175430087     72.69%     72.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33741984     13.98%     86.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15932555      6.60%     93.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7294161      3.02%     96.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5320720      2.20%     98.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1282859      0.53%     99.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1262059      0.52%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             909616      0.38%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             169033      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      241343074                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.534758                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           415943                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           32227                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33894414                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2524949                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1575                       # number of misc regfile reads
system.cpu2.numCycles                       243995911                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    39211274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              109725065                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66652060                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2623145                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18728728                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              21765038                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               757615                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            196762012                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153013892                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118179875                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77417065                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                884061                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2623525                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26339305                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51527815                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       196762012                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6509386                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             99496                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10737320                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         99488                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   370608580                       # The number of ROB reads
system.cpu2.rob.rob_writes                  301095176                       # The number of ROB writes
system.cpu2.timesIdled                          26321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.359251                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19363762                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20306118                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3507155                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34942160                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21265                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27143                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5878                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37841051                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2179                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6435                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2662094                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18610913                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5671270                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57850872                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87951367                       # Number of instructions committed
system.cpu3.commit.committedOps              88092092                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    231005685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.381342                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.424994                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    202822312     87.80%     87.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14738513      6.38%     94.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2827472      1.22%     95.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2162032      0.94%     96.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       703898      0.30%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       482265      0.21%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       569999      0.25%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1027924      0.44%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5671270      2.46%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    231005685                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28764                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86620364                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20291485                       # Number of loads committed
system.cpu3.commit.membars                     212524                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212524      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        65138686     73.94%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            237      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20297920     23.04%     97.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2442343      2.77%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         88092092                       # Class of committed instruction
system.cpu3.commit.refs                      22740263                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87951367                       # Number of Instructions Simulated
system.cpu3.committedOps                     88092092                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.774392                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.774392                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            140919087                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               848661                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17045124                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             159617981                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15082898                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79775470                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2663920                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2734378                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3023609                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37841051                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10477740                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    225204792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               132923                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     181364088                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                7017962                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.155079                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12751105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19385027                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.743260                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         241464984                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.753083                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.960302                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               126261676     52.29%     52.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65261500     27.03%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36665203     15.18%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11308539      4.68%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  924677      0.38%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  817282      0.34%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  121802      0.05%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   24602      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   79703      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           241464984                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2546548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2910657                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25995535                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.524756                       # Inst execution rate
system.cpu3.iew.exec_refs                    36232750                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2527844                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80960598                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33971989                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            110939                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1793560                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2581078                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145848208                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33704906                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3053131                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            128046456                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                647948                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9512756                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2663920                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10653189                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       779875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           49497                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13680504                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       132300                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       932391                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1978266                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97138338                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121230737                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.797604                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77477880                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.496824                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121545813                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163913680                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92928778                       # number of integer regfile writes
system.cpu3.ipc                              0.360439                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.360439                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214257      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93570127     71.37%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 243      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34791287     26.54%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2523291      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             131099587                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1533106                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011694                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 899196     58.65%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                631314     41.18%     99.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2596      0.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132418436                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         505766267                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121230737                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        203604436                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 145484176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                131099587                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             364032                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57756116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           569003                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         73479                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     28534400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    241464984                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.542934                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.135900                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          175289674     72.59%     72.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33724430     13.97%     86.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16148116      6.69%     93.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7367664      3.05%     96.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5295581      2.19%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1290515      0.53%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1271972      0.53%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             907054      0.38%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             169978      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      241464984                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.537268                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           324899                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           32642                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33971989                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2581078                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1733                       # number of misc regfile reads
system.cpu3.numCycles                       244011532                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    39194456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              109752117                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66912677                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2628141                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19034862                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              22194323                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               752844                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            197710548                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153682010                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118750058                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77661424                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1020005                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2663920                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26909432                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                51837381                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       197710548                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5443229                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            101312                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10697442                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        101301                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   371266238                       # The number of ROB reads
system.cpu3.rob.rob_writes                  302377460                       # The number of ROB writes
system.cpu3.timesIdled                          25606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         13877904                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               538414                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15585439                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             626641                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                345569                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17337143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33619313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2929643                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1280779                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10852152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8218086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23375160                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9498865                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17112814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       900002                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15382983                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            39211                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11644                       # Transaction distribution
system.membus.trans_dist::ReadExReq            171916                       # Transaction distribution
system.membus.trans_dist::ReadExResp           171292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17112814                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           739                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50903419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50903419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1163783168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1163783168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            45688                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17336324                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17336324    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17336324                       # Request fanout histogram
system.membus.respLayer1.occupancy        88400853185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             62.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42224999092                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1768                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          885                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    22196458.192090                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   108876343.695346                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          885    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1659970500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            885                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   121997513500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19643865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10392902                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10392902                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10392902                       # number of overall hits
system.cpu2.icache.overall_hits::total       10392902                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27450                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27450                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27450                       # number of overall misses
system.cpu2.icache.overall_misses::total        27450                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2035370999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2035370999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2035370999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2035370999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10420352                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10420352                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10420352                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10420352                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002634                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002634                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002634                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002634                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74148.305974                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74148.305974                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74148.305974                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74148.305974                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3175                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.254902                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25544                       # number of writebacks
system.cpu2.icache.writebacks::total            25544                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1906                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1906                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1906                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1906                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25544                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25544                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25544                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25544                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1884208499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1884208499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1884208499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1884208499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002451                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002451                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002451                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002451                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73763.251605                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73763.251605                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73763.251605                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73763.251605                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25544                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10392902                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10392902                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27450                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27450                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2035370999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2035370999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10420352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10420352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002634                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002634                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74148.305974                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74148.305974                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1906                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1906                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25544                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25544                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1884208499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1884208499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002451                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002451                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73763.251605                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73763.251605                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10570776                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25576                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           413.308414                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20866248                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20866248                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22290821                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22290821                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22290821                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22290821                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      9632599                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9632599                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      9632599                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9632599                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 794141635840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 794141635840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 794141635840                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 794141635840                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31923420                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31923420                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31923420                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31923420                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.301741                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.301741                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.301741                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.301741                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82443.132517                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82443.132517                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82443.132517                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82443.132517                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     47628087                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        50564                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           825377                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            690                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.704645                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.281159                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2663751                       # number of writebacks
system.cpu2.dcache.writebacks::total          2663751                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      6940856                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      6940856                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      6940856                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      6940856                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2691743                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2691743                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2691743                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2691743                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 249990787326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 249990787326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 249990787326                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 249990787326                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084319                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084319                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084319                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084319                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 92873.200497                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92873.200497                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 92873.200497                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92873.200497                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2663740                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20584214                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20584214                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9024117                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9024117                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 734088518000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 734088518000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29608331                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29608331                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.304783                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.304783                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81347.406954                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81347.406954                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6415657                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6415657                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2608460                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2608460                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 243530711000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 243530711000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088099                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088099                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 93361.872906                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93361.872906                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1706607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1706607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       608482                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       608482                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  60053117840                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60053117840                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2315089                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2315089                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.262833                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.262833                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 98693.334955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98693.334955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       525199                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       525199                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83283                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83283                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6460076326                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6460076326                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035974                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035974                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77567.766843                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77567.766843                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        81969                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        81969                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1432                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1432                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     51932000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     51932000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.017170                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017170                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36265.363128                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36265.363128                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          535                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          535                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          897                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18052000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18052000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010755                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010755                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20124.860647                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20124.860647                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        78929                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        78929                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3236                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3236                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     26220500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     26220500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82165                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82165                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.039384                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.039384                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8102.750309                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8102.750309                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     23205500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     23205500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.038435                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.038435                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7348.163395                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7348.163395                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3998000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3998000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3855000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3855000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1299                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1299                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5064                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5064                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    117038000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    117038000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6363                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6363                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.795851                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.795851                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23111.769352                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23111.769352                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5063                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5063                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    111974000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    111974000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.795694                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.795694                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22116.136678                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22116.136678                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.014563                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25156918                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2686709                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.363470                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.014563                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969205                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969205                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         66877379                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        66877379                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1760                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          881                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    22288368.898978                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   113063039.987972                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          881    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1693827500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            881                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   122005326000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  19636053000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10450279                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10450279                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10450279                       # number of overall hits
system.cpu3.icache.overall_hits::total       10450279                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27461                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27461                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27461                       # number of overall misses
system.cpu3.icache.overall_misses::total        27461                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2012940494                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2012940494                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2012940494                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2012940494                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10477740                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10477740                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10477740                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10477740                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002621                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002621                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002621                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002621                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73301.791413                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73301.791413                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73301.791413                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73301.791413                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3956                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    58.176471                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25456                       # number of writebacks
system.cpu3.icache.writebacks::total            25456                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2004                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2004                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2004                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2004                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25457                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25457                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25457                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25457                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1853224994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1853224994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1853224994                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1853224994                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002430                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002430                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72798.247790                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72798.247790                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72798.247790                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72798.247790                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25456                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10450279                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10450279                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27461                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27461                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2012940494                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2012940494                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10477740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10477740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73301.791413                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73301.791413                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2004                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2004                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25457                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25457                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1853224994                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1853224994                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002430                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002430                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72798.247790                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72798.247790                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999993                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10634572                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25489                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           417.222017                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999993                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20980937                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20980937                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22386595                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22386595                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22386595                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22386595                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      9665671                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9665671                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      9665671                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9665671                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 802482403029                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 802482403029                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 802482403029                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 802482403029                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32052266                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32052266                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32052266                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32052266                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.301560                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.301560                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.301560                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.301560                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83023.972472                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83023.972472                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83023.972472                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83023.972472                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     47612418                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        55337                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           823561                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            751                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.812861                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.684421                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2668055                       # number of writebacks
system.cpu3.dcache.writebacks::total          2668055                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      6971444                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      6971444                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      6971444                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      6971444                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2694227                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2694227                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2694227                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2694227                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 250078640680                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 250078640680                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 250078640680                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 250078640680                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084057                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084057                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084057                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084057                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 92820.182071                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92820.182071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 92820.182071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92820.182071                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2668040                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20654395                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20654395                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9025389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9025389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 740345091000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 740345091000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29679784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29679784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.304092                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.304092                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82029.161402                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82029.161402                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6420411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6420411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2604978                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2604978                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 243300636000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 243300636000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087769                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087769                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93398.345783                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93398.345783                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1732200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1732200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       640282                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       640282                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  62137312029                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  62137312029                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2372482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2372482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.269879                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.269879                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97046.788804                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97046.788804                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       551033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       551033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89249                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89249                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6778004680                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6778004680                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037618                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037618                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75944.880951                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75944.880951                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69521                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69521                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1477                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1477                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     46776500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     46776500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.020803                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.020803                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31669.939066                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31669.939066                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          593                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          593                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          884                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.012451                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012451                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18369.343891                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18369.343891                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66492                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66492                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3200                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3200                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26096500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26096500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045916                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045916                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8155.156250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8155.156250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3091                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3091                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23152500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23152500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044352                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044352                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7490.294403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7490.294403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3982500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3982500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3835500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3835500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1248                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1248                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5187                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5187                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    113294500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    113294500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6435                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6435                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.806061                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.806061                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21842.008868                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21842.008868                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5186                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5186                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    108105000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    108105000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.805905                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.805905                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20845.545700                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20845.545700                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.961221                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25231722                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2689818                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.380457                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.961221                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.967538                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967538                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67088572                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67088572                       # Number of data accesses
system.cpu0.numPwrStateTransitions                504                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          252                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22544434.523810                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   123783028.678223                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          252    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1346246500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            252                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   135960181500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5681197500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11566539                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11566539                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11566539                       # number of overall hits
system.cpu0.icache.overall_hits::total       11566539                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       132643                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        132643                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       132643                       # number of overall misses
system.cpu0.icache.overall_misses::total       132643                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8450933493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8450933493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8450933493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8450933493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11699182                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11699182                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11699182                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11699182                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011338                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011338                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011338                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011338                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63711.869401                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63711.869401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63711.869401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63711.869401                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15330                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              237                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.683544                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       122395                       # number of writebacks
system.cpu0.icache.writebacks::total           122395                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10248                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10248                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10248                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10248                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       122395                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       122395                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       122395                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       122395                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7854351493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7854351493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7854351493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7854351493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010462                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010462                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010462                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010462                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64172.159753                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64172.159753                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64172.159753                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64172.159753                       # average overall mshr miss latency
system.cpu0.icache.replacements                122395                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11566539                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11566539                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       132643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       132643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8450933493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8450933493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11699182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11699182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011338                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011338                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63711.869401                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63711.869401                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10248                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10248                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       122395                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       122395                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7854351493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7854351493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010462                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010462                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64172.159753                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64172.159753                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11690349                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           122427                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            95.488324                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23520759                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23520759                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23387708                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23387708                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23387708                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23387708                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10227949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10227949                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10227949                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10227949                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 831826519305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 831826519305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 831826519305                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 831826519305                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33615657                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33615657                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33615657                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33615657                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.304261                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.304261                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.304261                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.304261                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81328.770734                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81328.770734                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81328.770734                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81328.770734                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     50436161                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59998                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           884274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            759                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.036802                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.048748                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2861384                       # number of writebacks
system.cpu0.dcache.writebacks::total          2861384                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7342097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7342097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7342097                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7342097                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2885852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2885852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2885852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2885852                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 263985320278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 263985320278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 263985320278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 263985320278                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085848                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085848                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085848                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085848                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91475.696009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91475.696009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91475.696009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91475.696009                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2861374                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21404305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21404305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9216654                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9216654                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 745947102000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 745947102000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30620959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30620959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.300992                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.300992                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80934.697342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80934.697342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6485511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6485511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2731143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2731143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252171573500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252171573500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92331.882109                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92331.882109                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1983403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1983403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1011295                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1011295                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  85879417305                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  85879417305                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2994698                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2994698                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.337695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.337695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84920.243159                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84920.243159                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       856586                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       856586                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       154709                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       154709                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11813746778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11813746778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051661                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051661                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76361.082923                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76361.082923                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       199188                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       199188                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71562500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71562500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       201805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       201805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012968                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012968                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27345.242644                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27345.242644                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2176                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2176                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          441                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          441                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4554500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4554500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002185                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002185                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10327.664399                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10327.664399                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       196753                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       196753                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3871                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3871                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     46292500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     46292500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       200624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       200624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11958.796177                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11958.796177                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3755                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3755                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     42561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     42561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018717                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018717                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11334.620506                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11334.620506                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       466500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       466500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       442500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       442500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4534                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4534                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    107691499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    107691499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6771                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6771                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.669620                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.669620                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23751.984782                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23751.984782                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4533                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4533                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    103157499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    103157499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.669473                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.669473                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22757.003971                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22757.003971                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.738380                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26682546                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2879837                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.265297                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.738380                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         70929519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        70929519                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               46903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              786885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              763208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              746866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              755384                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3124884                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              46903                       # number of overall hits
system.l2.overall_hits::.cpu0.data             786885                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8657                       # number of overall hits
system.l2.overall_hits::.cpu1.data             763208                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8406                       # number of overall hits
system.l2.overall_hits::.cpu2.data             746866                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8575                       # number of overall hits
system.l2.overall_hits::.cpu3.data             755384                       # number of overall hits
system.l2.overall_hits::total                 3124884                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             75491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2070160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1937067                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1918261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1913403                       # number of demand (read+write) misses
system.l2.demand_misses::total                7965495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            75491                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2070160                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17093                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1937067                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17138                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1918261                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16882                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1913403                       # number of overall misses
system.l2.overall_misses::total               7965495                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7151345404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 245341626891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1730984923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 233661485930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1739042926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 232144832167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1706466914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 232124373177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     955600158332                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7151345404                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 245341626891                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1730984923                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 233661485930                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1739042926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 232144832167                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1706466914                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 232124373177                       # number of overall miss cycles
system.l2.overall_miss_latency::total    955600158332                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          122394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2857045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2700275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2665127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2668787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11090379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         122394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2857045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2700275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2665127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2668787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11090379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.724581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.663806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.717359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.670921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.719763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.663157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.716956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.718235                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.724581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.663806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.717359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.670921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.719763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.663157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.716956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.718235                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94731.099124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118513.364615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101268.643480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120626.434672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101472.921344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121018.376627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101082.034948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121314.941587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119967.454418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94731.099124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118513.364615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101268.643480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120626.434672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101472.921344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121018.376627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101082.034948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121314.941587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119967.454418                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           20224734                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1653416                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.232090                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9545813                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              899996                       # number of writebacks
system.l2.writebacks::total                    899996                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            876                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         304475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4089                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         259952                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4023                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         257809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3921                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         253598                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1088743                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           876                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        304475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4089                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        259952                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4023                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        257809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3921                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        253598                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1088743                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        74615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1765685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1677115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1660452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1659805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6876752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        74615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1765685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1677115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1660452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1659805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11704047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18580799                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6345022921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 206506528556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1225452463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 198386505061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1239286454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 197341206429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1220586944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 197167017527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 809431606355                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6345022921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 206506528556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1225452463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 198386505061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1239286454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 197341206429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1220586944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 197167017527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1093409879228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1902841485583                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.609630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.618011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.505010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.621090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.513428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.623029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.509133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.621932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.609630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.618011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.505010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.621090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.513428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.623029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.509133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.621932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.675398                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85036.827997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116955.475385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94236.578207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118290.340890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94493.820358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118847.883847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94173.824859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118789.265924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117705.510735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85036.827997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116955.475385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94236.578207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118290.340890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94493.820358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118847.883847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94173.824859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118789.265924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93421.521567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102409.023723                       # average overall mshr miss latency
system.l2.replacements                       24288309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1233486                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1233486                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1233491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1233491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7869697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7869697                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7869701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7869701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11704047                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11704047                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1093409879228                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1093409879228                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93421.521567                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93421.521567                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1122                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4748                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           978                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           799                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           931                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           782                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3490                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2956000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1072499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1433500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6701999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.452778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.415929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.433830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.388861                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.423647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3022.494888                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1551.939925                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1151.986037                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1833.120205                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1920.343553                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          974                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          794                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          926                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          777                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3471                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     19731484                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     16123991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     18731485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     15804490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     70391450                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.450926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.413326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.431500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.386375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.421340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20258.197125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20307.293451                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20228.385529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20340.398970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20279.876116                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                460                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1021                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          438                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          431                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2315                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4015499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1735499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1337500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1938500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9026998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          534                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          546                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          536                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2775                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.880932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.820225                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.789377                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.792910                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.834234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3932.907933                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3962.326484                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3103.248260                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4561.176471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3899.351188                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            42                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1010                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          429                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          421                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          413                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2273                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20661500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9036498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8782000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8925499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47405497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.871441                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.803371                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.771062                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.770522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.819099                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20456.930693                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21064.097902                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20859.857482                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21611.377724                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20855.915970                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            30713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            27390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         111466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          53638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          49068                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          52037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              266209                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11040166172                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6352043682                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5957597215                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6223693696                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29573500765                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       142179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        79323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        72841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.783984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.676197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.673632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.655155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99045.145354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118424.320109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121415.122177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119601.316294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111091.288292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51651                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16082                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13558                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        15272                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            96563                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        59815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        35510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        36765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         169646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6678825709                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4679073228                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4449754238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4604514226                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20412167401                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.420702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.473457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.487500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.462878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.453878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111658.040776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 124589.232826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125309.891242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125241.785013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120322.126080                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         46903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        75491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7151345404                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1730984923                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1739042926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1706466914                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12327840167                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       122394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.663806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.670921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.663157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.635738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94731.099124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101268.643480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101472.921344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101082.034948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97373.228073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          876                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4089                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4023                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3921                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12909                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        74615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6345022921                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1225452463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1239286454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1220586944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10030348782                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.609630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.505010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.513428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.509133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.570916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85036.827997                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94236.578207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94493.820358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94173.824859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88221.546963                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       756172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       737523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       723093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       727994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2944782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1958694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1883429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1869193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1861366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7572682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 234301460719                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 227309442248                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 226187234952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 225900679481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 913698817400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2714866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2620952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2592286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2589360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10517464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.721470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.718605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.721060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.718852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.720010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119621.268416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120689.148488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121007.961699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121362.848296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120657.227836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       252824                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       243870                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       244251                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       238326                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       979271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1705870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1639559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1624942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1623040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6593411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 199827702847                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 193707431833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 192891452191                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 192562503301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 778989090172                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.628344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.625559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.626837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.626811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117141.225795                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118146.057466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118706.669032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118643.103867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118146.599715                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          276                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           63                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               388                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1064                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          321                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           93                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1560                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     46004999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1853500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       530000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2684499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     51072998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          384                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1948                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.794030                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.835938                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.694030                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.911111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.800821                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 43237.781015                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5774.143302                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5698.924731                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 32737.792683                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32739.101282                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          797                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          862                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          267                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          293                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5591464                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5900499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1761999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1060996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14314958                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.199254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.763021                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.649254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.566667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.358316                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20941.812734                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20138.221843                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20252.862069                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20803.843137                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20508.535817                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999790                       # Cycle average of tags in use
system.l2.tags.total_refs                    29518318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24289582                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.215267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.999185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.239032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.108141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.088789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.857302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.095981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.794772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.080021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.778702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.957864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.296862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.048565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.044645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.043668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.514967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 185949334                       # Number of tag accesses
system.l2.tags.data_accesses                185949334                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4775680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     113264640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        832320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     107497600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        839680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     106420416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        829696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     106379648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    665343104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1106182784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4775680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       832320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       839680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       829696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7277376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57600128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57600128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          74620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1769760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1679650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1662819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1662182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10395986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17284106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       900002                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             900002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         33716701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        799657846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5876249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        758942060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5928211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        751337051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5857723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        751049226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4697378045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7809743112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     33716701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5876249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5928211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5857723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51378884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      406661728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            406661728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      406661728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        33716701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       799657846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5876249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       758942060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5928211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       751337051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5857723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       751049226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4697378045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8216404840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    832483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     74620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1741036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1655631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1637967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1637998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10371505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000441631250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19738637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             786868                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17284106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     900006                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17284106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   900006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 126260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67523                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            572557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            605955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            600441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            640062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            933565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1238207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1210676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1935824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2862087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2260539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1438039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           563037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           563855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           592241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           562004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           578757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 961815350297                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                85789230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1283524962797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     56056.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74806.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14337776                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  757436                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17284106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               900006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  251075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  316567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  401155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  406105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  454577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  503820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  538680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  584065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  643697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  829452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1916904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4380154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3437119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 949418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 676245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 440826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 250402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 117662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  39363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  20560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  15117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  15306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2895117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.696707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.663927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.421080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       417661     14.43%     14.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1053542     36.39%     50.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       357585     12.35%     63.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       225156      7.78%     70.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119041      4.11%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76275      2.63%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61569      2.13%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47572      1.64%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       536716     18.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2895117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     333.256133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    155.517838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.197243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         40115     77.92%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         8134     15.80%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2241      4.35%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          659      1.28%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          185      0.36%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           73      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           25      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311           20      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.647631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47784     92.81%     92.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              307      0.60%     93.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2161      4.20%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              911      1.77%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              263      0.51%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               43      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1098102144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8080640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53279360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1106182784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57600384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7752.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       376.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7809.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    406.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        63.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    60.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  141641306500                       # Total gap between requests
system.mem_ctrls.avgGap                       7789.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4775680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    111426304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       832320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    105960384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       839680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    104829888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       829696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    104831872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    663776320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     53279360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 33716700.823704913259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 786679039.604662299156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5876248.917344979942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 748089186.564612507820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5928211.133838226087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 740107790.111249804497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5857723.257551735267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 740121797.317435026169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4686316418.876435279846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 376156744.421416521072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        74620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1769760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1679650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1662819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1662182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10395986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       900006                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3240148119                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 132341098155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    675517620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 127902526332                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    685320553                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 127557642697                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    672651362                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 127398727720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 763051330239                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4321605221770                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43421.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74779.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51942.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76148.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52234.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76711.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51886.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76645.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73398.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4801751.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10880760240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5783249835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         67262791260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2079115560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11180916240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      63306027990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1079950080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       161572811205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1140.717581                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2185559800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4729660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 134726159200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9790425120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5203719180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         55244229180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2266482240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11180916240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62974704660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1358959200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       148019435820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1045.029615                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2845651747                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4729660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 134066067253                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1810                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18561460.816777                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   84783145.483811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1477691000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   124824695500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  16816683500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10787401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10787401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10787401                       # number of overall hits
system.cpu1.icache.overall_hits::total       10787401                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27598                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27598                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27598                       # number of overall misses
system.cpu1.icache.overall_misses::total        27598                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2036181500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2036181500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2036181500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2036181500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10814999                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10814999                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10814999                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10814999                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002552                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002552                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002552                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002552                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73780.038409                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73780.038409                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73780.038409                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73780.038409                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1438                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.294118                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25750                       # number of writebacks
system.cpu1.icache.writebacks::total            25750                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1848                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1848                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1848                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1848                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25750                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25750                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1878828000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1878828000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1878828000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1878828000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002381                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002381                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002381                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002381                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72964.194175                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72964.194175                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72964.194175                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72964.194175                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25750                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10787401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10787401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27598                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27598                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2036181500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2036181500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10814999                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10814999                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002552                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002552                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73780.038409                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73780.038409                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1848                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1848                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1878828000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1878828000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72964.194175                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72964.194175                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11095003                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25782                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           430.339113                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21655748                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21655748                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22731998                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22731998                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22731998                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22731998                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9715415                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9715415                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9715415                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9715415                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 799195955564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 799195955564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 799195955564                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 799195955564                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32447413                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32447413                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32447413                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32447413                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.299420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.299420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.299420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299420                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82260.609100                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82260.609100                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82260.609100                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82260.609100                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     47504907                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        51679                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           821024                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            719                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.860558                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.876217                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2699645                       # number of writebacks
system.cpu1.dcache.writebacks::total          2699645                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6990636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6990636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6990636                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6990636                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2724779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2724779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2724779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2724779                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 251753209737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 251753209737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 251753209737                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 251753209737                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.083975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.083975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.083975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.083975                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92393.992224                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92393.992224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92393.992224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92393.992224                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2699636                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20962176                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20962176                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9080949                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9080949                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 737545089500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 737545089500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     30043125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30043125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.302264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.302264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81218.944132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81218.944132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6445118                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6445118                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2635831                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2635831                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 244857816000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 244857816000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.087735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92895.870790                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92895.870790                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1769822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1769822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       634466                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       634466                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  61650866064                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  61650866064                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2404288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2404288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.263889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.263889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97169.692409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97169.692409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545518                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545518                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88948                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88948                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6895393737                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6895393737                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77521.627659                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77521.627659                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       131766                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       131766                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1402                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1402                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     47906000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     47906000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       133168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       133168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010528                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010528                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34169.757489                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34169.757489                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          557                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          557                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          845                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          845                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006345                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006345                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18833.727811                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18833.727811                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       129251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       129251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2649                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2649                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24020500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24020500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       131900                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       131900                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020083                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020083                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9067.761419                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9067.761419                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     21587500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21587500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019439                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019439                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8419.461778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8419.461778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3711000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3711000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3580000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3580000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1257                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1257                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5194                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5194                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    111448497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    111448497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6451                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6451                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.805146                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.805146                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21457.161533                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21457.161533                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5192                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5192                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    106254497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    106254497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.804836                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.804836                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20465.041795                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20465.041795                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.308676                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25731284                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2720883                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.456961                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.308676                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.978396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68158718                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68158718                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 141641379000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10778534                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           27                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2133487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9858405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23388317                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17712753                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           43954                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          56077                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          445                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           395366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          395367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        199145                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10579415                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1948                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1948                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       367184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8617877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8136387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8032833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8043115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33427648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15666560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    365978240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3296000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345593728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3269632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    341047360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3258432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    341556672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419666624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42130136                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62976128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53876803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.278654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.606824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42097966     78.14%     78.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9628620     17.87%     96.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1253097      2.33%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 710313      1.32%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 186803      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53876803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23279987965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4064881745                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40251112                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4069143975                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40097551                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4353157468                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         183885822                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4115001288                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40613558                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21015                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
