// Seed: 3475945353
module module_0 #(
    parameter id_11 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1  -  id_11 : 1] id_12;
endmodule
module module_0 #(
    parameter id_17 = 32'd93,
    parameter id_18 = 32'd86,
    parameter id_4  = 32'd53,
    parameter id_47 = 32'd43,
    parameter id_8  = 32'd74
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    module_1,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  inout wire id_46;
  inout wire id_45;
  input wire id_44;
  input wire id_43;
  inout wire id_42;
  output wire id_41;
  output wire id_40;
  inout wire id_39;
  output wire id_38;
  inout wire id_37;
  input logic [7:0] id_36;
  input wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  output uwire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire _id_18;
  input wire _id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    force id_26['b0 :-1] = id_26;
  end
  localparam id_47 = -1;
  logic [-1 : id_18] id_48;
  uwire [id_17 : id_47] id_49 = -1'b0 + 1;
  wor [1 : 1] id_50 = 1 ^ 1 ^ -1 ^ 1;
  assign id_12 = id_34;
  logic id_51;
  ;
  wire id_52;
  logic [id_4 : id_8] id_53;
  ;
  module_0 modCall_1 (
      id_44,
      id_12,
      id_39,
      id_13,
      id_10,
      id_2,
      id_9,
      id_10,
      id_10,
      id_37,
      id_47
  );
  wire id_54;
  tri0 id_55 = 1 ? 1 : 1'b0;
  assign id_31 = -1;
  assign id_30 = id_49;
endmodule
