// Seed: 2371675466
module module_0 (
    input wor   id_0
    , id_6,
    input logic id_1
    , id_7,
    input uwire id_2,
    input wire  id_3,
    inout logic id_4
);
  assign id_6 = id_7;
  always @(1 or negedge 1) begin : LABEL_0
    id_4 <= 1;
    id_4 <= 1;
  end
  assign module_1.id_3 = 0;
  initial begin : LABEL_0
    id_4 <= "";
    id_4 = #id_8 id_1;
  end
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output logic id_6,
    input supply1 id_7,
    input tri id_8,
    input logic id_9,
    input supply1 id_10,
    output uwire id_11,
    input uwire id_12
    , id_14, id_15
);
  logic id_16;
  assign id_16 = 1;
  module_0 modCall_1 (
      id_15,
      id_9,
      id_15,
      id_5,
      id_16
  );
  final begin : LABEL_0
    id_16 = id_9;
    if (1) begin : LABEL_0
      id_6 <= id_9;
      $display(1, 1);
    end
  end
  xor primCall (id_1, id_5, id_14, id_9, id_0, id_7, id_15, id_16, id_10, id_3, id_8, id_12, id_4);
  assign id_14 = id_8;
  wire id_17;
endmodule
