INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programowanie/Studia/Zastosowania FPGA/zad_1/zad_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
