SCPU_ctrl_more.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/SCPU_ctrl_more_int_0_1/SCPU_ctrl_more.v,
SCPU_ctrl_more_int_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/SCPU_ctrl_more_int_0_1/sim/SCPU_ctrl_more_int_0.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/MUX2T1_32_0/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/MUX4T1_32_0/MUX4T1_32.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v,
regs.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/Regs_1/sources_1/new/regs.v,
Regs_1.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/Regs_1/sim/Regs_1.v,
ALU_more.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/ALU_0/ALU_more.v,
ALU_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/ALU_0/sim/ALU_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/ImmGen_0_1/ImmGen.v,
ImmGen_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/ImmGen_0_1/sim/ImmGen_0.v,
Rv_int.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/Rv_int_0_1/sources_1/new/Rv_int.v,
Rv_int_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/ip/Rv_int_0_1/sim/Rv_int_0.v,
REG32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/new/REG32.v,
Datapath_more.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/new/Datapath_more.v,
Datapath_more_int_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/ip/Datapath_more_int_0_4/sim/Datapath_more_int_0.v,
SCPU_more.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/new/SCPU_more.v,
SCPU_more_int_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_more_int_0_6/sim/SCPU_more_int_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
