

================================================================
== Vivado HLS Report for 'aes128_shift_row_hw'
================================================================
* Date:           Tue Apr  9 22:40:18 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   13|    1|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    0|   12|         4|          -|          -| 0 ~ 3 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|      44|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      44|    145|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_147_p2        |     +    |      0|  0|  10|           2|           1|
    |sum2_1_fu_127_p2     |     +    |      0|  0|  13|           2|           4|
    |sum2_fu_116_p2       |     +    |      0|  0|  13|           1|           4|
    |sum_fu_105_p2        |     +    |      0|  0|  13|           2|           4|
    |exitcond1_fu_142_p2  |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  58|          10|          16|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_reg_76        |   9|          2|    2|          4|
    |state_address0  |  15|          3|    4|         12|
    |state_address1  |  15|          3|    4|         12|
    |state_d1        |  15|          3|    8|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           |  87|         17|   19|         58|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_1_reg_181            |  2|   0|    2|          0|
    |i_reg_76               |  2|   0|    2|          0|
    |reg_87                 |  8|   0|    8|          0|
    |state_addr_16_reg_163  |  4|   0|    4|          0|
    |state_addr_17_reg_168  |  4|   0|    4|          0|
    |state_addr_18_reg_173  |  4|   0|    4|          0|
    |state_addr_reg_153     |  4|   0|    4|          0|
    |tmp_4_reg_158          |  3|   0|    3|          0|
    |tmp_reg_186            |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 44|   0|   44|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_start        |  in |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_done         | out |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_idle         | out |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|ap_ready        | out |    1| ap_ctrl_hs | aes128_shift_row_hw | return value |
|state_address0  | out |    4|  ap_memory |        state        |     array    |
|state_ce0       | out |    1|  ap_memory |        state        |     array    |
|state_we0       | out |    1|  ap_memory |        state        |     array    |
|state_d0        | out |    8|  ap_memory |        state        |     array    |
|state_q0        |  in |    8|  ap_memory |        state        |     array    |
|state_address1  | out |    4|  ap_memory |        state        |     array    |
|state_ce1       | out |    1|  ap_memory |        state        |     array    |
|state_we1       | out |    1|  ap_memory |        state        |     array    |
|state_d1        | out |    8|  ap_memory |        state        |     array    |
|state_q1        |  in |    8|  ap_memory |        state        |     array    |
|state_offset    |  in |    5|   ap_none  |     state_offset    |    scalar    |
|n               |  in |    4|   ap_none  |          n          |    scalar    |
+----------------+-----+-----+------------+---------------------+--------------+

