
FreeRTOS_Project_st.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c600  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002fa4  0800c7b0  0800c7b0  0001c7b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f754  0800f754  00020234  2**0
                  CONTENTS
  4 .ARM          00000008  0800f754  0800f754  0001f754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f75c  0800f75c  00020234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f75c  0800f75c  0001f75c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f760  0800f760  0001f760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  0800f764  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  20000234  0800f998  00020234  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000890  0800f998  00020890  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a1c0  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000568b  00000000  00000000  0004a424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e70  00000000  00000000  0004fab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c00  00000000  00000000  00051920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004a9c4  00000000  00000000  00053520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025050  00000000  00000000  0009dee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f411b  00000000  00000000  000c2f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  001b704f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e38  00000000  00000000  001b7120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000234 	.word	0x20000234
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c798 	.word	0x0800c798

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000238 	.word	0x20000238
 80001ec:	0800c798 	.word	0x0800c798

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96e 	b.w	8000ebc <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468c      	mov	ip, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f040 8083 	bne.w	8000d0e <__udivmoddi4+0x116>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d947      	bls.n	8000c9e <__udivmoddi4+0xa6>
 8000c0e:	fab2 f282 	clz	r2, r2
 8000c12:	b142      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	f1c2 0020 	rsb	r0, r2, #32
 8000c18:	fa24 f000 	lsr.w	r0, r4, r0
 8000c1c:	4091      	lsls	r1, r2
 8000c1e:	4097      	lsls	r7, r2
 8000c20:	ea40 0c01 	orr.w	ip, r0, r1
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c30:	fa1f fe87 	uxth.w	lr, r7
 8000c34:	fb08 c116 	mls	r1, r8, r6, ip
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4a:	f080 8119 	bcs.w	8000e80 <__udivmoddi4+0x288>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8116 	bls.w	8000e80 <__udivmoddi4+0x288>
 8000c54:	3e02      	subs	r6, #2
 8000c56:	443b      	add	r3, r7
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c60:	fb08 3310 	mls	r3, r8, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c6c:	45a6      	cmp	lr, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	193c      	adds	r4, r7, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8105 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c7a:	45a6      	cmp	lr, r4
 8000c7c:	f240 8102 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c80:	3802      	subs	r0, #2
 8000c82:	443c      	add	r4, r7
 8000c84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c88:	eba4 040e 	sub.w	r4, r4, lr
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	b11d      	cbz	r5, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c5 4300 	strd	r4, r3, [r5]
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	b902      	cbnz	r2, 8000ca2 <__udivmoddi4+0xaa>
 8000ca0:	deff      	udf	#255	; 0xff
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	2a00      	cmp	r2, #0
 8000ca8:	d150      	bne.n	8000d4c <__udivmoddi4+0x154>
 8000caa:	1bcb      	subs	r3, r1, r7
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f f887 	uxth.w	r8, r7
 8000cb4:	2601      	movs	r6, #1
 8000cb6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cba:	0c21      	lsrs	r1, r4, #16
 8000cbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000ccc:	1879      	adds	r1, r7, r1
 8000cce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0xe2>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	f200 80e9 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000cda:	4684      	mov	ip, r0
 8000cdc:	1ac9      	subs	r1, r1, r3
 8000cde:	b2a3      	uxth	r3, r4
 8000ce0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ce8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cec:	fb08 f800 	mul.w	r8, r8, r0
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x10c>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x10a>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f200 80d9 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d02:	4618      	mov	r0, r3
 8000d04:	eba4 0408 	sub.w	r4, r4, r8
 8000d08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d0c:	e7bf      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x12e>
 8000d12:	2d00      	cmp	r5, #0
 8000d14:	f000 80b1 	beq.w	8000e7a <__udivmoddi4+0x282>
 8000d18:	2600      	movs	r6, #0
 8000d1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1e:	4630      	mov	r0, r6
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f683 	clz	r6, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d14a      	bne.n	8000dc4 <__udivmoddi4+0x1cc>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0x140>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80b8 	bhi.w	8000ea8 <__udivmoddi4+0x2b0>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	468c      	mov	ip, r1
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d0a8      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000d46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d4a:	e7a5      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f603 	lsr.w	r6, r0, r3
 8000d54:	4097      	lsls	r7, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5e:	40d9      	lsrs	r1, r3
 8000d60:	4330      	orrs	r0, r6
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d68:	fa1f f887 	uxth.w	r8, r7
 8000d6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb06 f108 	mul.w	r1, r6, r8
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x19c>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d86:	f080 808d 	bcs.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 808a 	bls.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b281      	uxth	r1, r0
 8000d98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb00 f308 	mul.w	r3, r0, r8
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x1c4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db2:	d273      	bcs.n	8000e9c <__udivmoddi4+0x2a4>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d971      	bls.n	8000e9c <__udivmoddi4+0x2a4>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4439      	add	r1, r7
 8000dbc:	1acb      	subs	r3, r1, r3
 8000dbe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dc2:	e778      	b.n	8000cb6 <__udivmoddi4+0xbe>
 8000dc4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dc8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dcc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dd0:	431c      	orrs	r4, r3
 8000dd2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dd6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dde:	fa21 f10c 	lsr.w	r1, r1, ip
 8000de2:	431f      	orrs	r7, r3
 8000de4:	0c3b      	lsrs	r3, r7, #16
 8000de6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dea:	fa1f f884 	uxth.w	r8, r4
 8000dee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000df6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dfa:	458a      	cmp	sl, r1
 8000dfc:	fa02 f206 	lsl.w	r2, r2, r6
 8000e00:	fa00 f306 	lsl.w	r3, r0, r6
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x220>
 8000e06:	1861      	adds	r1, r4, r1
 8000e08:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e0c:	d248      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e0e:	458a      	cmp	sl, r1
 8000e10:	d946      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4421      	add	r1, r4
 8000e18:	eba1 010a 	sub.w	r1, r1, sl
 8000e1c:	b2bf      	uxth	r7, r7
 8000e1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e2a:	fb00 f808 	mul.w	r8, r0, r8
 8000e2e:	45b8      	cmp	r8, r7
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x24a>
 8000e32:	19e7      	adds	r7, r4, r7
 8000e34:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e38:	d22e      	bcs.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3a:	45b8      	cmp	r8, r7
 8000e3c:	d92c      	bls.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4427      	add	r7, r4
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	eba7 0708 	sub.w	r7, r7, r8
 8000e4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4e:	454f      	cmp	r7, r9
 8000e50:	46c6      	mov	lr, r8
 8000e52:	4649      	mov	r1, r9
 8000e54:	d31a      	bcc.n	8000e8c <__udivmoddi4+0x294>
 8000e56:	d017      	beq.n	8000e88 <__udivmoddi4+0x290>
 8000e58:	b15d      	cbz	r5, 8000e72 <__udivmoddi4+0x27a>
 8000e5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e66:	40f2      	lsrs	r2, r6
 8000e68:	ea4c 0202 	orr.w	r2, ip, r2
 8000e6c:	40f7      	lsrs	r7, r6
 8000e6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e72:	2600      	movs	r6, #0
 8000e74:	4631      	mov	r1, r6
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e70b      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e9      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6fd      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e88:	4543      	cmp	r3, r8
 8000e8a:	d2e5      	bcs.n	8000e58 <__udivmoddi4+0x260>
 8000e8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e90:	eb69 0104 	sbc.w	r1, r9, r4
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7df      	b.n	8000e58 <__udivmoddi4+0x260>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e7d2      	b.n	8000e42 <__udivmoddi4+0x24a>
 8000e9c:	4660      	mov	r0, ip
 8000e9e:	e78d      	b.n	8000dbc <__udivmoddi4+0x1c4>
 8000ea0:	4681      	mov	r9, r0
 8000ea2:	e7b9      	b.n	8000e18 <__udivmoddi4+0x220>
 8000ea4:	4666      	mov	r6, ip
 8000ea6:	e775      	b.n	8000d94 <__udivmoddi4+0x19c>
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	e74a      	b.n	8000d42 <__udivmoddi4+0x14a>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	4439      	add	r1, r7
 8000eb2:	e713      	b.n	8000cdc <__udivmoddi4+0xe4>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	e724      	b.n	8000d04 <__udivmoddi4+0x10c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ec6:	4a16      	ldr	r2, [pc, #88]	; (8000f20 <MX_DMA2D_Init+0x60>)
 8000ec8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000eca:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000edc:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000eee:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000ef4:	4809      	ldr	r0, [pc, #36]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000ef6:	f002 fff7 	bl	8003ee8 <HAL_DMA2D_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000f00:	f000 fef0 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000f04:	2101      	movs	r1, #1
 8000f06:	4805      	ldr	r0, [pc, #20]	; (8000f1c <MX_DMA2D_Init+0x5c>)
 8000f08:	f003 fa5c 	bl	80043c4 <HAL_DMA2D_ConfigLayer>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000f12:	f000 fee7 	bl	8001ce4 <Error_Handler>
  }

}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200004c4 	.word	0x200004c4
 8000f20:	4002b000 	.word	0x4002b000

08000f24 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0e      	ldr	r2, [pc, #56]	; (8000f6c <HAL_DMA2D_MspInit+0x48>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d115      	bne.n	8000f62 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	; (8000f70 <HAL_DMA2D_MspInit+0x4c>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	4a0c      	ldr	r2, [pc, #48]	; (8000f70 <HAL_DMA2D_MspInit+0x4c>)
 8000f40:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f44:	6313      	str	r3, [r2, #48]	; 0x30
 8000f46:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <HAL_DMA2D_MspInit+0x4c>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2105      	movs	r1, #5
 8000f56:	205a      	movs	r0, #90	; 0x5a
 8000f58:	f002 fdbc 	bl	8003ad4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000f5c:	205a      	movs	r0, #90	; 0x5a
 8000f5e:	f002 fdd5 	bl	8003b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	4002b000 	.word	0x4002b000
 8000f70:	40023800 	.word	0x40023800

08000f74 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
 8000f88:	615a      	str	r2, [r3, #20]
 8000f8a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000f8c:	4b1f      	ldr	r3, [pc, #124]	; (800100c <MX_FMC_Init+0x98>)
 8000f8e:	4a20      	ldr	r2, [pc, #128]	; (8001010 <MX_FMC_Init+0x9c>)
 8000f90:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000f92:	4b1e      	ldr	r3, [pc, #120]	; (800100c <MX_FMC_Init+0x98>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000f98:	4b1c      	ldr	r3, [pc, #112]	; (800100c <MX_FMC_Init+0x98>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_FMC_Init+0x98>)
 8000fa0:	2204      	movs	r2, #4
 8000fa2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <MX_FMC_Init+0x98>)
 8000fa6:	2210      	movs	r2, #16
 8000fa8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_FMC_Init+0x98>)
 8000fac:	2240      	movs	r2, #64	; 0x40
 8000fae:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <MX_FMC_Init+0x98>)
 8000fb2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000fb6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000fb8:	4b14      	ldr	r3, [pc, #80]	; (800100c <MX_FMC_Init+0x98>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000fbe:	4b13      	ldr	r3, [pc, #76]	; (800100c <MX_FMC_Init+0x98>)
 8000fc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fc4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000fc6:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_FMC_Init+0x98>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_FMC_Init+0x98>)
 8000fce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fd2:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000fdc:	2304      	movs	r3, #4
 8000fde:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000fe0:	2307      	movs	r3, #7
 8000fe2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_FMC_Init+0x98>)
 8000ff6:	f006 f98b 	bl	8007310 <HAL_SDRAM_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001000:	f000 fe70 	bl	8001ce4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001004:	bf00      	nop
 8001006:	3720      	adds	r7, #32
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000504 	.word	0x20000504
 8001010:	a0000140 	.word	0xa0000140

08001014 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001028:	4b3b      	ldr	r3, [pc, #236]	; (8001118 <HAL_FMC_MspInit+0x104>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d16f      	bne.n	8001110 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001030:	4b39      	ldr	r3, [pc, #228]	; (8001118 <HAL_FMC_MspInit+0x104>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	603b      	str	r3, [r7, #0]
 800103a:	4b38      	ldr	r3, [pc, #224]	; (800111c <HAL_FMC_MspInit+0x108>)
 800103c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800103e:	4a37      	ldr	r2, [pc, #220]	; (800111c <HAL_FMC_MspInit+0x108>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6393      	str	r3, [r2, #56]	; 0x38
 8001046:	4b35      	ldr	r3, [pc, #212]	; (800111c <HAL_FMC_MspInit+0x108>)
 8001048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001052:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001056:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001060:	2303      	movs	r3, #3
 8001062:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001064:	230c      	movs	r3, #12
 8001066:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	4619      	mov	r1, r3
 800106c:	482c      	ldr	r0, [pc, #176]	; (8001120 <HAL_FMC_MspInit+0x10c>)
 800106e:	f003 fad7 	bl	8004620 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001072:	2301      	movs	r3, #1
 8001074:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001076:	2302      	movs	r3, #2
 8001078:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107e:	2303      	movs	r3, #3
 8001080:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001082:	230c      	movs	r3, #12
 8001084:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	4619      	mov	r1, r3
 800108a:	4826      	ldr	r0, [pc, #152]	; (8001124 <HAL_FMC_MspInit+0x110>)
 800108c:	f003 fac8 	bl	8004620 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001090:	f248 1333 	movw	r3, #33075	; 0x8133
 8001094:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001096:	2302      	movs	r3, #2
 8001098:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109e:	2303      	movs	r3, #3
 80010a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010a2:	230c      	movs	r3, #12
 80010a4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	4619      	mov	r1, r3
 80010aa:	481f      	ldr	r0, [pc, #124]	; (8001128 <HAL_FMC_MspInit+0x114>)
 80010ac:	f003 fab8 	bl	8004620 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80010b0:	f64f 7383 	movw	r3, #65411	; 0xff83
 80010b4:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010be:	2303      	movs	r3, #3
 80010c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010c2:	230c      	movs	r3, #12
 80010c4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	4619      	mov	r1, r3
 80010ca:	4818      	ldr	r0, [pc, #96]	; (800112c <HAL_FMC_MspInit+0x118>)
 80010cc:	f003 faa8 	bl	8004620 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80010d0:	f24c 7303 	movw	r3, #50947	; 0xc703
 80010d4:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010de:	2303      	movs	r3, #3
 80010e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010e2:	230c      	movs	r3, #12
 80010e4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	4619      	mov	r1, r3
 80010ea:	4811      	ldr	r0, [pc, #68]	; (8001130 <HAL_FMC_MspInit+0x11c>)
 80010ec:	f003 fa98 	bl	8004620 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80010f0:	2360      	movs	r3, #96	; 0x60
 80010f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001100:	230c      	movs	r3, #12
 8001102:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	4619      	mov	r1, r3
 8001108:	480a      	ldr	r0, [pc, #40]	; (8001134 <HAL_FMC_MspInit+0x120>)
 800110a:	f003 fa89 	bl	8004620 <HAL_GPIO_Init>
 800110e:	e000      	b.n	8001112 <HAL_FMC_MspInit+0xfe>
    return;
 8001110:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000250 	.word	0x20000250
 800111c:	40023800 	.word	0x40023800
 8001120:	40021400 	.word	0x40021400
 8001124:	40020800 	.word	0x40020800
 8001128:	40021800 	.word	0x40021800
 800112c:	40021000 	.word	0x40021000
 8001130:	40020c00 	.word	0x40020c00
 8001134:	40020400 	.word	0x40020400

08001138 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001140:	f7ff ff68 	bl	8001014 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <MX_GPIO_Init>:
     PB13   ------> USB_OTG_HS_VBUS
     PB14   ------> USB_OTG_HS_DM
     PB15   ------> USB_OTG_HS_DP
*/
void MX_GPIO_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08e      	sub	sp, #56	; 0x38
 8001150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001152:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	623b      	str	r3, [r7, #32]
 8001166:	4b89      	ldr	r3, [pc, #548]	; (800138c <MX_GPIO_Init+0x240>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a88      	ldr	r2, [pc, #544]	; (800138c <MX_GPIO_Init+0x240>)
 800116c:	f043 0304 	orr.w	r3, r3, #4
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b86      	ldr	r3, [pc, #536]	; (800138c <MX_GPIO_Init+0x240>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0304 	and.w	r3, r3, #4
 800117a:	623b      	str	r3, [r7, #32]
 800117c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
 8001182:	4b82      	ldr	r3, [pc, #520]	; (800138c <MX_GPIO_Init+0x240>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a81      	ldr	r2, [pc, #516]	; (800138c <MX_GPIO_Init+0x240>)
 8001188:	f043 0320 	orr.w	r3, r3, #32
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b7f      	ldr	r3, [pc, #508]	; (800138c <MX_GPIO_Init+0x240>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0320 	and.w	r3, r3, #32
 8001196:	61fb      	str	r3, [r7, #28]
 8001198:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	61bb      	str	r3, [r7, #24]
 800119e:	4b7b      	ldr	r3, [pc, #492]	; (800138c <MX_GPIO_Init+0x240>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a7a      	ldr	r2, [pc, #488]	; (800138c <MX_GPIO_Init+0x240>)
 80011a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b78      	ldr	r3, [pc, #480]	; (800138c <MX_GPIO_Init+0x240>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011b2:	61bb      	str	r3, [r7, #24]
 80011b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
 80011ba:	4b74      	ldr	r3, [pc, #464]	; (800138c <MX_GPIO_Init+0x240>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a73      	ldr	r2, [pc, #460]	; (800138c <MX_GPIO_Init+0x240>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b71      	ldr	r3, [pc, #452]	; (800138c <MX_GPIO_Init+0x240>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	4b6d      	ldr	r3, [pc, #436]	; (800138c <MX_GPIO_Init+0x240>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	4a6c      	ldr	r2, [pc, #432]	; (800138c <MX_GPIO_Init+0x240>)
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	6313      	str	r3, [r2, #48]	; 0x30
 80011e2:	4b6a      	ldr	r3, [pc, #424]	; (800138c <MX_GPIO_Init+0x240>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	4b66      	ldr	r3, [pc, #408]	; (800138c <MX_GPIO_Init+0x240>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a65      	ldr	r2, [pc, #404]	; (800138c <MX_GPIO_Init+0x240>)
 80011f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b63      	ldr	r3, [pc, #396]	; (800138c <MX_GPIO_Init+0x240>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	4b5f      	ldr	r3, [pc, #380]	; (800138c <MX_GPIO_Init+0x240>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a5e      	ldr	r2, [pc, #376]	; (800138c <MX_GPIO_Init+0x240>)
 8001214:	f043 0310 	orr.w	r3, r3, #16
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b5c      	ldr	r3, [pc, #368]	; (800138c <MX_GPIO_Init+0x240>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0310 	and.w	r3, r3, #16
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b58      	ldr	r3, [pc, #352]	; (800138c <MX_GPIO_Init+0x240>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a57      	ldr	r2, [pc, #348]	; (800138c <MX_GPIO_Init+0x240>)
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b55      	ldr	r3, [pc, #340]	; (800138c <MX_GPIO_Init+0x240>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	2116      	movs	r1, #22
 8001246:	4852      	ldr	r0, [pc, #328]	; (8001390 <MX_GPIO_Init+0x244>)
 8001248:	f003 fca2 	bl	8004b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	2180      	movs	r1, #128	; 0x80
 8001250:	4850      	ldr	r0, [pc, #320]	; (8001394 <MX_GPIO_Init+0x248>)
 8001252:	f003 fc9d 	bl	8004b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800125c:	484e      	ldr	r0, [pc, #312]	; (8001398 <MX_GPIO_Init+0x24c>)
 800125e:	f003 fc97 	bl	8004b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001268:	484c      	ldr	r0, [pc, #304]	; (800139c <MX_GPIO_Init+0x250>)
 800126a:	f003 fc91 	bl	8004b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 800126e:	2316      	movs	r3, #22
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001272:	2301      	movs	r3, #1
 8001274:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127a:	2300      	movs	r3, #0
 800127c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800127e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001282:	4619      	mov	r1, r3
 8001284:	4842      	ldr	r0, [pc, #264]	; (8001390 <MX_GPIO_Init+0x244>)
 8001286:	f003 f9cb 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800128a:	f248 0307 	movw	r3, #32775	; 0x8007
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001290:	4b43      	ldr	r3, [pc, #268]	; (80013a0 <MX_GPIO_Init+0x254>)
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001298:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129c:	4619      	mov	r1, r3
 800129e:	483d      	ldr	r0, [pc, #244]	; (8001394 <MX_GPIO_Init+0x248>)
 80012a0:	f003 f9be 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80012b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b8:	4619      	mov	r1, r3
 80012ba:	4836      	ldr	r0, [pc, #216]	; (8001394 <MX_GPIO_Init+0x248>)
 80012bc:	f003 f9b0 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80012c0:	2320      	movs	r3, #32
 80012c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012c4:	4b36      	ldr	r3, [pc, #216]	; (80013a0 <MX_GPIO_Init+0x254>)
 80012c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80012cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d0:	4619      	mov	r1, r3
 80012d2:	482f      	ldr	r0, [pc, #188]	; (8001390 <MX_GPIO_Init+0x244>)
 80012d4:	f003 f9a4 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012d8:	2304      	movs	r3, #4
 80012da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012dc:	2300      	movs	r3, #0
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	482e      	ldr	r0, [pc, #184]	; (80013a4 <MX_GPIO_Init+0x258>)
 80012ec:	f003 f998 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 80012f0:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f6:	2302      	movs	r3, #2
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fe:	2300      	movs	r3, #0
 8001300:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001302:	230c      	movs	r3, #12
 8001304:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130a:	4619      	mov	r1, r3
 800130c:	4825      	ldr	r0, [pc, #148]	; (80013a4 <MX_GPIO_Init+0x258>)
 800130e:	f003 f987 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001318:	2300      	movs	r3, #0
 800131a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001324:	4619      	mov	r1, r3
 8001326:	481f      	ldr	r0, [pc, #124]	; (80013a4 <MX_GPIO_Init+0x258>)
 8001328:	f003 f97a 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 800132c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001332:	2300      	movs	r3, #0
 8001334:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800133a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800133e:	4619      	mov	r1, r3
 8001340:	4815      	ldr	r0, [pc, #84]	; (8001398 <MX_GPIO_Init+0x24c>)
 8001342:	f003 f96d 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001346:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800134a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134c:	2301      	movs	r3, #1
 800134e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	2300      	movs	r3, #0
 8001356:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	480e      	ldr	r0, [pc, #56]	; (8001398 <MX_GPIO_Init+0x24c>)
 8001360:	f003 f95e 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001364:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136a:	2301      	movs	r3, #1
 800136c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001376:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137a:	4619      	mov	r1, r3
 800137c:	4807      	ldr	r0, [pc, #28]	; (800139c <MX_GPIO_Init+0x250>)
 800137e:	f003 f94f 	bl	8004620 <HAL_GPIO_Init>

}
 8001382:	bf00      	nop
 8001384:	3738      	adds	r7, #56	; 0x38
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40023800 	.word	0x40023800
 8001390:	40020800 	.word	0x40020800
 8001394:	40020000 	.word	0x40020000
 8001398:	40020c00 	.word	0x40020c00
 800139c:	40021800 	.word	0x40021800
 80013a0:	10120000 	.word	0x10120000
 80013a4:	40020400 	.word	0x40020400

080013a8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <MX_I2C3_Init+0x74>)
 80013ae:	4a1c      	ldr	r2, [pc, #112]	; (8001420 <MX_I2C3_Init+0x78>)
 80013b0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80013b2:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MX_I2C3_Init+0x74>)
 80013b4:	4a1b      	ldr	r2, [pc, #108]	; (8001424 <MX_I2C3_Init+0x7c>)
 80013b6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013b8:	4b18      	ldr	r3, [pc, #96]	; (800141c <MX_I2C3_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_I2C3_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_I2C3_Init+0x74>)
 80013c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013ca:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013cc:	4b13      	ldr	r3, [pc, #76]	; (800141c <MX_I2C3_Init+0x74>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <MX_I2C3_Init+0x74>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013d8:	4b10      	ldr	r3, [pc, #64]	; (800141c <MX_I2C3_Init+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <MX_I2C3_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80013e4:	480d      	ldr	r0, [pc, #52]	; (800141c <MX_I2C3_Init+0x74>)
 80013e6:	f003 fbed 	bl	8004bc4 <HAL_I2C_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80013f0:	f000 fc78 	bl	8001ce4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013f4:	2100      	movs	r1, #0
 80013f6:	4809      	ldr	r0, [pc, #36]	; (800141c <MX_I2C3_Init+0x74>)
 80013f8:	f004 fcd1 	bl	8005d9e <HAL_I2CEx_ConfigAnalogFilter>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001402:	f000 fc6f 	bl	8001ce4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001406:	2100      	movs	r1, #0
 8001408:	4804      	ldr	r0, [pc, #16]	; (800141c <MX_I2C3_Init+0x74>)
 800140a:	f004 fd04 	bl	8005e16 <HAL_I2CEx_ConfigDigitalFilter>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001414:	f000 fc66 	bl	8001ce4 <Error_Handler>
  }

}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000538 	.word	0x20000538
 8001420:	40005c00 	.word	0x40005c00
 8001424:	000186a0 	.word	0x000186a0

08001428 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	; 0x28
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a29      	ldr	r2, [pc, #164]	; (80014ec <HAL_I2C_MspInit+0xc4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d14b      	bne.n	80014e2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a27      	ldr	r2, [pc, #156]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b25      	ldr	r3, [pc, #148]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a20      	ldr	r2, [pc, #128]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001482:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001486:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001488:	2312      	movs	r3, #18
 800148a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800148c:	2301      	movs	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001494:	2304      	movs	r3, #4
 8001496:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	4619      	mov	r1, r3
 800149e:	4815      	ldr	r0, [pc, #84]	; (80014f4 <HAL_I2C_MspInit+0xcc>)
 80014a0:	f003 f8be 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80014a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014aa:	2312      	movs	r3, #18
 80014ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80014b6:	2304      	movs	r3, #4
 80014b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	4619      	mov	r1, r3
 80014c0:	480d      	ldr	r0, [pc, #52]	; (80014f8 <HAL_I2C_MspInit+0xd0>)
 80014c2:	f003 f8ad 	bl	8004620 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	4a08      	ldr	r2, [pc, #32]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 80014d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80014d4:	6413      	str	r3, [r2, #64]	; 0x40
 80014d6:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_I2C_MspInit+0xc8>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80014e2:	bf00      	nop
 80014e4:	3728      	adds	r7, #40	; 0x28
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40005c00 	.word	0x40005c00
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020800 	.word	0x40020800
 80014f8:	40020000 	.word	0x40020000

080014fc <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08e      	sub	sp, #56	; 0x38
 8001500:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2234      	movs	r2, #52	; 0x34
 8001506:	2100      	movs	r1, #0
 8001508:	4618      	mov	r0, r3
 800150a:	f008 fc63 	bl	8009dd4 <memset>

  hltdc.Instance = LTDC;
 800150e:	4b39      	ldr	r3, [pc, #228]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001510:	4a39      	ldr	r2, [pc, #228]	; (80015f8 <MX_LTDC_Init+0xfc>)
 8001512:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001516:	2200      	movs	r2, #0
 8001518:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800151a:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001520:	4b34      	ldr	r3, [pc, #208]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001526:	4b33      	ldr	r3, [pc, #204]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800152c:	4b31      	ldr	r3, [pc, #196]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800152e:	2209      	movs	r2, #9
 8001530:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8001532:	4b30      	ldr	r3, [pc, #192]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001534:	2201      	movs	r2, #1
 8001536:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8001538:	4b2e      	ldr	r3, [pc, #184]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800153a:	221d      	movs	r2, #29
 800153c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800153e:	4b2d      	ldr	r3, [pc, #180]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001540:	2203      	movs	r2, #3
 8001542:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001544:	4b2b      	ldr	r3, [pc, #172]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001546:	f240 120d 	movw	r2, #269	; 0x10d
 800154a:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800154c:	4b29      	ldr	r3, [pc, #164]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800154e:	f240 1243 	movw	r2, #323	; 0x143
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8001554:	4b27      	ldr	r3, [pc, #156]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001556:	f240 1217 	movw	r2, #279	; 0x117
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 800155c:	4b25      	ldr	r3, [pc, #148]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800155e:	f240 1247 	movw	r2, #327	; 0x147
 8001562:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001564:	4b23      	ldr	r3, [pc, #140]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001566:	2200      	movs	r2, #0
 8001568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800156c:	4b21      	ldr	r3, [pc, #132]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001574:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <MX_LTDC_Init+0xf8>)
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800157c:	481d      	ldr	r0, [pc, #116]	; (80015f4 <MX_LTDC_Init+0xf8>)
 800157e:	f004 fc89 	bl	8005e94 <HAL_LTDC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001588:	f000 fbac 	bl	8001ce4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8001590:	23f0      	movs	r3, #240	; 0xf0
 8001592:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8001598:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800159c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800159e:	2302      	movs	r3, #2
 80015a0:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80015a2:	23ff      	movs	r3, #255	; 0xff
 80015a4:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80015aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015ae:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80015b0:	2307      	movs	r3, #7
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80015b4:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 80015b8:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 80015ba:	23f0      	movs	r3, #240	; 0xf0
 80015bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 80015be:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80015c2:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_LTDC_Init+0xf8>)
 80015de:	f004 fdeb 	bl	80061b8 <HAL_LTDC_ConfigLayer>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80015e8:	f000 fb7c 	bl	8001ce4 <Error_Handler>
  }

}
 80015ec:	bf00      	nop
 80015ee:	3738      	adds	r7, #56	; 0x38
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	2000058c 	.word	0x2000058c
 80015f8:	40016800 	.word	0x40016800

080015fc <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08e      	sub	sp, #56	; 0x38
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a7b      	ldr	r2, [pc, #492]	; (8001808 <HAL_LTDC_MspInit+0x20c>)
 800161a:	4293      	cmp	r3, r2
 800161c:	f040 80f0 	bne.w	8001800 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001620:	2300      	movs	r3, #0
 8001622:	623b      	str	r3, [r7, #32]
 8001624:	4b79      	ldr	r3, [pc, #484]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001628:	4a78      	ldr	r2, [pc, #480]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800162a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800162e:	6453      	str	r3, [r2, #68]	; 0x44
 8001630:	4b76      	ldr	r3, [pc, #472]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001634:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001638:	623b      	str	r3, [r7, #32]
 800163a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800163c:	2300      	movs	r3, #0
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	4b72      	ldr	r3, [pc, #456]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001644:	4a71      	ldr	r2, [pc, #452]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001646:	f043 0320 	orr.w	r3, r3, #32
 800164a:	6313      	str	r3, [r2, #48]	; 0x30
 800164c:	4b6f      	ldr	r3, [pc, #444]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800164e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001650:	f003 0320 	and.w	r3, r3, #32
 8001654:	61fb      	str	r3, [r7, #28]
 8001656:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	61bb      	str	r3, [r7, #24]
 800165c:	4b6b      	ldr	r3, [pc, #428]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800165e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001660:	4a6a      	ldr	r2, [pc, #424]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	6313      	str	r3, [r2, #48]	; 0x30
 8001668:	4b68      	ldr	r3, [pc, #416]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800166a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	61bb      	str	r3, [r7, #24]
 8001672:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	4b64      	ldr	r3, [pc, #400]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	4a63      	ldr	r2, [pc, #396]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800167e:	f043 0302 	orr.w	r3, r3, #2
 8001682:	6313      	str	r3, [r2, #48]	; 0x30
 8001684:	4b61      	ldr	r3, [pc, #388]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	617b      	str	r3, [r7, #20]
 800168e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001690:	2300      	movs	r3, #0
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	4b5d      	ldr	r3, [pc, #372]	; (800180c <HAL_LTDC_MspInit+0x210>)
 8001696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001698:	4a5c      	ldr	r2, [pc, #368]	; (800180c <HAL_LTDC_MspInit+0x210>)
 800169a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800169e:	6313      	str	r3, [r2, #48]	; 0x30
 80016a0:	4b5a      	ldr	r3, [pc, #360]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ac:	2300      	movs	r3, #0
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	4b56      	ldr	r3, [pc, #344]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b4:	4a55      	ldr	r2, [pc, #340]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6313      	str	r3, [r2, #48]	; 0x30
 80016bc:	4b53      	ldr	r3, [pc, #332]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c8:	2300      	movs	r3, #0
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	4b4f      	ldr	r3, [pc, #316]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	4a4e      	ldr	r2, [pc, #312]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016d2:	f043 0308 	orr.w	r3, r3, #8
 80016d6:	6313      	str	r3, [r2, #48]	; 0x30
 80016d8:	4b4c      	ldr	r3, [pc, #304]	; (800180c <HAL_LTDC_MspInit+0x210>)
 80016da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	60bb      	str	r3, [r7, #8]
 80016e2:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80016e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80016f6:	230e      	movs	r3, #14
 80016f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80016fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fe:	4619      	mov	r1, r3
 8001700:	4843      	ldr	r0, [pc, #268]	; (8001810 <HAL_LTDC_MspInit+0x214>)
 8001702:	f002 ff8d 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001706:	f641 0358 	movw	r3, #6232	; 0x1858
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	2302      	movs	r3, #2
 800170e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001718:	230e      	movs	r3, #14
 800171a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001720:	4619      	mov	r1, r3
 8001722:	483c      	ldr	r0, [pc, #240]	; (8001814 <HAL_LTDC_MspInit+0x218>)
 8001724:	f002 ff7c 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001728:	2303      	movs	r3, #3
 800172a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001738:	2309      	movs	r3, #9
 800173a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001740:	4619      	mov	r1, r3
 8001742:	4835      	ldr	r0, [pc, #212]	; (8001818 <HAL_LTDC_MspInit+0x21c>)
 8001744:	f002 ff6c 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001748:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174e:	2302      	movs	r3, #2
 8001750:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800175a:	230e      	movs	r3, #14
 800175c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001762:	4619      	mov	r1, r3
 8001764:	482c      	ldr	r0, [pc, #176]	; (8001818 <HAL_LTDC_MspInit+0x21c>)
 8001766:	f002 ff5b 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800176a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001770:	2302      	movs	r3, #2
 8001772:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800177c:	230e      	movs	r3, #14
 800177e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001780:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001784:	4619      	mov	r1, r3
 8001786:	4825      	ldr	r0, [pc, #148]	; (800181c <HAL_LTDC_MspInit+0x220>)
 8001788:	f002 ff4a 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800178c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	2302      	movs	r3, #2
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179a:	2300      	movs	r3, #0
 800179c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800179e:	230e      	movs	r3, #14
 80017a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a6:	4619      	mov	r1, r3
 80017a8:	481d      	ldr	r0, [pc, #116]	; (8001820 <HAL_LTDC_MspInit+0x224>)
 80017aa:	f002 ff39 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80017ae:	2348      	movs	r3, #72	; 0x48
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017be:	230e      	movs	r3, #14
 80017c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c6:	4619      	mov	r1, r3
 80017c8:	4816      	ldr	r0, [pc, #88]	; (8001824 <HAL_LTDC_MspInit+0x228>)
 80017ca:	f002 ff29 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80017ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d4:	2302      	movs	r3, #2
 80017d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80017e0:	2309      	movs	r3, #9
 80017e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e8:	4619      	mov	r1, r3
 80017ea:	480c      	ldr	r0, [pc, #48]	; (800181c <HAL_LTDC_MspInit+0x220>)
 80017ec:	f002 ff18 	bl	8004620 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2105      	movs	r1, #5
 80017f4:	2058      	movs	r0, #88	; 0x58
 80017f6:	f002 f96d 	bl	8003ad4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80017fa:	2058      	movs	r0, #88	; 0x58
 80017fc:	f002 f986 	bl	8003b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001800:	bf00      	nop
 8001802:	3738      	adds	r7, #56	; 0x38
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40016800 	.word	0x40016800
 800180c:	40023800 	.word	0x40023800
 8001810:	40021400 	.word	0x40021400
 8001814:	40020000 	.word	0x40020000
 8001818:	40020400 	.word	0x40020400
 800181c:	40021800 	.word	0x40021800
 8001820:	40020800 	.word	0x40020800
 8001824:	40020c00 	.word	0x40020c00

08001828 <RTOS_AppGetRuntimeCounterValueFromISR>:
  RTOS_RunTimeCounter = 0;
  HAL_TIM_Base_Start_IT(&htim7);
}

uint32_t RTOS_AppGetRuntimeCounterValueFromISR(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return RTOS_RunTimeCounter;
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <RTOS_AppGetRuntimeCounterValueFromISR+0x14>)
 800182e:	681b      	ldr	r3, [r3, #0]
}
 8001830:	4618      	mov	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000634 	.word	0x20000634

08001840 <__io_putchar>:

/*Redirecting printf to USART1*/
int __io_putchar(int ch)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001848:	1d39      	adds	r1, r7, #4
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
 800184e:	2201      	movs	r2, #1
 8001850:	4803      	ldr	r0, [pc, #12]	; (8001860 <__io_putchar+0x20>)
 8001852:	f006 ffc2 	bl	80087da <HAL_UART_Transmit>
	return ch;
 8001856:	687b      	ldr	r3, [r7, #4]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200006d0 	.word	0x200006d0

08001864 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001868:	b095      	sub	sp, #84	; 0x54
 800186a:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800186c:	f002 f814 	bl	8003898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001870:	f000 f99c 	bl	8001bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001874:	f7ff fc6a 	bl	800114c <MX_GPIO_Init>
  MX_DMA2D_Init();
 8001878:	f7ff fb22 	bl	8000ec0 <MX_DMA2D_Init>
  MX_FMC_Init();
 800187c:	f7ff fb7a 	bl	8000f74 <MX_FMC_Init>
  MX_I2C3_Init();
 8001880:	f7ff fd92 	bl	80013a8 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001884:	f7ff fe3a 	bl	80014fc <MX_LTDC_Init>
  MX_SPI5_Init();
 8001888:	f000 fa34 	bl	8001cf4 <MX_SPI5_Init>
  MX_TIM1_Init();
 800188c:	f000 fc8c 	bl	80021a8 <MX_TIM1_Init>
  MX_TIM7_Init();
 8001890:	f000 fd28 	bl	80022e4 <MX_TIM7_Init>
  MX_TIM5_Init();
 8001894:	f000 fcd8 	bl	8002248 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8001898:	f000 fdb6 	bl	8002408 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /*LEDs turned on*/
  	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 800189c:	2201      	movs	r2, #1
 800189e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018a2:	48b5      	ldr	r0, [pc, #724]	; (8001b78 <main+0x314>)
 80018a4:	f003 f974 	bl	8004b90 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_14,GPIO_PIN_SET);
 80018a8:	2201      	movs	r2, #1
 80018aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018ae:	48b2      	ldr	r0, [pc, #712]	; (8001b78 <main+0x314>)
 80018b0:	f003 f96e 	bl	8004b90 <HAL_GPIO_WritePin>

 /*LCD screen initialization and test*/
	BSP_LCD_Init();
 80018b4:	f001 f9a6 	bl	8002c04 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER,LCD_FRAME_BUFFER);
 80018b8:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80018bc:	2000      	movs	r0, #0
 80018be:	f001 fa23 	bl	8002d08 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER,LCD_FRAME_BUFFER);
 80018c2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80018c6:	2001      	movs	r0, #1
 80018c8:	f001 fa1e 	bl	8002d08 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80018cc:	2001      	movs	r0, #1
 80018ce:	f001 fa7f 	bl	8002dd0 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80018d2:	f001 fc19 	bl	8003108 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80018d6:	f04f 30ff 	mov.w	r0, #4294967295
 80018da:	f001 faeb 	bl	8002eb4 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font16);
 80018de:	48a7      	ldr	r0, [pc, #668]	; (8001b7c <main+0x318>)
 80018e0:	f001 fab8 	bl	8002e54 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80018e4:	f04f 30ff 	mov.w	r0, #4294967295
 80018e8:	f001 fa9a 	bl	8002e20 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_B_TELECOM);
 80018ec:	48a4      	ldr	r0, [pc, #656]	; (8001b80 <main+0x31c>)
 80018ee:	f001 fa7f 	bl	8002df0 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)"PROJET", CENTER_MODE);
 80018f2:	f001 fac9 	bl	8002e88 <BSP_LCD_GetFont>
 80018f6:	4603      	mov	r3, r0
 80018f8:	88d9      	ldrh	r1, [r3, #6]
 80018fa:	2301      	movs	r3, #1
 80018fc:	4aa1      	ldr	r2, [pc, #644]	; (8001b84 <main+0x320>)
 80018fe:	2000      	movs	r0, #0
 8001900:	f001 fb44 	bl	8002f8c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)"SYSTEMES", CENTER_MODE);
 8001904:	f001 fac0 	bl	8002e88 <BSP_LCD_GetFont>
 8001908:	4603      	mov	r3, r0
 800190a:	88db      	ldrh	r3, [r3, #6]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	b299      	uxth	r1, r3
 8001910:	2301      	movs	r3, #1
 8001912:	4a9d      	ldr	r2, [pc, #628]	; (8001b88 <main+0x324>)
 8001914:	2000      	movs	r0, #0
 8001916:	f001 fb39 	bl	8002f8c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"TEMPS REEL", CENTER_MODE);
 800191a:	f001 fab5 	bl	8002e88 <BSP_LCD_GetFont>
 800191e:	4603      	mov	r3, r0
 8001920:	88db      	ldrh	r3, [r3, #6]
 8001922:	461a      	mov	r2, r3
 8001924:	0052      	lsls	r2, r2, #1
 8001926:	4413      	add	r3, r2
 8001928:	b299      	uxth	r1, r3
 800192a:	2301      	movs	r3, #1
 800192c:	4a97      	ldr	r2, [pc, #604]	; (8001b8c <main+0x328>)
 800192e:	2000      	movs	r0, #0
 8001930:	f001 fb2c 	bl	8002f8c <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetTextColor(LCD_G_TELECOM);
 8001934:	4896      	ldr	r0, [pc, #600]	; (8001b90 <main+0x32c>)
 8001936:	f001 fa5b 	bl	8002df0 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(0, LINE(5), (uint8_t *)"2020/2021", CENTER_MODE);
 800193a:	f001 faa5 	bl	8002e88 <BSP_LCD_GetFont>
 800193e:	4603      	mov	r3, r0
 8001940:	88db      	ldrh	r3, [r3, #6]
 8001942:	461a      	mov	r2, r3
 8001944:	0092      	lsls	r2, r2, #2
 8001946:	4413      	add	r3, r2
 8001948:	b299      	uxth	r1, r3
 800194a:	2301      	movs	r3, #1
 800194c:	4a91      	ldr	r2, [pc, #580]	; (8001b94 <main+0x330>)
 800194e:	2000      	movs	r0, #0
 8001950:	f001 fb1c 	bl	8002f8c <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetTextColor(LCD_R_TELECOM);
 8001954:	4890      	ldr	r0, [pc, #576]	; (8001b98 <main+0x334>)
 8001956:	f001 fa4b 	bl	8002df0 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(0, LINE(7), (uint8_t *)"TELECOM STE", CENTER_MODE);
 800195a:	f001 fa95 	bl	8002e88 <BSP_LCD_GetFont>
 800195e:	4603      	mov	r3, r0
 8001960:	88db      	ldrh	r3, [r3, #6]
 8001962:	461a      	mov	r2, r3
 8001964:	00d2      	lsls	r2, r2, #3
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	b299      	uxth	r1, r3
 800196a:	2301      	movs	r3, #1
 800196c:	4a8b      	ldr	r2, [pc, #556]	; (8001b9c <main+0x338>)
 800196e:	2000      	movs	r0, #0
 8001970:	f001 fb0c 	bl	8002f8c <BSP_LCD_DisplayStringAt>


	HAL_Delay(2000);
 8001974:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001978:	f001 ffd0 	bl	800391c <HAL_Delay>
	BSP_LCD_SetFont(&Font12);
 800197c:	4888      	ldr	r0, [pc, #544]	; (8001ba0 <main+0x33c>)
 800197e:	f001 fa69 	bl	8002e54 <BSP_LCD_SetFont>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001982:	f04f 30ff 	mov.w	r0, #4294967295
 8001986:	f001 fa95 	bl	8002eb4 <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800198a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800198e:	f001 fa2f 	bl	8002df0 <BSP_LCD_SetTextColor>

/*LEDs turned off*/
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001998:	4877      	ldr	r0, [pc, #476]	; (8001b78 <main+0x314>)
 800199a:	f003 f8f9 	bl	8004b90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_14,GPIO_PIN_RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019a4:	4874      	ldr	r0, [pc, #464]	; (8001b78 <main+0x314>)
 80019a6:	f003 f8f3 	bl	8004b90 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

	char adresse[10];
	I2C_Scan(&hi2c3, adresse);
 80019aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ae:	4619      	mov	r1, r3
 80019b0:	487c      	ldr	r0, [pc, #496]	; (8001ba4 <main+0x340>)
 80019b2:	f008 f923 	bl	8009bfc <I2C_Scan>
	Init_BMP280(&hi2c3);
 80019b6:	487b      	ldr	r0, [pc, #492]	; (8001ba4 <main+0x340>)
 80019b8:	f008 f948 	bl	8009c4c <Init_BMP280>
	Init_MPU9250(&hi2c3);
 80019bc:	4879      	ldr	r0, [pc, #484]	; (8001ba4 <main+0x340>)
 80019be:	f008 f975 	bl	8009cac <Init_MPU9250>
	BSP_LCD_SetFont(&Font16);
 80019c2:	486e      	ldr	r0, [pc, #440]	; (8001b7c <main+0x318>)
 80019c4:	f001 fa46 	bl	8002e54 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80019c8:	f04f 30ff 	mov.w	r0, #4294967295
 80019cc:	f001 fa28 	bl	8002e20 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_B_TELECOM);
 80019d0:	486b      	ldr	r0, [pc, #428]	; (8001b80 <main+0x31c>)
 80019d2:	f001 fa0d 	bl	8002df0 <BSP_LCD_SetTextColor>
	I2C_Scan(&hi2c3, adresse); // On fait un deuxime scan pour dtecter l'activation du magntomtre
 80019d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019da:	4619      	mov	r1, r3
 80019dc:	4871      	ldr	r0, [pc, #452]	; (8001ba4 <main+0x340>)
 80019de:	f008 f90d 	bl	8009bfc <I2C_Scan>
	uint8_t hal_mem = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint16_t hal_ax, hal_ay, hal_az, hal_omegax, hal_omegay, hal_omegaz, hal_Bx, hal_By, hal_Bz, hal_temperature, hal_pression;

	if(HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, WHO_AM_I_MPU9250, sizeof(char), &hal_mem, sizeof(uint8_t), 1000) == HAL_ERROR) {
 80019e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ec:	9302      	str	r3, [sp, #8]
 80019ee:	2301      	movs	r3, #1
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	f107 0323 	add.w	r3, r7, #35	; 0x23
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2301      	movs	r3, #1
 80019fa:	2275      	movs	r2, #117	; 0x75
 80019fc:	21d0      	movs	r1, #208	; 0xd0
 80019fe:	4869      	ldr	r0, [pc, #420]	; (8001ba4 <main+0x340>)
 8001a00:	f003 fb1e 	bl	8005040 <HAL_I2C_Mem_Read>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d101      	bne.n	8001a0e <main+0x1aa>
		Error_Handler();
 8001a0a:	f000 f96b 	bl	8001ce4 <Error_Handler>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, ACCEL_XOUT_L, 1, &hal_ax, 2, 1.5);
 8001a0e:	2301      	movs	r3, #1
 8001a10:	9302      	str	r3, [sp, #8]
 8001a12:	2302      	movs	r3, #2
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	f107 0320 	add.w	r3, r7, #32
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	223c      	movs	r2, #60	; 0x3c
 8001a20:	21d0      	movs	r1, #208	; 0xd0
 8001a22:	4860      	ldr	r0, [pc, #384]	; (8001ba4 <main+0x340>)
 8001a24:	f003 fb0c 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, ACCEL_YOUT_L, 1, &hal_ay, 2, 1.5);
 8001a28:	2301      	movs	r3, #1
 8001a2a:	9302      	str	r3, [sp, #8]
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	9301      	str	r3, [sp, #4]
 8001a30:	f107 031e 	add.w	r3, r7, #30
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	2301      	movs	r3, #1
 8001a38:	223e      	movs	r2, #62	; 0x3e
 8001a3a:	21d0      	movs	r1, #208	; 0xd0
 8001a3c:	4859      	ldr	r0, [pc, #356]	; (8001ba4 <main+0x340>)
 8001a3e:	f003 faff 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, ACCEL_ZOUT_L, 1, &hal_az, 2, 1.5);
 8001a42:	2301      	movs	r3, #1
 8001a44:	9302      	str	r3, [sp, #8]
 8001a46:	2302      	movs	r3, #2
 8001a48:	9301      	str	r3, [sp, #4]
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	2301      	movs	r3, #1
 8001a52:	2240      	movs	r2, #64	; 0x40
 8001a54:	21d0      	movs	r1, #208	; 0xd0
 8001a56:	4853      	ldr	r0, [pc, #332]	; (8001ba4 <main+0x340>)
 8001a58:	f003 faf2 	bl	8005040 <HAL_I2C_Mem_Read>

	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, GYRO_XOUT_L, 1, &hal_omegax, 2, 1.5);
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	9302      	str	r3, [sp, #8]
 8001a60:	2302      	movs	r3, #2
 8001a62:	9301      	str	r3, [sp, #4]
 8001a64:	f107 031a 	add.w	r3, r7, #26
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	2244      	movs	r2, #68	; 0x44
 8001a6e:	21d0      	movs	r1, #208	; 0xd0
 8001a70:	484c      	ldr	r0, [pc, #304]	; (8001ba4 <main+0x340>)
 8001a72:	f003 fae5 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, GYRO_YOUT_L, 1, &hal_omegay, 2, 1.5);
 8001a76:	2301      	movs	r3, #1
 8001a78:	9302      	str	r3, [sp, #8]
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	f107 0318 	add.w	r3, r7, #24
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	2301      	movs	r3, #1
 8001a86:	2246      	movs	r2, #70	; 0x46
 8001a88:	21d0      	movs	r1, #208	; 0xd0
 8001a8a:	4846      	ldr	r0, [pc, #280]	; (8001ba4 <main+0x340>)
 8001a8c:	f003 fad8 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, GYRO_ZOUT_L, 1, &hal_omegaz, 2, 1.5);
 8001a90:	2301      	movs	r3, #1
 8001a92:	9302      	str	r3, [sp, #8]
 8001a94:	2302      	movs	r3, #2
 8001a96:	9301      	str	r3, [sp, #4]
 8001a98:	f107 0316 	add.w	r3, r7, #22
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	2248      	movs	r2, #72	; 0x48
 8001aa2:	21d0      	movs	r1, #208	; 0xd0
 8001aa4:	483f      	ldr	r0, [pc, #252]	; (8001ba4 <main+0x340>)
 8001aa6:	f003 facb 	bl	8005040 <HAL_I2C_Mem_Read>

	  HAL_I2C_Mem_Read(&hi2c3, MAGNETO_ADD, ACCEL_XOUT_L, 1, &hal_Bx, 2, 1.5);
 8001aaa:	2301      	movs	r3, #1
 8001aac:	9302      	str	r3, [sp, #8]
 8001aae:	2302      	movs	r3, #2
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	2301      	movs	r3, #1
 8001aba:	223c      	movs	r2, #60	; 0x3c
 8001abc:	2118      	movs	r1, #24
 8001abe:	4839      	ldr	r0, [pc, #228]	; (8001ba4 <main+0x340>)
 8001ac0:	f003 fabe 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MAGNETO_ADD, ACCEL_YOUT_L, 1, &hal_By, 2, 1.5);
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	9302      	str	r3, [sp, #8]
 8001ac8:	2302      	movs	r3, #2
 8001aca:	9301      	str	r3, [sp, #4]
 8001acc:	f107 0312 	add.w	r3, r7, #18
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	223e      	movs	r2, #62	; 0x3e
 8001ad6:	2118      	movs	r1, #24
 8001ad8:	4832      	ldr	r0, [pc, #200]	; (8001ba4 <main+0x340>)
 8001ada:	f003 fab1 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MAGNETO_ADD, ACCEL_ZOUT_L, 1, &hal_Bz, 2, 1.5);
 8001ade:	2301      	movs	r3, #1
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	f107 0310 	add.w	r3, r7, #16
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	2301      	movs	r3, #1
 8001aee:	2240      	movs	r2, #64	; 0x40
 8001af0:	2118      	movs	r1, #24
 8001af2:	482c      	ldr	r0, [pc, #176]	; (8001ba4 <main+0x340>)
 8001af4:	f003 faa4 	bl	8005040 <HAL_I2C_Mem_Read>

	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, TEMP_OUT_L, 1, &hal_temperature, 2, 1.5);
 8001af8:	2301      	movs	r3, #1
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2302      	movs	r3, #2
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	f107 030e 	add.w	r3, r7, #14
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	2301      	movs	r3, #1
 8001b08:	2242      	movs	r2, #66	; 0x42
 8001b0a:	21d0      	movs	r1, #208	; 0xd0
 8001b0c:	4825      	ldr	r0, [pc, #148]	; (8001ba4 <main+0x340>)
 8001b0e:	f003 fa97 	bl	8005040 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c3, MAGNETO_ADD, TEMP_OUT_L, 1, &hal_pression, 2, 1.5);
 8001b12:	2301      	movs	r3, #1
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	2302      	movs	r3, #2
 8001b18:	9301      	str	r3, [sp, #4]
 8001b1a:	f107 030c 	add.w	r3, r7, #12
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2301      	movs	r3, #1
 8001b22:	2242      	movs	r2, #66	; 0x42
 8001b24:	2118      	movs	r1, #24
 8001b26:	481f      	ldr	r0, [pc, #124]	; (8001ba4 <main+0x340>)
 8001b28:	f003 fa8a 	bl	8005040 <HAL_I2C_Mem_Read>

	  printf("A(%d; %d; %d) | Omega(%d; %d; %d) | B(%d; %d; %d) | Temperature : %d | Pression : %d  \r\n", hal_ax, hal_ay, hal_az, hal_omegax, hal_omegay, hal_omegaz, hal_Bx, hal_By, hal_Bz, hal_temperature, hal_pression);
 8001b2c:	8c3b      	ldrh	r3, [r7, #32]
 8001b2e:	469e      	mov	lr, r3
 8001b30:	8bfb      	ldrh	r3, [r7, #30]
 8001b32:	4698      	mov	r8, r3
 8001b34:	8bbb      	ldrh	r3, [r7, #28]
 8001b36:	4699      	mov	r9, r3
 8001b38:	8b7b      	ldrh	r3, [r7, #26]
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	8b3a      	ldrh	r2, [r7, #24]
 8001b3e:	8af9      	ldrh	r1, [r7, #22]
 8001b40:	8ab8      	ldrh	r0, [r7, #20]
 8001b42:	8a7c      	ldrh	r4, [r7, #18]
 8001b44:	8a3d      	ldrh	r5, [r7, #16]
 8001b46:	89fe      	ldrh	r6, [r7, #14]
 8001b48:	f8b7 c00c 	ldrh.w	ip, [r7, #12]
 8001b4c:	4663      	mov	r3, ip
 8001b4e:	9307      	str	r3, [sp, #28]
 8001b50:	9606      	str	r6, [sp, #24]
 8001b52:	9505      	str	r5, [sp, #20]
 8001b54:	9404      	str	r4, [sp, #16]
 8001b56:	9003      	str	r0, [sp, #12]
 8001b58:	9102      	str	r1, [sp, #8]
 8001b5a:	9201      	str	r2, [sp, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	464b      	mov	r3, r9
 8001b62:	4642      	mov	r2, r8
 8001b64:	4671      	mov	r1, lr
 8001b66:	4810      	ldr	r0, [pc, #64]	; (8001ba8 <main+0x344>)
 8001b68:	f008 fda6 	bl	800a6b8 <iprintf>

	  HAL_Delay(1000);
 8001b6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b70:	f001 fed4 	bl	800391c <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c3, MPU_ADD, ACCEL_XOUT_L, 1, &hal_ax, 2, 1.5);
 8001b74:	e74b      	b.n	8001a0e <main+0x1aa>
 8001b76:	bf00      	nop
 8001b78:	40021800 	.word	0x40021800
 8001b7c:	20000048 	.word	0x20000048
 8001b80:	ff065784 	.word	0xff065784
 8001b84:	0800c7b0 	.word	0x0800c7b0
 8001b88:	0800c7b8 	.word	0x0800c7b8
 8001b8c:	0800c7c4 	.word	0x0800c7c4
 8001b90:	ff81b835 	.word	0xff81b835
 8001b94:	0800c7d0 	.word	0x0800c7d0
 8001b98:	ff813c2f 	.word	0xff813c2f
 8001b9c:	0800c7dc 	.word	0x0800c7dc
 8001ba0:	20000050 	.word	0x20000050
 8001ba4:	20000538 	.word	0x20000538
 8001ba8:	0800c7e8 	.word	0x0800c7e8

08001bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b0a0      	sub	sp, #128	; 0x80
 8001bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bb2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001bb6:	2230      	movs	r2, #48	; 0x30
 8001bb8:	2100      	movs	r1, #0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f008 f90a 	bl	8009dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	2230      	movs	r2, #48	; 0x30
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f008 f8fb 	bl	8009dd4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	4b35      	ldr	r3, [pc, #212]	; (8001cb8 <SystemClock_Config+0x10c>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	4a34      	ldr	r2, [pc, #208]	; (8001cb8 <SystemClock_Config+0x10c>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bec:	6413      	str	r3, [r2, #64]	; 0x40
 8001bee:	4b32      	ldr	r3, [pc, #200]	; (8001cb8 <SystemClock_Config+0x10c>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <SystemClock_Config+0x110>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a2e      	ldr	r2, [pc, #184]	; (8001cbc <SystemClock_Config+0x110>)
 8001c04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	4b2c      	ldr	r3, [pc, #176]	; (8001cbc <SystemClock_Config+0x110>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c16:	2301      	movs	r3, #1
 8001c18:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c1e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c20:	2302      	movs	r3, #2
 8001c22:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c24:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c28:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001c2e:	23b4      	movs	r3, #180	; 0xb4
 8001c30:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c32:	2302      	movs	r3, #2
 8001c34:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001c36:	2303      	movs	r3, #3
 8001c38:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c3a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f004 fd0a 	bl	8006658 <HAL_RCC_OscConfig>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001c4a:	f000 f84b 	bl	8001ce4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c4e:	f004 fcb3 	bl	80065b8 <HAL_PWREx_EnableOverDrive>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001c58:	f000 f844 	bl	8001ce4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c5c:	230f      	movs	r3, #15
 8001c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c60:	2302      	movs	r3, #2
 8001c62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c64:	2300      	movs	r3, #0
 8001c66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c68:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c6c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c72:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c74:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c78:	2105      	movs	r1, #5
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f004 ff5c 	bl	8006b38 <HAL_RCC_ClockConfig>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <SystemClock_Config+0xde>
  {
    Error_Handler();
 8001c86:	f000 f82d 	bl	8001ce4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001c8a:	2308      	movs	r3, #8
 8001c8c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 60;
 8001c8e:	233c      	movs	r3, #60	; 0x3c
 8001c90:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001c92:	2305      	movs	r3, #5
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8001c96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c9a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f005 f977 	bl	8006f94 <HAL_RCCEx_PeriphCLKConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <SystemClock_Config+0x104>
  {
    Error_Handler();
 8001cac:	f000 f81a 	bl	8001ce4 <Error_Handler>
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3780      	adds	r7, #128	; 0x80
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40007000 	.word	0x40007000

08001cc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a04      	ldr	r2, [pc, #16]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d101      	bne.n	8001cd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001cd2:	f001 fe03 	bl	80038dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40001000 	.word	0x40001000

08001ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001cf8:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001cfa:	4a18      	ldr	r2, [pc, #96]	; (8001d5c <MX_SPI5_Init+0x68>)
 8001cfc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d04:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001d06:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d0c:	4b12      	ldr	r3, [pc, #72]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d12:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d18:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001d1e:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d24:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d28:	2218      	movs	r2, #24
 8001d2a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d2c:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d38:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001d3e:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d40:	220a      	movs	r2, #10
 8001d42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001d44:	4804      	ldr	r0, [pc, #16]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d46:	f005 fb62 	bl	800740e <HAL_SPI_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001d50:	f7ff ffc8 	bl	8001ce4 <Error_Handler>
  }

}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000638 	.word	0x20000638
 8001d5c:	40015000 	.word	0x40015000

08001d60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	; 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a19      	ldr	r2, [pc, #100]	; (8001de4 <HAL_SPI_MspInit+0x84>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d12c      	bne.n	8001ddc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <HAL_SPI_MspInit+0x88>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	4a17      	ldr	r2, [pc, #92]	; (8001de8 <HAL_SPI_MspInit+0x88>)
 8001d8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d90:	6453      	str	r3, [r2, #68]	; 0x44
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <HAL_SPI_MspInit+0x88>)
 8001d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_SPI_MspInit+0x88>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a10      	ldr	r2, [pc, #64]	; (8001de8 <HAL_SPI_MspInit+0x88>)
 8001da8:	f043 0320 	orr.w	r3, r3, #32
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <HAL_SPI_MspInit+0x88>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0320 	and.w	r3, r3, #32
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001dba:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001dcc:	2305      	movs	r3, #5
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4805      	ldr	r0, [pc, #20]	; (8001dec <HAL_SPI_MspInit+0x8c>)
 8001dd8:	f002 fc22 	bl	8004620 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001ddc:	bf00      	nop
 8001dde:	3728      	adds	r7, #40	; 0x28
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40015000 	.word	0x40015000
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40021400 	.word	0x40021400

08001df0 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <HAL_SPI_MspDeInit+0x30>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d10a      	bne.n	8001e18 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001e02:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <HAL_SPI_MspDeInit+0x34>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <HAL_SPI_MspDeInit+0x34>)
 8001e08:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001e0c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001e0e:	f44f 7160 	mov.w	r1, #896	; 0x380
 8001e12:	4805      	ldr	r0, [pc, #20]	; (8001e28 <HAL_SPI_MspDeInit+0x38>)
 8001e14:	f002 fdb0 	bl	8004978 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40015000 	.word	0x40015000
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40021400 	.word	0x40021400

08001e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <HAL_MspInit+0x54>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3a:	4a11      	ldr	r2, [pc, #68]	; (8001e80 <HAL_MspInit+0x54>)
 8001e3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e40:	6453      	str	r3, [r2, #68]	; 0x44
 8001e42:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <HAL_MspInit+0x54>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	603b      	str	r3, [r7, #0]
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <HAL_MspInit+0x54>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	4a0a      	ldr	r2, [pc, #40]	; (8001e80 <HAL_MspInit+0x54>)
 8001e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <HAL_MspInit+0x54>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	210f      	movs	r1, #15
 8001e6e:	f06f 0001 	mvn.w	r0, #1
 8001e72:	f001 fe2f 	bl	8003ad4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800

08001e84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08c      	sub	sp, #48	; 0x30
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001e94:	2200      	movs	r2, #0
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	2036      	movs	r0, #54	; 0x36
 8001e9a:	f001 fe1b 	bl	8003ad4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e9e:	2036      	movs	r0, #54	; 0x36
 8001ea0:	f001 fe34 	bl	8003b0c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	4b1f      	ldr	r3, [pc, #124]	; (8001f28 <HAL_InitTick+0xa4>)
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eac:	4a1e      	ldr	r2, [pc, #120]	; (8001f28 <HAL_InitTick+0xa4>)
 8001eae:	f043 0310 	orr.w	r3, r3, #16
 8001eb2:	6413      	str	r3, [r2, #64]	; 0x40
 8001eb4:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <HAL_InitTick+0xa4>)
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb8:	f003 0310 	and.w	r3, r3, #16
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ec0:	f107 0210 	add.w	r2, r7, #16
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	4611      	mov	r1, r2
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f005 f830 	bl	8006f30 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001ed0:	f005 f806 	bl	8006ee0 <HAL_RCC_GetPCLK1Freq>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001edc:	4a13      	ldr	r2, [pc, #76]	; (8001f2c <HAL_InitTick+0xa8>)
 8001ede:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee2:	0c9b      	lsrs	r3, r3, #18
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <HAL_InitTick+0xac>)
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <HAL_InitTick+0xb0>)
 8001eec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <HAL_InitTick+0xac>)
 8001ef0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ef4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ef6:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <HAL_InitTick+0xac>)
 8001ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001efa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001efc:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <HAL_InitTick+0xac>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f02:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <HAL_InitTick+0xac>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001f08:	4809      	ldr	r0, [pc, #36]	; (8001f30 <HAL_InitTick+0xac>)
 8001f0a:	f006 f80b 	bl	8007f24 <HAL_TIM_Base_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d104      	bne.n	8001f1e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001f14:	4806      	ldr	r0, [pc, #24]	; (8001f30 <HAL_InitTick+0xac>)
 8001f16:	f006 f830 	bl	8007f7a <HAL_TIM_Base_Start_IT>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	e000      	b.n	8001f20 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3730      	adds	r7, #48	; 0x30
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	431bde83 	.word	0x431bde83
 8001f30:	20000690 	.word	0x20000690
 8001f34:	40001000 	.word	0x40001000

08001f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f46:	b480      	push	{r7}
 8001f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f4a:	e7fe      	b.n	8001f4a <HardFault_Handler+0x4>

08001f4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f50:	e7fe      	b.n	8001f50 <MemManage_Handler+0x4>

08001f52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f52:	b480      	push	{r7}
 8001f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f56:	e7fe      	b.n	8001f56 <BusFault_Handler+0x4>

08001f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f5c:	e7fe      	b.n	8001f5c <UsageFault_Handler+0x4>

08001f5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <USART1_IRQHandler+0x10>)
 8001f72:	f006 fccb 	bl	800890c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200006d0 	.word	0x200006d0

08001f80 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001f84:	4802      	ldr	r0, [pc, #8]	; (8001f90 <TIM5_IRQHandler+0x10>)
 8001f86:	f006 f81c 	bl	8007fc2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000710 	.word	0x20000710

08001f94 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f98:	4802      	ldr	r0, [pc, #8]	; (8001fa4 <TIM6_DAC_IRQHandler+0x10>)
 8001f9a:	f006 f812 	bl	8007fc2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000690 	.word	0x20000690

08001fa8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	RTOS_RunTimeCounter++;
 8001fac:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <TIM7_IRQHandler+0x18>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	4a03      	ldr	r2, [pc, #12]	; (8001fc0 <TIM7_IRQHandler+0x18>)
 8001fb4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001fb6:	4803      	ldr	r0, [pc, #12]	; (8001fc4 <TIM7_IRQHandler+0x1c>)
 8001fb8:	f006 f803 	bl	8007fc2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000634 	.word	0x20000634
 8001fc4:	20000790 	.word	0x20000790

08001fc8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001fcc:	4802      	ldr	r0, [pc, #8]	; (8001fd8 <LTDC_IRQHandler+0x10>)
 8001fce:	f004 f831 	bl	8006034 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	2000058c 	.word	0x2000058c

08001fdc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <DMA2D_IRQHandler+0x10>)
 8001fe2:	f002 f8de 	bl	80041a2 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	200004c4 	.word	0x200004c4

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
	return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_kill>:

int _kill(int pid, int sig)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800200a:	f007 feab 	bl	8009d64 <__errno>
 800200e:	4603      	mov	r3, r0
 8002010:	2216      	movs	r2, #22
 8002012:	601a      	str	r2, [r3, #0]
	return -1;
 8002014:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_exit>:

void _exit (int status)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002028:	f04f 31ff 	mov.w	r1, #4294967295
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ffe7 	bl	8002000 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002032:	e7fe      	b.n	8002032 <_exit+0x12>

08002034 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00a      	b.n	800205c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002046:	f3af 8000 	nop.w
 800204a:	4601      	mov	r1, r0
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	1c5a      	adds	r2, r3, #1
 8002050:	60ba      	str	r2, [r7, #8]
 8002052:	b2ca      	uxtb	r2, r1
 8002054:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	429a      	cmp	r2, r3
 8002062:	dbf0      	blt.n	8002046 <_read+0x12>
	}

return len;
 8002064:	687b      	ldr	r3, [r7, #4]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b086      	sub	sp, #24
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	e009      	b.n	8002094 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff fbd9 	bl	8001840 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	3301      	adds	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf1      	blt.n	8002080 <_write+0x12>
	}
	return len;
 800209c:	687b      	ldr	r3, [r7, #4]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_close>:

int _close(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
	return -1;
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ce:	605a      	str	r2, [r3, #4]
	return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <_isatty>:

int _isatty(int file)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
	return 1;
 80020e6:	2301      	movs	r3, #1
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
	return 0;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
	...

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	; (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	; (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	; (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	; (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f007 fe10 	bl	8009d64 <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	; (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	; (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20030000 	.word	0x20030000
 8002170:	00000400 	.word	0x00000400
 8002174:	20000254 	.word	0x20000254
 8002178:	20000890 	.word	0x20000890

0800217c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <SystemInit+0x28>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002186:	4a07      	ldr	r2, [pc, #28]	; (80021a4 <SystemInit+0x28>)
 8002188:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800218c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002190:	4b04      	ldr	r3, [pc, #16]	; (80021a4 <SystemInit+0x28>)
 8002192:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002196:	609a      	str	r2, [r3, #8]
#endif
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021bc:	463b      	mov	r3, r7
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80021c4:	4b1e      	ldr	r3, [pc, #120]	; (8002240 <MX_TIM1_Init+0x98>)
 80021c6:	4a1f      	ldr	r2, [pc, #124]	; (8002244 <MX_TIM1_Init+0x9c>)
 80021c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80021ca:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <MX_TIM1_Init+0x98>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d0:	4b1b      	ldr	r3, [pc, #108]	; (8002240 <MX_TIM1_Init+0x98>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80021d6:	4b1a      	ldr	r3, [pc, #104]	; (8002240 <MX_TIM1_Init+0x98>)
 80021d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021de:	4b18      	ldr	r3, [pc, #96]	; (8002240 <MX_TIM1_Init+0x98>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021e4:	4b16      	ldr	r3, [pc, #88]	; (8002240 <MX_TIM1_Init+0x98>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ea:	4b15      	ldr	r3, [pc, #84]	; (8002240 <MX_TIM1_Init+0x98>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021f0:	4813      	ldr	r0, [pc, #76]	; (8002240 <MX_TIM1_Init+0x98>)
 80021f2:	f005 fe97 	bl	8007f24 <HAL_TIM_Base_Init>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80021fc:	f7ff fd72 	bl	8001ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002200:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002204:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002206:	f107 0308 	add.w	r3, r7, #8
 800220a:	4619      	mov	r1, r3
 800220c:	480c      	ldr	r0, [pc, #48]	; (8002240 <MX_TIM1_Init+0x98>)
 800220e:	f005 ffe0 	bl	80081d2 <HAL_TIM_ConfigClockSource>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002218:	f7ff fd64 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221c:	2300      	movs	r3, #0
 800221e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002220:	2300      	movs	r3, #0
 8002222:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002224:	463b      	mov	r3, r7
 8002226:	4619      	mov	r1, r3
 8002228:	4805      	ldr	r0, [pc, #20]	; (8002240 <MX_TIM1_Init+0x98>)
 800222a:	f006 f9f9 	bl	8008620 <HAL_TIMEx_MasterConfigSynchronization>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002234:	f7ff fd56 	bl	8001ce4 <Error_Handler>
  }

}
 8002238:	bf00      	nop
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000750 	.word	0x20000750
 8002244:	40010000 	.word	0x40010000

08002248 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800224e:	f107 0308 	add.w	r3, r7, #8
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225c:	463b      	mov	r3, r7
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8002264:	4b1d      	ldr	r3, [pc, #116]	; (80022dc <MX_TIM5_Init+0x94>)
 8002266:	4a1e      	ldr	r2, [pc, #120]	; (80022e0 <MX_TIM5_Init+0x98>)
 8002268:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800226a:	4b1c      	ldr	r3, [pc, #112]	; (80022dc <MX_TIM5_Init+0x94>)
 800226c:	2200      	movs	r2, #0
 800226e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002270:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <MX_TIM5_Init+0x94>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002276:	4b19      	ldr	r3, [pc, #100]	; (80022dc <MX_TIM5_Init+0x94>)
 8002278:	f04f 32ff 	mov.w	r2, #4294967295
 800227c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800227e:	4b17      	ldr	r3, [pc, #92]	; (80022dc <MX_TIM5_Init+0x94>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002284:	4b15      	ldr	r3, [pc, #84]	; (80022dc <MX_TIM5_Init+0x94>)
 8002286:	2200      	movs	r2, #0
 8002288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800228a:	4814      	ldr	r0, [pc, #80]	; (80022dc <MX_TIM5_Init+0x94>)
 800228c:	f005 fe4a 	bl	8007f24 <HAL_TIM_Base_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002296:	f7ff fd25 	bl	8001ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800229a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800229e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80022a0:	f107 0308 	add.w	r3, r7, #8
 80022a4:	4619      	mov	r1, r3
 80022a6:	480d      	ldr	r0, [pc, #52]	; (80022dc <MX_TIM5_Init+0x94>)
 80022a8:	f005 ff93 	bl	80081d2 <HAL_TIM_ConfigClockSource>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80022b2:	f7ff fd17 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ba:	2300      	movs	r3, #0
 80022bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022be:	463b      	mov	r3, r7
 80022c0:	4619      	mov	r1, r3
 80022c2:	4806      	ldr	r0, [pc, #24]	; (80022dc <MX_TIM5_Init+0x94>)
 80022c4:	f006 f9ac 	bl	8008620 <HAL_TIMEx_MasterConfigSynchronization>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80022ce:	f7ff fd09 	bl	8001ce4 <Error_Handler>
  }

}
 80022d2:	bf00      	nop
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000710 	.word	0x20000710
 80022e0:	40000c00 	.word	0x40000c00

080022e4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ea:	463b      	mov	r3, r7
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 80022f2:	4b15      	ldr	r3, [pc, #84]	; (8002348 <MX_TIM7_Init+0x64>)
 80022f4:	4a15      	ldr	r2, [pc, #84]	; (800234c <MX_TIM7_Init+0x68>)
 80022f6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80022f8:	4b13      	ldr	r3, [pc, #76]	; (8002348 <MX_TIM7_Init+0x64>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fe:	4b12      	ldr	r3, [pc, #72]	; (8002348 <MX_TIM7_Init+0x64>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002304:	4b10      	ldr	r3, [pc, #64]	; (8002348 <MX_TIM7_Init+0x64>)
 8002306:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800230a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800230c:	4b0e      	ldr	r3, [pc, #56]	; (8002348 <MX_TIM7_Init+0x64>)
 800230e:	2200      	movs	r2, #0
 8002310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002312:	480d      	ldr	r0, [pc, #52]	; (8002348 <MX_TIM7_Init+0x64>)
 8002314:	f005 fe06 	bl	8007f24 <HAL_TIM_Base_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800231e:	f7ff fce1 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002322:	2300      	movs	r3, #0
 8002324:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002326:	2300      	movs	r3, #0
 8002328:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800232a:	463b      	mov	r3, r7
 800232c:	4619      	mov	r1, r3
 800232e:	4806      	ldr	r0, [pc, #24]	; (8002348 <MX_TIM7_Init+0x64>)
 8002330:	f006 f976 	bl	8008620 <HAL_TIMEx_MasterConfigSynchronization>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800233a:	f7ff fcd3 	bl	8001ce4 <Error_Handler>
  }

}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000790 	.word	0x20000790
 800234c:	40001400 	.word	0x40001400

08002350 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a26      	ldr	r2, [pc, #152]	; (80023f8 <HAL_TIM_Base_MspInit+0xa8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d10e      	bne.n	8002380 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	4b25      	ldr	r3, [pc, #148]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236a:	4a24      	ldr	r2, [pc, #144]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	6453      	str	r3, [r2, #68]	; 0x44
 8002372:	4b22      	ldr	r3, [pc, #136]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800237e:	e036      	b.n	80023ee <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM5)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a1e      	ldr	r2, [pc, #120]	; (8002400 <HAL_TIM_Base_MspInit+0xb0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d116      	bne.n	80023b8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	4b1b      	ldr	r3, [pc, #108]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	4a1a      	ldr	r2, [pc, #104]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	6413      	str	r3, [r2, #64]	; 0x40
 800239a:	4b18      	ldr	r3, [pc, #96]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80023a6:	2200      	movs	r2, #0
 80023a8:	2105      	movs	r1, #5
 80023aa:	2032      	movs	r0, #50	; 0x32
 80023ac:	f001 fb92 	bl	8003ad4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80023b0:	2032      	movs	r0, #50	; 0x32
 80023b2:	f001 fbab 	bl	8003b0c <HAL_NVIC_EnableIRQ>
}
 80023b6:	e01a      	b.n	80023ee <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM7)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a11      	ldr	r2, [pc, #68]	; (8002404 <HAL_TIM_Base_MspInit+0xb4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d115      	bne.n	80023ee <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	4a0c      	ldr	r2, [pc, #48]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 80023cc:	f043 0320 	orr.w	r3, r3, #32
 80023d0:	6413      	str	r3, [r2, #64]	; 0x40
 80023d2:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <HAL_TIM_Base_MspInit+0xac>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f003 0320 	and.w	r3, r3, #32
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2105      	movs	r1, #5
 80023e2:	2037      	movs	r0, #55	; 0x37
 80023e4:	f001 fb76 	bl	8003ad4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80023e8:	2037      	movs	r0, #55	; 0x37
 80023ea:	f001 fb8f 	bl	8003b0c <HAL_NVIC_EnableIRQ>
}
 80023ee:	bf00      	nop
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40010000 	.word	0x40010000
 80023fc:	40023800 	.word	0x40023800
 8002400:	40000c00 	.word	0x40000c00
 8002404:	40001400 	.word	0x40001400

08002408 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800240c:	4b11      	ldr	r3, [pc, #68]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 800240e:	4a12      	ldr	r2, [pc, #72]	; (8002458 <MX_USART1_UART_Init+0x50>)
 8002410:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002412:	4b10      	ldr	r3, [pc, #64]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 8002414:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002418:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800241a:	4b0e      	ldr	r3, [pc, #56]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 800241c:	2200      	movs	r2, #0
 800241e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 8002422:	2200      	movs	r2, #0
 8002424:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002426:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 800242e:	220c      	movs	r2, #12
 8002430:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 8002434:	2200      	movs	r2, #0
 8002436:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002438:	4b06      	ldr	r3, [pc, #24]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 800243a:	2200      	movs	r2, #0
 800243c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800243e:	4805      	ldr	r0, [pc, #20]	; (8002454 <MX_USART1_UART_Init+0x4c>)
 8002440:	f006 f97e 	bl	8008740 <HAL_UART_Init>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800244a:	f7ff fc4b 	bl	8001ce4 <Error_Handler>
  }

}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200006d0 	.word	0x200006d0
 8002458:	40011000 	.word	0x40011000

0800245c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08a      	sub	sp, #40	; 0x28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a1d      	ldr	r2, [pc, #116]	; (80024f0 <HAL_UART_MspInit+0x94>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d134      	bne.n	80024e8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	613b      	str	r3, [r7, #16]
 8002482:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <HAL_UART_MspInit+0x98>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	4a1b      	ldr	r2, [pc, #108]	; (80024f4 <HAL_UART_MspInit+0x98>)
 8002488:	f043 0310 	orr.w	r3, r3, #16
 800248c:	6453      	str	r3, [r2, #68]	; 0x44
 800248e:	4b19      	ldr	r3, [pc, #100]	; (80024f4 <HAL_UART_MspInit+0x98>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	613b      	str	r3, [r7, #16]
 8002498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	4b15      	ldr	r3, [pc, #84]	; (80024f4 <HAL_UART_MspInit+0x98>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	4a14      	ldr	r2, [pc, #80]	; (80024f4 <HAL_UART_MspInit+0x98>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	6313      	str	r3, [r2, #48]	; 0x30
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <HAL_UART_MspInit+0x98>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80024b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024bc:	2302      	movs	r3, #2
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c4:	2303      	movs	r3, #3
 80024c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024c8:	2307      	movs	r3, #7
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	4619      	mov	r1, r3
 80024d2:	4809      	ldr	r0, [pc, #36]	; (80024f8 <HAL_UART_MspInit+0x9c>)
 80024d4:	f002 f8a4 	bl	8004620 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2105      	movs	r1, #5
 80024dc:	2025      	movs	r0, #37	; 0x25
 80024de:	f001 faf9 	bl	8003ad4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024e2:	2025      	movs	r0, #37	; 0x25
 80024e4:	f001 fb12 	bl	8003b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80024e8:	bf00      	nop
 80024ea:	3728      	adds	r7, #40	; 0x28
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40011000 	.word	0x40011000
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40020000 	.word	0x40020000

080024fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80024fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002534 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002500:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002502:	e003      	b.n	800250c <LoopCopyDataInit>

08002504 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002506:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002508:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800250a:	3104      	adds	r1, #4

0800250c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800250c:	480b      	ldr	r0, [pc, #44]	; (800253c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800250e:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002510:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002512:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002514:	d3f6      	bcc.n	8002504 <CopyDataInit>
  ldr  r2, =_sbss
 8002516:	4a0b      	ldr	r2, [pc, #44]	; (8002544 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002518:	e002      	b.n	8002520 <LoopFillZerobss>

0800251a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800251a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800251c:	f842 3b04 	str.w	r3, [r2], #4

08002520 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002520:	4b09      	ldr	r3, [pc, #36]	; (8002548 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002522:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002524:	d3f9      	bcc.n	800251a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002526:	f7ff fe29 	bl	800217c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800252a:	f007 fc21 	bl	8009d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800252e:	f7ff f999 	bl	8001864 <main>
  bx  lr    
 8002532:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002534:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002538:	0800f764 	.word	0x0800f764
  ldr  r0, =_sdata
 800253c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002540:	20000234 	.word	0x20000234
  ldr  r2, =_sbss
 8002544:	20000234 	.word	0x20000234
  ldr  r3, = _ebss
 8002548:	20000890 	.word	0x20000890

0800254c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800254c:	e7fe      	b.n	800254c <ADC_IRQHandler>

0800254e <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8002552:	f000 fa5d 	bl	8002a10 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8002556:	20ca      	movs	r0, #202	; 0xca
 8002558:	f000 f95d 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 800255c:	20c3      	movs	r0, #195	; 0xc3
 800255e:	f000 f967 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8002562:	2008      	movs	r0, #8
 8002564:	f000 f964 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8002568:	2050      	movs	r0, #80	; 0x50
 800256a:	f000 f961 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800256e:	20cf      	movs	r0, #207	; 0xcf
 8002570:	f000 f951 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002574:	2000      	movs	r0, #0
 8002576:	f000 f95b 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800257a:	20c1      	movs	r0, #193	; 0xc1
 800257c:	f000 f958 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8002580:	2030      	movs	r0, #48	; 0x30
 8002582:	f000 f955 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8002586:	20ed      	movs	r0, #237	; 0xed
 8002588:	f000 f945 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 800258c:	2064      	movs	r0, #100	; 0x64
 800258e:	f000 f94f 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8002592:	2003      	movs	r0, #3
 8002594:	f000 f94c 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8002598:	2012      	movs	r0, #18
 800259a:	f000 f949 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800259e:	2081      	movs	r0, #129	; 0x81
 80025a0:	f000 f946 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80025a4:	20e8      	movs	r0, #232	; 0xe8
 80025a6:	f000 f936 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80025aa:	2085      	movs	r0, #133	; 0x85
 80025ac:	f000 f940 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80025b0:	2000      	movs	r0, #0
 80025b2:	f000 f93d 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80025b6:	2078      	movs	r0, #120	; 0x78
 80025b8:	f000 f93a 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80025bc:	20cb      	movs	r0, #203	; 0xcb
 80025be:	f000 f92a 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80025c2:	2039      	movs	r0, #57	; 0x39
 80025c4:	f000 f934 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80025c8:	202c      	movs	r0, #44	; 0x2c
 80025ca:	f000 f931 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80025ce:	2000      	movs	r0, #0
 80025d0:	f000 f92e 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80025d4:	2034      	movs	r0, #52	; 0x34
 80025d6:	f000 f92b 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80025da:	2002      	movs	r0, #2
 80025dc:	f000 f928 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80025e0:	20f7      	movs	r0, #247	; 0xf7
 80025e2:	f000 f918 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80025e6:	2020      	movs	r0, #32
 80025e8:	f000 f922 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80025ec:	20ea      	movs	r0, #234	; 0xea
 80025ee:	f000 f912 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80025f2:	2000      	movs	r0, #0
 80025f4:	f000 f91c 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80025f8:	2000      	movs	r0, #0
 80025fa:	f000 f919 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80025fe:	20b1      	movs	r0, #177	; 0xb1
 8002600:	f000 f909 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002604:	2000      	movs	r0, #0
 8002606:	f000 f913 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800260a:	201b      	movs	r0, #27
 800260c:	f000 f910 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002610:	20b6      	movs	r0, #182	; 0xb6
 8002612:	f000 f900 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002616:	200a      	movs	r0, #10
 8002618:	f000 f90a 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 800261c:	20a2      	movs	r0, #162	; 0xa2
 800261e:	f000 f907 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8002622:	20c0      	movs	r0, #192	; 0xc0
 8002624:	f000 f8f7 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002628:	2010      	movs	r0, #16
 800262a:	f000 f901 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 800262e:	20c1      	movs	r0, #193	; 0xc1
 8002630:	f000 f8f1 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002634:	2010      	movs	r0, #16
 8002636:	f000 f8fb 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800263a:	20c5      	movs	r0, #197	; 0xc5
 800263c:	f000 f8eb 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8002640:	2045      	movs	r0, #69	; 0x45
 8002642:	f000 f8f5 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8002646:	2015      	movs	r0, #21
 8002648:	f000 f8f2 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 800264c:	20c7      	movs	r0, #199	; 0xc7
 800264e:	f000 f8e2 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8002652:	2090      	movs	r0, #144	; 0x90
 8002654:	f000 f8ec 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8002658:	2036      	movs	r0, #54	; 0x36
 800265a:	f000 f8dc 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 800265e:	20c8      	movs	r0, #200	; 0xc8
 8002660:	f000 f8e6 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8002664:	20f2      	movs	r0, #242	; 0xf2
 8002666:	f000 f8d6 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800266a:	2000      	movs	r0, #0
 800266c:	f000 f8e0 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002670:	20b0      	movs	r0, #176	; 0xb0
 8002672:	f000 f8d0 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8002676:	20c2      	movs	r0, #194	; 0xc2
 8002678:	f000 f8da 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800267c:	20b6      	movs	r0, #182	; 0xb6
 800267e:	f000 f8ca 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002682:	200a      	movs	r0, #10
 8002684:	f000 f8d4 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8002688:	20a7      	movs	r0, #167	; 0xa7
 800268a:	f000 f8d1 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 800268e:	2027      	movs	r0, #39	; 0x27
 8002690:	f000 f8ce 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002694:	2004      	movs	r0, #4
 8002696:	f000 f8cb 	bl	8002830 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800269a:	202a      	movs	r0, #42	; 0x2a
 800269c:	f000 f8bb 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f000 f8c5 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80026a6:	2000      	movs	r0, #0
 80026a8:	f000 f8c2 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80026ac:	2000      	movs	r0, #0
 80026ae:	f000 f8bf 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80026b2:	20ef      	movs	r0, #239	; 0xef
 80026b4:	f000 f8bc 	bl	8002830 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80026b8:	202b      	movs	r0, #43	; 0x2b
 80026ba:	f000 f8ac 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80026be:	2000      	movs	r0, #0
 80026c0:	f000 f8b6 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80026c4:	2000      	movs	r0, #0
 80026c6:	f000 f8b3 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80026ca:	2001      	movs	r0, #1
 80026cc:	f000 f8b0 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80026d0:	203f      	movs	r0, #63	; 0x3f
 80026d2:	f000 f8ad 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80026d6:	20f6      	movs	r0, #246	; 0xf6
 80026d8:	f000 f89d 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80026dc:	2001      	movs	r0, #1
 80026de:	f000 f8a7 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80026e2:	2000      	movs	r0, #0
 80026e4:	f000 f8a4 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80026e8:	2006      	movs	r0, #6
 80026ea:	f000 f8a1 	bl	8002830 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80026ee:	202c      	movs	r0, #44	; 0x2c
 80026f0:	f000 f891 	bl	8002816 <ili9341_WriteReg>
  LCD_Delay(200);
 80026f4:	20c8      	movs	r0, #200	; 0xc8
 80026f6:	f000 fa79 	bl	8002bec <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80026fa:	2026      	movs	r0, #38	; 0x26
 80026fc:	f000 f88b 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002700:	2001      	movs	r0, #1
 8002702:	f000 f895 	bl	8002830 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8002706:	20e0      	movs	r0, #224	; 0xe0
 8002708:	f000 f885 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 800270c:	200f      	movs	r0, #15
 800270e:	f000 f88f 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8002712:	2029      	movs	r0, #41	; 0x29
 8002714:	f000 f88c 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8002718:	2024      	movs	r0, #36	; 0x24
 800271a:	f000 f889 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800271e:	200c      	movs	r0, #12
 8002720:	f000 f886 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8002724:	200e      	movs	r0, #14
 8002726:	f000 f883 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800272a:	2009      	movs	r0, #9
 800272c:	f000 f880 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002730:	204e      	movs	r0, #78	; 0x4e
 8002732:	f000 f87d 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002736:	2078      	movs	r0, #120	; 0x78
 8002738:	f000 f87a 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800273c:	203c      	movs	r0, #60	; 0x3c
 800273e:	f000 f877 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002742:	2009      	movs	r0, #9
 8002744:	f000 f874 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002748:	2013      	movs	r0, #19
 800274a:	f000 f871 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800274e:	2005      	movs	r0, #5
 8002750:	f000 f86e 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8002754:	2017      	movs	r0, #23
 8002756:	f000 f86b 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800275a:	2011      	movs	r0, #17
 800275c:	f000 f868 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002760:	2000      	movs	r0, #0
 8002762:	f000 f865 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8002766:	20e1      	movs	r0, #225	; 0xe1
 8002768:	f000 f855 	bl	8002816 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800276c:	2000      	movs	r0, #0
 800276e:	f000 f85f 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002772:	2016      	movs	r0, #22
 8002774:	f000 f85c 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002778:	201b      	movs	r0, #27
 800277a:	f000 f859 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800277e:	2004      	movs	r0, #4
 8002780:	f000 f856 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002784:	2011      	movs	r0, #17
 8002786:	f000 f853 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800278a:	2007      	movs	r0, #7
 800278c:	f000 f850 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002790:	2031      	movs	r0, #49	; 0x31
 8002792:	f000 f84d 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8002796:	2033      	movs	r0, #51	; 0x33
 8002798:	f000 f84a 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800279c:	2042      	movs	r0, #66	; 0x42
 800279e:	f000 f847 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80027a2:	2005      	movs	r0, #5
 80027a4:	f000 f844 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80027a8:	200c      	movs	r0, #12
 80027aa:	f000 f841 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80027ae:	200a      	movs	r0, #10
 80027b0:	f000 f83e 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80027b4:	2028      	movs	r0, #40	; 0x28
 80027b6:	f000 f83b 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80027ba:	202f      	movs	r0, #47	; 0x2f
 80027bc:	f000 f838 	bl	8002830 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80027c0:	200f      	movs	r0, #15
 80027c2:	f000 f835 	bl	8002830 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80027c6:	2011      	movs	r0, #17
 80027c8:	f000 f825 	bl	8002816 <ili9341_WriteReg>
  LCD_Delay(200);
 80027cc:	20c8      	movs	r0, #200	; 0xc8
 80027ce:	f000 fa0d 	bl	8002bec <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80027d2:	2029      	movs	r0, #41	; 0x29
 80027d4:	f000 f81f 	bl	8002816 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80027d8:	202c      	movs	r0, #44	; 0x2c
 80027da:	f000 f81c 	bl	8002816 <ili9341_WriteReg>
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80027e6:	f000 f913 	bl	8002a10 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80027ea:	2103      	movs	r1, #3
 80027ec:	20d3      	movs	r0, #211	; 0xd3
 80027ee:	f000 f82c 	bl	800284a <ili9341_ReadData>
 80027f2:	4603      	mov	r3, r0
 80027f4:	b29b      	uxth	r3, r3
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	bd80      	pop	{r7, pc}

080027fa <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80027fe:	2029      	movs	r0, #41	; 0x29
 8002800:	f000 f809 	bl	8002816 <ili9341_WriteReg>
}
 8002804:	bf00      	nop
 8002806:	bd80      	pop	{r7, pc}

08002808 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 800280c:	2028      	movs	r0, #40	; 0x28
 800280e:	f000 f802 	bl	8002816 <ili9341_WriteReg>
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}

08002816 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	4618      	mov	r0, r3
 8002824:	f000 f98e 	bl	8002b44 <LCD_IO_WriteReg>
}
 8002828:	bf00      	nop
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	4618      	mov	r0, r3
 800283e:	f000 f95f 	bl	8002b00 <LCD_IO_WriteData>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	460a      	mov	r2, r1
 8002854:	80fb      	strh	r3, [r7, #6]
 8002856:	4613      	mov	r3, r2
 8002858:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800285a:	797a      	ldrb	r2, [r7, #5]
 800285c:	88fb      	ldrh	r3, [r7, #6]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f000 f991 	bl	8002b88 <LCD_IO_ReadData>
 8002866:	4603      	mov	r3, r0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002874:	23f0      	movs	r3, #240	; 0xf0
}
 8002876:	4618      	mov	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002884:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002888:	4618      	mov	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
	...

08002894 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002898:	4819      	ldr	r0, [pc, #100]	; (8002900 <SPIx_Init+0x6c>)
 800289a:	f005 fa23 	bl	8007ce4 <HAL_SPI_GetState>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d12b      	bne.n	80028fc <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80028a4:	4b16      	ldr	r3, [pc, #88]	; (8002900 <SPIx_Init+0x6c>)
 80028a6:	4a17      	ldr	r2, [pc, #92]	; (8002904 <SPIx_Init+0x70>)
 80028a8:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80028aa:	4b15      	ldr	r3, [pc, #84]	; (8002900 <SPIx_Init+0x6c>)
 80028ac:	2218      	movs	r2, #24
 80028ae:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80028b0:	4b13      	ldr	r3, [pc, #76]	; (8002900 <SPIx_Init+0x6c>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80028b6:	4b12      	ldr	r3, [pc, #72]	; (8002900 <SPIx_Init+0x6c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80028bc:	4b10      	ldr	r3, [pc, #64]	; (8002900 <SPIx_Init+0x6c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80028c2:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <SPIx_Init+0x6c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80028c8:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <SPIx_Init+0x6c>)
 80028ca:	2207      	movs	r2, #7
 80028cc:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80028ce:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <SPIx_Init+0x6c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80028d4:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <SPIx_Init+0x6c>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <SPIx_Init+0x6c>)
 80028dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028e0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80028e2:	4b07      	ldr	r3, [pc, #28]	; (8002900 <SPIx_Init+0x6c>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80028e8:	4b05      	ldr	r3, [pc, #20]	; (8002900 <SPIx_Init+0x6c>)
 80028ea:	f44f 7282 	mov.w	r2, #260	; 0x104
 80028ee:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 80028f0:	4803      	ldr	r0, [pc, #12]	; (8002900 <SPIx_Init+0x6c>)
 80028f2:	f000 f853 	bl	800299c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80028f6:	4802      	ldr	r0, [pc, #8]	; (8002900 <SPIx_Init+0x6c>)
 80028f8:	f004 fd89 	bl	800740e <HAL_SPI_Init>
  } 
}
 80028fc:	bf00      	nop
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	20000258 	.word	0x20000258
 8002904:	40015000 	.word	0x40015000

08002908 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002912:	2300      	movs	r3, #0
 8002914:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	b29a      	uxth	r2, r3
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <SPIx_Read+0x38>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f107 0108 	add.w	r1, r7, #8
 8002922:	4808      	ldr	r0, [pc, #32]	; (8002944 <SPIx_Read+0x3c>)
 8002924:	f004 ff33 	bl	800778e <HAL_SPI_Receive>
 8002928:	4603      	mov	r3, r0
 800292a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002932:	f000 f827 	bl	8002984 <SPIx_Error>
  }
  
  return readvalue;
 8002936:	68bb      	ldr	r3, [r7, #8]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	2000003c 	.word	0x2000003c
 8002944:	20000258 	.word	0x20000258

08002948 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002956:	4b09      	ldr	r3, [pc, #36]	; (800297c <SPIx_Write+0x34>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	1db9      	adds	r1, r7, #6
 800295c:	2201      	movs	r2, #1
 800295e:	4808      	ldr	r0, [pc, #32]	; (8002980 <SPIx_Write+0x38>)
 8002960:	f004 fde1 	bl	8007526 <HAL_SPI_Transmit>
 8002964:	4603      	mov	r3, r0
 8002966:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002968:	7bfb      	ldrb	r3, [r7, #15]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800296e:	f000 f809 	bl	8002984 <SPIx_Error>
  }
}
 8002972:	bf00      	nop
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	2000003c 	.word	0x2000003c
 8002980:	20000258 	.word	0x20000258

08002984 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002988:	4803      	ldr	r0, [pc, #12]	; (8002998 <SPIx_Error+0x14>)
 800298a:	f004 fda4 	bl	80074d6 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800298e:	f7ff ff81 	bl	8002894 <SPIx_Init>
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000258 	.word	0x20000258

0800299c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08a      	sub	sp, #40	; 0x28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80029a4:	2300      	movs	r3, #0
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <SPIx_MspInit+0x6c>)
 80029aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ac:	4a16      	ldr	r2, [pc, #88]	; (8002a08 <SPIx_MspInit+0x6c>)
 80029ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029b2:	6453      	str	r3, [r2, #68]	; 0x44
 80029b4:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <SPIx_MspInit+0x6c>)
 80029b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029bc:	613b      	str	r3, [r7, #16]
 80029be:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <SPIx_MspInit+0x6c>)
 80029c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c8:	4a0f      	ldr	r2, [pc, #60]	; (8002a08 <SPIx_MspInit+0x6c>)
 80029ca:	f043 0320 	orr.w	r3, r3, #32
 80029ce:	6313      	str	r3, [r2, #48]	; 0x30
 80029d0:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <SPIx_MspInit+0x6c>)
 80029d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d4:	f003 0320 	and.w	r3, r3, #32
 80029d8:	60fb      	str	r3, [r7, #12]
 80029da:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80029dc:	f44f 7360 	mov.w	r3, #896	; 0x380
 80029e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80029e2:	2302      	movs	r3, #2
 80029e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80029e6:	2302      	movs	r3, #2
 80029e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80029ea:	2301      	movs	r3, #1
 80029ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80029ee:	2305      	movs	r3, #5
 80029f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80029f2:	f107 0314 	add.w	r3, r7, #20
 80029f6:	4619      	mov	r1, r3
 80029f8:	4804      	ldr	r0, [pc, #16]	; (8002a0c <SPIx_MspInit+0x70>)
 80029fa:	f001 fe11 	bl	8004620 <HAL_GPIO_Init>
}
 80029fe:	bf00      	nop
 8002a00:	3728      	adds	r7, #40	; 0x28
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40021400 	.word	0x40021400

08002a10 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002a16:	4b36      	ldr	r3, [pc, #216]	; (8002af0 <LCD_IO_Init+0xe0>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d164      	bne.n	8002ae8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002a1e:	4b34      	ldr	r3, [pc, #208]	; (8002af0 <LCD_IO_Init+0xe0>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002a24:	2300      	movs	r3, #0
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	4b32      	ldr	r3, [pc, #200]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2c:	4a31      	ldr	r2, [pc, #196]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a2e:	f043 0308 	orr.w	r3, r3, #8
 8002a32:	6313      	str	r3, [r2, #48]	; 0x30
 8002a34:	4b2f      	ldr	r3, [pc, #188]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a38:	f003 0308 	and.w	r3, r3, #8
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002a46:	2301      	movs	r3, #1
 8002a48:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002a52:	f107 030c 	add.w	r3, r7, #12
 8002a56:	4619      	mov	r1, r3
 8002a58:	4827      	ldr	r0, [pc, #156]	; (8002af8 <LCD_IO_Init+0xe8>)
 8002a5a:	f001 fde1 	bl	8004620 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	607b      	str	r3, [r7, #4]
 8002a62:	4b24      	ldr	r3, [pc, #144]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	4a23      	ldr	r2, [pc, #140]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a68:	f043 0308 	orr.w	r3, r3, #8
 8002a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6e:	4b21      	ldr	r3, [pc, #132]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002a7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a7e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002a80:	2301      	movs	r3, #1
 8002a82:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002a8c:	f107 030c 	add.w	r3, r7, #12
 8002a90:	4619      	mov	r1, r3
 8002a92:	4819      	ldr	r0, [pc, #100]	; (8002af8 <LCD_IO_Init+0xe8>)
 8002a94:	f001 fdc4 	bl	8004620 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002a98:	2300      	movs	r3, #0
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	4a14      	ldr	r2, [pc, #80]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa8:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <LCD_IO_Init+0xe4>)
 8002aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	603b      	str	r3, [r7, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002ab4:	2304      	movs	r3, #4
 8002ab6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002ac4:	f107 030c 	add.w	r3, r7, #12
 8002ac8:	4619      	mov	r1, r3
 8002aca:	480c      	ldr	r0, [pc, #48]	; (8002afc <LCD_IO_Init+0xec>)
 8002acc:	f001 fda8 	bl	8004620 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2104      	movs	r1, #4
 8002ad4:	4809      	ldr	r0, [pc, #36]	; (8002afc <LCD_IO_Init+0xec>)
 8002ad6:	f002 f85b 	bl	8004b90 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002ada:	2201      	movs	r2, #1
 8002adc:	2104      	movs	r1, #4
 8002ade:	4807      	ldr	r0, [pc, #28]	; (8002afc <LCD_IO_Init+0xec>)
 8002ae0:	f002 f856 	bl	8004b90 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8002ae4:	f7ff fed6 	bl	8002894 <SPIx_Init>
  }
}
 8002ae8:	bf00      	nop
 8002aea:	3720      	adds	r7, #32
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	200002b0 	.word	0x200002b0
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40020c00 	.word	0x40020c00
 8002afc:	40020800 	.word	0x40020800

08002b00 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b10:	480a      	ldr	r0, [pc, #40]	; (8002b3c <LCD_IO_WriteData+0x3c>)
 8002b12:	f002 f83d 	bl	8004b90 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002b16:	2200      	movs	r2, #0
 8002b18:	2104      	movs	r1, #4
 8002b1a:	4809      	ldr	r0, [pc, #36]	; (8002b40 <LCD_IO_WriteData+0x40>)
 8002b1c:	f002 f838 	bl	8004b90 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002b20:	88fb      	ldrh	r3, [r7, #6]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff ff10 	bl	8002948 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002b28:	2201      	movs	r2, #1
 8002b2a:	2104      	movs	r1, #4
 8002b2c:	4804      	ldr	r0, [pc, #16]	; (8002b40 <LCD_IO_WriteData+0x40>)
 8002b2e:	f002 f82f 	bl	8004b90 <HAL_GPIO_WritePin>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40020c00 	.word	0x40020c00
 8002b40:	40020800 	.word	0x40020800

08002b44 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b54:	480a      	ldr	r0, [pc, #40]	; (8002b80 <LCD_IO_WriteReg+0x3c>)
 8002b56:	f002 f81b 	bl	8004b90 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2104      	movs	r1, #4
 8002b5e:	4809      	ldr	r0, [pc, #36]	; (8002b84 <LCD_IO_WriteReg+0x40>)
 8002b60:	f002 f816 	bl	8004b90 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff feed 	bl	8002948 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002b6e:	2201      	movs	r2, #1
 8002b70:	2104      	movs	r1, #4
 8002b72:	4804      	ldr	r0, [pc, #16]	; (8002b84 <LCD_IO_WriteReg+0x40>)
 8002b74:	f002 f80c 	bl	8004b90 <HAL_GPIO_WritePin>
}
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40020c00 	.word	0x40020c00
 8002b84:	40020800 	.word	0x40020800

08002b88 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	460a      	mov	r2, r1
 8002b92:	80fb      	strh	r3, [r7, #6]
 8002b94:	4613      	mov	r3, r2
 8002b96:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2104      	movs	r1, #4
 8002ba0:	4810      	ldr	r0, [pc, #64]	; (8002be4 <LCD_IO_ReadData+0x5c>)
 8002ba2:	f001 fff5 	bl	8004b90 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bac:	480e      	ldr	r0, [pc, #56]	; (8002be8 <LCD_IO_ReadData+0x60>)
 8002bae:	f001 ffef 	bl	8004b90 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002bb2:	88fb      	ldrh	r3, [r7, #6]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fec7 	bl	8002948 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002bba:	797b      	ldrb	r3, [r7, #5]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fea3 	bl	8002908 <SPIx_Read>
 8002bc2:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bca:	4807      	ldr	r0, [pc, #28]	; (8002be8 <LCD_IO_ReadData+0x60>)
 8002bcc:	f001 ffe0 	bl	8004b90 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	2104      	movs	r1, #4
 8002bd4:	4803      	ldr	r0, [pc, #12]	; (8002be4 <LCD_IO_ReadData+0x5c>)
 8002bd6:	f001 ffdb 	bl	8004b90 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002bda:	68fb      	ldr	r3, [r7, #12]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40020800 	.word	0x40020800
 8002be8:	40020c00 	.word	0x40020c00

08002bec <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 fe91 	bl	800391c <HAL_Delay>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002c08:	4b2d      	ldr	r3, [pc, #180]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c0a:	4a2e      	ldr	r2, [pc, #184]	; (8002cc4 <BSP_LCD_Init+0xc0>)
 8002c0c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002c0e:	4b2c      	ldr	r3, [pc, #176]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c10:	2209      	movs	r2, #9
 8002c12:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002c14:	4b2a      	ldr	r3, [pc, #168]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002c1a:	4b29      	ldr	r3, [pc, #164]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c1c:	221d      	movs	r2, #29
 8002c1e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002c20:	4b27      	ldr	r3, [pc, #156]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c22:	2203      	movs	r2, #3
 8002c24:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002c26:	4b26      	ldr	r3, [pc, #152]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c28:	f240 120d 	movw	r2, #269	; 0x10d
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002c2e:	4b24      	ldr	r3, [pc, #144]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c30:	f240 1243 	movw	r2, #323	; 0x143
 8002c34:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002c36:	4b22      	ldr	r3, [pc, #136]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c38:	f240 1217 	movw	r2, #279	; 0x117
 8002c3c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8002c3e:	4b20      	ldr	r3, [pc, #128]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c40:	f240 1247 	movw	r2, #327	; 0x147
 8002c44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002c46:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8002c4e:	4b1c      	ldr	r3, [pc, #112]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002c56:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002c5e:	4b1a      	ldr	r3, [pc, #104]	; (8002cc8 <BSP_LCD_Init+0xc4>)
 8002c60:	2208      	movs	r2, #8
 8002c62:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002c64:	4b18      	ldr	r3, [pc, #96]	; (8002cc8 <BSP_LCD_Init+0xc4>)
 8002c66:	22c0      	movs	r2, #192	; 0xc0
 8002c68:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002c6a:	4b17      	ldr	r3, [pc, #92]	; (8002cc8 <BSP_LCD_Init+0xc4>)
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002c70:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <BSP_LCD_Init+0xc4>)
 8002c72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c76:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002c78:	4813      	ldr	r0, [pc, #76]	; (8002cc8 <BSP_LCD_Init+0xc4>)
 8002c7a:	f004 f98b 	bl	8006f94 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002c7e:	4b10      	ldr	r3, [pc, #64]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002c84:	4b0e      	ldr	r3, [pc, #56]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002c90:	4b0b      	ldr	r3, [pc, #44]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002c96:	f000 fa47 	bl	8003128 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002c9a:	4809      	ldr	r0, [pc, #36]	; (8002cc0 <BSP_LCD_Init+0xbc>)
 8002c9c:	f003 f8fa 	bl	8005e94 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002ca0:	4b0a      	ldr	r3, [pc, #40]	; (8002ccc <BSP_LCD_Init+0xc8>)
 8002ca2:	4a0b      	ldr	r2, [pc, #44]	; (8002cd0 <BSP_LCD_Init+0xcc>)
 8002ca4:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002ca6:	4b09      	ldr	r3, [pc, #36]	; (8002ccc <BSP_LCD_Init+0xc8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002cae:	f000 fc29 	bl	8003504 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002cb2:	4808      	ldr	r0, [pc, #32]	; (8002cd4 <BSP_LCD_Init+0xd0>)
 8002cb4:	f000 f8ce 	bl	8002e54 <BSP_LCD_SetFont>

  return LCD_OK;
 8002cb8:	2300      	movs	r3, #0
}  
 8002cba:	4618      	mov	r0, r3
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	200007d0 	.word	0x200007d0
 8002cc4:	40016800 	.word	0x40016800
 8002cc8:	200002f4 	.word	0x200002f4
 8002ccc:	20000878 	.word	0x20000878
 8002cd0:	20000004 	.word	0x20000004
 8002cd4:	20000040 	.word	0x20000040

08002cd8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <BSP_LCD_GetXSize+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce2:	4798      	blx	r3
 8002ce4:	4603      	mov	r3, r0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000878 	.word	0x20000878

08002cf0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <BSP_LCD_GetYSize+0x14>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfa:	4798      	blx	r3
 8002cfc:	4603      	mov	r3, r0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000878 	.word	0x20000878

08002d08 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b090      	sub	sp, #64	; 0x40
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6039      	str	r1, [r7, #0]
 8002d12:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002d18:	f7ff ffde 	bl	8002cd8 <BSP_LCD_GetXSize>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002d24:	f7ff ffe4 	bl	8002cf0 <BSP_LCD_GetYSize>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002d34:	23ff      	movs	r3, #255	; 0xff
 8002d36:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002d4e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d52:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002d54:	2307      	movs	r3, #7
 8002d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002d58:	f7ff ffbe 	bl	8002cd8 <BSP_LCD_GetXSize>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002d60:	f7ff ffc6 	bl	8002cf0 <BSP_LCD_GetYSize>
 8002d64:	4603      	mov	r3, r0
 8002d66:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002d68:	88fa      	ldrh	r2, [r7, #6]
 8002d6a:	f107 030c 	add.w	r3, r7, #12
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4814      	ldr	r0, [pc, #80]	; (8002dc4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002d72:	f003 fa21 	bl	80061b8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002d76:	88fa      	ldrh	r2, [r7, #6]
 8002d78:	4913      	ldr	r1, [pc, #76]	; (8002dc8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	4413      	add	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	440b      	add	r3, r1
 8002d84:	3304      	adds	r3, #4
 8002d86:	f04f 32ff 	mov.w	r2, #4294967295
 8002d8a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002d8c:	88fa      	ldrh	r2, [r7, #6]
 8002d8e:	490e      	ldr	r1, [pc, #56]	; (8002dc8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	3308      	adds	r3, #8
 8002d9c:	4a0b      	ldr	r2, [pc, #44]	; (8002dcc <BSP_LCD_LayerDefaultInit+0xc4>)
 8002d9e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002da0:	88fa      	ldrh	r2, [r7, #6]
 8002da2:	4909      	ldr	r1, [pc, #36]	; (8002dc8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002db2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002db4:	4803      	ldr	r0, [pc, #12]	; (8002dc4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002db6:	f003 fa3d 	bl	8006234 <HAL_LTDC_EnableDither>
}
 8002dba:	bf00      	nop
 8002dbc:	3740      	adds	r7, #64	; 0x40
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	200007d0 	.word	0x200007d0
 8002dc8:	20000328 	.word	0x20000328
 8002dcc:	20000040 	.word	0x20000040

08002dd0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002dd8:	4a04      	ldr	r2, [pc, #16]	; (8002dec <BSP_LCD_SelectLayer+0x1c>)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6013      	str	r3, [r2, #0]
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	20000324 	.word	0x20000324

08002df0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002df8:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <BSP_LCD_SetTextColor+0x28>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	4907      	ldr	r1, [pc, #28]	; (8002e1c <BSP_LCD_SetTextColor+0x2c>)
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	440b      	add	r3, r1
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	601a      	str	r2, [r3, #0]
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	20000324 	.word	0x20000324
 8002e1c:	20000328 	.word	0x20000328

08002e20 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002e28:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <BSP_LCD_SetBackColor+0x2c>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4908      	ldr	r1, [pc, #32]	; (8002e50 <BSP_LCD_SetBackColor+0x30>)
 8002e2e:	4613      	mov	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	4413      	add	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	440b      	add	r3, r1
 8002e38:	3304      	adds	r3, #4
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	20000324 	.word	0x20000324
 8002e50:	20000328 	.word	0x20000328

08002e54 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002e5c:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <BSP_LCD_SetFont+0x2c>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4908      	ldr	r1, [pc, #32]	; (8002e84 <BSP_LCD_SetFont+0x30>)
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	3308      	adds	r3, #8
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	601a      	str	r2, [r3, #0]
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20000324 	.word	0x20000324
 8002e84:	20000328 	.word	0x20000328

08002e88 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002e8c:	4b07      	ldr	r3, [pc, #28]	; (8002eac <BSP_LCD_GetFont+0x24>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4907      	ldr	r1, [pc, #28]	; (8002eb0 <BSP_LCD_GetFont+0x28>)
 8002e92:	4613      	mov	r3, r2
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	4413      	add	r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	681b      	ldr	r3, [r3, #0]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	20000324 	.word	0x20000324
 8002eb0:	20000328 	.word	0x20000328

08002eb4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af02      	add	r7, sp, #8
 8002eba:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002ebc:	4b0f      	ldr	r3, [pc, #60]	; (8002efc <BSP_LCD_Clear+0x48>)
 8002ebe:	681c      	ldr	r4, [r3, #0]
 8002ec0:	4b0e      	ldr	r3, [pc, #56]	; (8002efc <BSP_LCD_Clear+0x48>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a0e      	ldr	r2, [pc, #56]	; (8002f00 <BSP_LCD_Clear+0x4c>)
 8002ec6:	2134      	movs	r1, #52	; 0x34
 8002ec8:	fb01 f303 	mul.w	r3, r1, r3
 8002ecc:	4413      	add	r3, r2
 8002ece:	335c      	adds	r3, #92	; 0x5c
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	461e      	mov	r6, r3
 8002ed4:	f7ff ff00 	bl	8002cd8 <BSP_LCD_GetXSize>
 8002ed8:	4605      	mov	r5, r0
 8002eda:	f7ff ff09 	bl	8002cf0 <BSP_LCD_GetYSize>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	9301      	str	r3, [sp, #4]
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	462a      	mov	r2, r5
 8002eec:	4631      	mov	r1, r6
 8002eee:	4620      	mov	r0, r4
 8002ef0:	f000 fad0 	bl	8003494 <FillBuffer>
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002efc:	20000324 	.word	0x20000324
 8002f00:	200007d0 	.word	0x200007d0

08002f04 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002f04:	b590      	push	{r4, r7, lr}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	80fb      	strh	r3, [r7, #6]
 8002f0e:	460b      	mov	r3, r1
 8002f10:	80bb      	strh	r3, [r7, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002f16:	4b1b      	ldr	r3, [pc, #108]	; (8002f84 <BSP_LCD_DisplayChar+0x80>)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	491b      	ldr	r1, [pc, #108]	; (8002f88 <BSP_LCD_DisplayChar+0x84>)
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	3308      	adds	r3, #8
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6819      	ldr	r1, [r3, #0]
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002f32:	4b14      	ldr	r3, [pc, #80]	; (8002f84 <BSP_LCD_DisplayChar+0x80>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4c14      	ldr	r4, [pc, #80]	; (8002f88 <BSP_LCD_DisplayChar+0x84>)
 8002f38:	4613      	mov	r3, r2
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4423      	add	r3, r4
 8002f42:	3308      	adds	r3, #8
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002f48:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002f4c:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <BSP_LCD_DisplayChar+0x80>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4c0d      	ldr	r4, [pc, #52]	; (8002f88 <BSP_LCD_DisplayChar+0x84>)
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	4423      	add	r3, r4
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	889b      	ldrh	r3, [r3, #4]
 8002f62:	3307      	adds	r3, #7
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	da00      	bge.n	8002f6a <BSP_LCD_DisplayChar+0x66>
 8002f68:	3307      	adds	r3, #7
 8002f6a:	10db      	asrs	r3, r3, #3
 8002f6c:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002f70:	18ca      	adds	r2, r1, r3
 8002f72:	88b9      	ldrh	r1, [r7, #4]
 8002f74:	88fb      	ldrh	r3, [r7, #6]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 f9d2 	bl	8003320 <DrawChar>
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd90      	pop	{r4, r7, pc}
 8002f84:	20000324 	.word	0x20000324
 8002f88:	20000328 	.word	0x20000328

08002f8c <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002f8c:	b5b0      	push	{r4, r5, r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60ba      	str	r2, [r7, #8]
 8002f94:	461a      	mov	r2, r3
 8002f96:	4603      	mov	r3, r0
 8002f98:	81fb      	strh	r3, [r7, #14]
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	81bb      	strh	r3, [r7, #12]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	83fb      	strh	r3, [r7, #30]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002faa:	2300      	movs	r3, #0
 8002fac:	61bb      	str	r3, [r7, #24]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002fb6:	e002      	b.n	8002fbe <BSP_LCD_DisplayStringAt+0x32>
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	61bb      	str	r3, [r7, #24]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	617a      	str	r2, [r7, #20]
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f6      	bne.n	8002fb8 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002fca:	f7ff fe85 	bl	8002cd8 <BSP_LCD_GetXSize>
 8002fce:	4601      	mov	r1, r0
 8002fd0:	4b4b      	ldr	r3, [pc, #300]	; (8003100 <BSP_LCD_DisplayStringAt+0x174>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	484b      	ldr	r0, [pc, #300]	; (8003104 <BSP_LCD_DisplayStringAt+0x178>)
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4413      	add	r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	4403      	add	r3, r0
 8002fe0:	3308      	adds	r3, #8
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	889b      	ldrh	r3, [r3, #4]
 8002fe6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fea:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	2b03      	cmp	r3, #3
 8002ff0:	d01c      	beq.n	800302c <BSP_LCD_DisplayStringAt+0xa0>
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	dc33      	bgt.n	800305e <BSP_LCD_DisplayStringAt+0xd2>
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d002      	beq.n	8003000 <BSP_LCD_DisplayStringAt+0x74>
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d019      	beq.n	8003032 <BSP_LCD_DisplayStringAt+0xa6>
 8002ffe:	e02e      	b.n	800305e <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	1ad1      	subs	r1, r2, r3
 8003006:	4b3e      	ldr	r3, [pc, #248]	; (8003100 <BSP_LCD_DisplayStringAt+0x174>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	483e      	ldr	r0, [pc, #248]	; (8003104 <BSP_LCD_DisplayStringAt+0x178>)
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4403      	add	r3, r0
 8003016:	3308      	adds	r3, #8
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	889b      	ldrh	r3, [r3, #4]
 800301c:	fb03 f301 	mul.w	r3, r3, r1
 8003020:	085b      	lsrs	r3, r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	89fb      	ldrh	r3, [r7, #14]
 8003026:	4413      	add	r3, r2
 8003028:	83fb      	strh	r3, [r7, #30]
      break;
 800302a:	e01b      	b.n	8003064 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 800302c:	89fb      	ldrh	r3, [r7, #14]
 800302e:	83fb      	strh	r3, [r7, #30]
      break;
 8003030:	e018      	b.n	8003064 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	b299      	uxth	r1, r3
 800303a:	4b31      	ldr	r3, [pc, #196]	; (8003100 <BSP_LCD_DisplayStringAt+0x174>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	4831      	ldr	r0, [pc, #196]	; (8003104 <BSP_LCD_DisplayStringAt+0x178>)
 8003040:	4613      	mov	r3, r2
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	4413      	add	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	4403      	add	r3, r0
 800304a:	3308      	adds	r3, #8
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	889b      	ldrh	r3, [r3, #4]
 8003050:	fb11 f303 	smulbb	r3, r1, r3
 8003054:	b29a      	uxth	r2, r3
 8003056:	89fb      	ldrh	r3, [r7, #14]
 8003058:	4413      	add	r3, r2
 800305a:	83fb      	strh	r3, [r7, #30]
      break;
 800305c:	e002      	b.n	8003064 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800305e:	89fb      	ldrh	r3, [r7, #14]
 8003060:	83fb      	strh	r3, [r7, #30]
      break;
 8003062:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003064:	e01a      	b.n	800309c <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	781a      	ldrb	r2, [r3, #0]
 800306a:	89b9      	ldrh	r1, [r7, #12]
 800306c:	8bfb      	ldrh	r3, [r7, #30]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff ff48 	bl	8002f04 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003074:	4b22      	ldr	r3, [pc, #136]	; (8003100 <BSP_LCD_DisplayStringAt+0x174>)
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	4922      	ldr	r1, [pc, #136]	; (8003104 <BSP_LCD_DisplayStringAt+0x178>)
 800307a:	4613      	mov	r3, r2
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	3308      	adds	r3, #8
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	889a      	ldrh	r2, [r3, #4]
 800308a:	8bfb      	ldrh	r3, [r7, #30]
 800308c:	4413      	add	r3, r2
 800308e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	3301      	adds	r3, #1
 8003094:	60bb      	str	r3, [r7, #8]
    i++;
 8003096:	8bbb      	ldrh	r3, [r7, #28]
 8003098:	3301      	adds	r3, #1
 800309a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	bf14      	ite	ne
 80030a4:	2301      	movne	r3, #1
 80030a6:	2300      	moveq	r3, #0
 80030a8:	b2dc      	uxtb	r4, r3
 80030aa:	f7ff fe15 	bl	8002cd8 <BSP_LCD_GetXSize>
 80030ae:	8bb9      	ldrh	r1, [r7, #28]
 80030b0:	4b13      	ldr	r3, [pc, #76]	; (8003100 <BSP_LCD_DisplayStringAt+0x174>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4d13      	ldr	r5, [pc, #76]	; (8003104 <BSP_LCD_DisplayStringAt+0x178>)
 80030b6:	4613      	mov	r3, r2
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	4413      	add	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	442b      	add	r3, r5
 80030c0:	3308      	adds	r3, #8
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	889b      	ldrh	r3, [r3, #4]
 80030c6:	fb03 f301 	mul.w	r3, r3, r1
 80030ca:	1ac3      	subs	r3, r0, r3
 80030cc:	b299      	uxth	r1, r3
 80030ce:	4b0c      	ldr	r3, [pc, #48]	; (8003100 <BSP_LCD_DisplayStringAt+0x174>)
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	480c      	ldr	r0, [pc, #48]	; (8003104 <BSP_LCD_DisplayStringAt+0x178>)
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4403      	add	r3, r0
 80030de:	3308      	adds	r3, #8
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	889b      	ldrh	r3, [r3, #4]
 80030e4:	4299      	cmp	r1, r3
 80030e6:	bf2c      	ite	cs
 80030e8:	2301      	movcs	r3, #1
 80030ea:	2300      	movcc	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	4023      	ands	r3, r4
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1b7      	bne.n	8003066 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 80030f6:	bf00      	nop
 80030f8:	bf00      	nop
 80030fa:	3720      	adds	r7, #32
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003100:	20000324 	.word	0x20000324
 8003104:	20000328 	.word	0x20000328

08003108 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 800310c:	4b05      	ldr	r3, [pc, #20]	; (8003124 <BSP_LCD_DisplayOn+0x1c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8003116:	4b03      	ldr	r3, [pc, #12]	; (8003124 <BSP_LCD_DisplayOn+0x1c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4798      	blx	r3
  }
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000878 	.word	0x20000878

08003128 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b08e      	sub	sp, #56	; 0x38
 800312c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	623b      	str	r3, [r7, #32]
 8003132:	4b61      	ldr	r3, [pc, #388]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	4a60      	ldr	r2, [pc, #384]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003138:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800313c:	6453      	str	r3, [r2, #68]	; 0x44
 800313e:	4b5e      	ldr	r3, [pc, #376]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003142:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003146:	623b      	str	r3, [r7, #32]
 8003148:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
 800314e:	4b5a      	ldr	r3, [pc, #360]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	4a59      	ldr	r2, [pc, #356]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003154:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003158:	6313      	str	r3, [r2, #48]	; 0x30
 800315a:	4b57      	ldr	r3, [pc, #348]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003162:	61fb      	str	r3, [r7, #28]
 8003164:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	4b53      	ldr	r3, [pc, #332]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	4a52      	ldr	r2, [pc, #328]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003170:	f043 0301 	orr.w	r3, r3, #1
 8003174:	6313      	str	r3, [r2, #48]	; 0x30
 8003176:	4b50      	ldr	r3, [pc, #320]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	61bb      	str	r3, [r7, #24]
 8003180:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	4b4c      	ldr	r3, [pc, #304]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	4a4b      	ldr	r2, [pc, #300]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 800318c:	f043 0302 	orr.w	r3, r3, #2
 8003190:	6313      	str	r3, [r2, #48]	; 0x30
 8003192:	4b49      	ldr	r3, [pc, #292]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	4b45      	ldr	r3, [pc, #276]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a6:	4a44      	ldr	r2, [pc, #272]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031a8:	f043 0304 	orr.w	r3, r3, #4
 80031ac:	6313      	str	r3, [r2, #48]	; 0x30
 80031ae:	4b42      	ldr	r3, [pc, #264]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]
 80031be:	4b3e      	ldr	r3, [pc, #248]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c2:	4a3d      	ldr	r2, [pc, #244]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031c4:	f043 0308 	orr.w	r3, r3, #8
 80031c8:	6313      	str	r3, [r2, #48]	; 0x30
 80031ca:	4b3b      	ldr	r3, [pc, #236]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031d6:	2300      	movs	r3, #0
 80031d8:	60bb      	str	r3, [r7, #8]
 80031da:	4b37      	ldr	r3, [pc, #220]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	4a36      	ldr	r2, [pc, #216]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031e0:	f043 0320 	orr.w	r3, r3, #32
 80031e4:	6313      	str	r3, [r2, #48]	; 0x30
 80031e6:	4b34      	ldr	r3, [pc, #208]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	f003 0320 	and.w	r3, r3, #32
 80031ee:	60bb      	str	r3, [r7, #8]
 80031f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	607b      	str	r3, [r7, #4]
 80031f6:	4b30      	ldr	r3, [pc, #192]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fa:	4a2f      	ldr	r2, [pc, #188]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 80031fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003200:	6313      	str	r3, [r2, #48]	; 0x30
 8003202:	4b2d      	ldr	r3, [pc, #180]	; (80032b8 <BSP_LCD_MspInit+0x190>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800320a:	607b      	str	r3, [r7, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800320e:	f641 0358 	movw	r3, #6232	; 0x1858
 8003212:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003214:	2302      	movs	r3, #2
 8003216:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800321c:	2302      	movs	r3, #2
 800321e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003220:	230e      	movs	r3, #14
 8003222:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003224:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003228:	4619      	mov	r1, r3
 800322a:	4824      	ldr	r0, [pc, #144]	; (80032bc <BSP_LCD_MspInit+0x194>)
 800322c:	f001 f9f8 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003230:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003234:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003236:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800323a:	4619      	mov	r1, r3
 800323c:	4820      	ldr	r0, [pc, #128]	; (80032c0 <BSP_LCD_MspInit+0x198>)
 800323e:	f001 f9ef 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003242:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8003246:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003248:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800324c:	4619      	mov	r1, r3
 800324e:	481d      	ldr	r0, [pc, #116]	; (80032c4 <BSP_LCD_MspInit+0x19c>)
 8003250:	f001 f9e6 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003254:	2348      	movs	r3, #72	; 0x48
 8003256:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003258:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325c:	4619      	mov	r1, r3
 800325e:	481a      	ldr	r0, [pc, #104]	; (80032c8 <BSP_LCD_MspInit+0x1a0>)
 8003260:	f001 f9de 	bl	8004620 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003268:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800326a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800326e:	4619      	mov	r1, r3
 8003270:	4816      	ldr	r0, [pc, #88]	; (80032cc <BSP_LCD_MspInit+0x1a4>)
 8003272:	f001 f9d5 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003276:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800327c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003280:	4619      	mov	r1, r3
 8003282:	4813      	ldr	r0, [pc, #76]	; (80032d0 <BSP_LCD_MspInit+0x1a8>)
 8003284:	f001 f9cc 	bl	8004620 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003288:	2303      	movs	r3, #3
 800328a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 800328c:	2309      	movs	r3, #9
 800328e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003290:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003294:	4619      	mov	r1, r3
 8003296:	480a      	ldr	r0, [pc, #40]	; (80032c0 <BSP_LCD_MspInit+0x198>)
 8003298:	f001 f9c2 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800329c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80032a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032a6:	4619      	mov	r1, r3
 80032a8:	4809      	ldr	r0, [pc, #36]	; (80032d0 <BSP_LCD_MspInit+0x1a8>)
 80032aa:	f001 f9b9 	bl	8004620 <HAL_GPIO_Init>
}
 80032ae:	bf00      	nop
 80032b0:	3738      	adds	r7, #56	; 0x38
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40023800 	.word	0x40023800
 80032bc:	40020000 	.word	0x40020000
 80032c0:	40020400 	.word	0x40020400
 80032c4:	40020800 	.word	0x40020800
 80032c8:	40020c00 	.word	0x40020c00
 80032cc:	40021400 	.word	0x40021400
 80032d0:	40021800 	.word	0x40021800

080032d4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80032d4:	b5b0      	push	{r4, r5, r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	603a      	str	r2, [r7, #0]
 80032de:	80fb      	strh	r3, [r7, #6]
 80032e0:	460b      	mov	r3, r1
 80032e2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80032e4:	4b0c      	ldr	r3, [pc, #48]	; (8003318 <BSP_LCD_DrawPixel+0x44>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a0c      	ldr	r2, [pc, #48]	; (800331c <BSP_LCD_DrawPixel+0x48>)
 80032ea:	2134      	movs	r1, #52	; 0x34
 80032ec:	fb01 f303 	mul.w	r3, r1, r3
 80032f0:	4413      	add	r3, r2
 80032f2:	335c      	adds	r3, #92	; 0x5c
 80032f4:	681c      	ldr	r4, [r3, #0]
 80032f6:	88bd      	ldrh	r5, [r7, #4]
 80032f8:	f7ff fcee 	bl	8002cd8 <BSP_LCD_GetXSize>
 80032fc:	4603      	mov	r3, r0
 80032fe:	fb03 f205 	mul.w	r2, r3, r5
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4423      	add	r3, r4
 800330a:	461a      	mov	r2, r3
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	6013      	str	r3, [r2, #0]
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bdb0      	pop	{r4, r5, r7, pc}
 8003318:	20000324 	.word	0x20000324
 800331c:	200007d0 	.word	0x200007d0

08003320 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	603a      	str	r2, [r7, #0]
 800332a:	80fb      	strh	r3, [r7, #6]
 800332c:	460b      	mov	r3, r1
 800332e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003330:	2300      	movs	r3, #0
 8003332:	61fb      	str	r3, [r7, #28]
 8003334:	2300      	movs	r3, #0
 8003336:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 800333c:	4b53      	ldr	r3, [pc, #332]	; (800348c <DrawChar+0x16c>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4953      	ldr	r1, [pc, #332]	; (8003490 <DrawChar+0x170>)
 8003342:	4613      	mov	r3, r2
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	4413      	add	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	3308      	adds	r3, #8
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	88db      	ldrh	r3, [r3, #6]
 8003352:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003354:	4b4d      	ldr	r3, [pc, #308]	; (800348c <DrawChar+0x16c>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	494d      	ldr	r1, [pc, #308]	; (8003490 <DrawChar+0x170>)
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	3308      	adds	r3, #8
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	889b      	ldrh	r3, [r3, #4]
 800336a:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 800336c:	8a3b      	ldrh	r3, [r7, #16]
 800336e:	3307      	adds	r3, #7
 8003370:	2b00      	cmp	r3, #0
 8003372:	da00      	bge.n	8003376 <DrawChar+0x56>
 8003374:	3307      	adds	r3, #7
 8003376:	10db      	asrs	r3, r3, #3
 8003378:	b2db      	uxtb	r3, r3
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	b2da      	uxtb	r2, r3
 800337e:	8a3b      	ldrh	r3, [r7, #16]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8003386:	2300      	movs	r3, #0
 8003388:	61fb      	str	r3, [r7, #28]
 800338a:	e076      	b.n	800347a <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800338c:	8a3b      	ldrh	r3, [r7, #16]
 800338e:	3307      	adds	r3, #7
 8003390:	2b00      	cmp	r3, #0
 8003392:	da00      	bge.n	8003396 <DrawChar+0x76>
 8003394:	3307      	adds	r3, #7
 8003396:	10db      	asrs	r3, r3, #3
 8003398:	461a      	mov	r2, r3
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	fb03 f302 	mul.w	r3, r3, r2
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	4413      	add	r3, r2
 80033a4:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80033a6:	8a3b      	ldrh	r3, [r7, #16]
 80033a8:	3307      	adds	r3, #7
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	da00      	bge.n	80033b0 <DrawChar+0x90>
 80033ae:	3307      	adds	r3, #7
 80033b0:	10db      	asrs	r3, r3, #3
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d002      	beq.n	80033bc <DrawChar+0x9c>
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d004      	beq.n	80033c4 <DrawChar+0xa4>
 80033ba:	e00c      	b.n	80033d6 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	617b      	str	r3, [r7, #20]
      break;
 80033c2:	e016      	b.n	80033f2 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	021b      	lsls	r3, r3, #8
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	3201      	adds	r2, #1
 80033ce:	7812      	ldrb	r2, [r2, #0]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]
      break;
 80033d4:	e00d      	b.n	80033f2 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	041a      	lsls	r2, r3, #16
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	3301      	adds	r3, #1
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	021b      	lsls	r3, r3, #8
 80033e4:	4313      	orrs	r3, r2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	3202      	adds	r2, #2
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	617b      	str	r3, [r7, #20]
      break;
 80033f0:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80033f2:	2300      	movs	r3, #0
 80033f4:	61bb      	str	r3, [r7, #24]
 80033f6:	e036      	b.n	8003466 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80033f8:	8a3a      	ldrh	r2, [r7, #16]
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	1ad2      	subs	r2, r2, r3
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	4413      	add	r3, r2
 8003402:	3b01      	subs	r3, #1
 8003404:	2201      	movs	r2, #1
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	461a      	mov	r2, r3
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	4013      	ands	r3, r2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d012      	beq.n	800343a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	b29a      	uxth	r2, r3
 8003418:	88fb      	ldrh	r3, [r7, #6]
 800341a:	4413      	add	r3, r2
 800341c:	b298      	uxth	r0, r3
 800341e:	4b1b      	ldr	r3, [pc, #108]	; (800348c <DrawChar+0x16c>)
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	491b      	ldr	r1, [pc, #108]	; (8003490 <DrawChar+0x170>)
 8003424:	4613      	mov	r3, r2
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	4413      	add	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	88bb      	ldrh	r3, [r7, #4]
 8003432:	4619      	mov	r1, r3
 8003434:	f7ff ff4e 	bl	80032d4 <BSP_LCD_DrawPixel>
 8003438:	e012      	b.n	8003460 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	b29a      	uxth	r2, r3
 800343e:	88fb      	ldrh	r3, [r7, #6]
 8003440:	4413      	add	r3, r2
 8003442:	b298      	uxth	r0, r3
 8003444:	4b11      	ldr	r3, [pc, #68]	; (800348c <DrawChar+0x16c>)
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	4911      	ldr	r1, [pc, #68]	; (8003490 <DrawChar+0x170>)
 800344a:	4613      	mov	r3, r2
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	4413      	add	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	3304      	adds	r3, #4
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	88bb      	ldrh	r3, [r7, #4]
 800345a:	4619      	mov	r1, r3
 800345c:	f7ff ff3a 	bl	80032d4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	3301      	adds	r3, #1
 8003464:	61bb      	str	r3, [r7, #24]
 8003466:	8a3b      	ldrh	r3, [r7, #16]
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	429a      	cmp	r2, r3
 800346c:	d3c4      	bcc.n	80033f8 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 800346e:	88bb      	ldrh	r3, [r7, #4]
 8003470:	3301      	adds	r3, #1
 8003472:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	3301      	adds	r3, #1
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	8a7b      	ldrh	r3, [r7, #18]
 800347c:	69fa      	ldr	r2, [r7, #28]
 800347e:	429a      	cmp	r2, r3
 8003480:	d384      	bcc.n	800338c <DrawChar+0x6c>
  }
}
 8003482:	bf00      	nop
 8003484:	bf00      	nop
 8003486:	3720      	adds	r7, #32
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	20000324 	.word	0x20000324
 8003490:	20000328 	.word	0x20000328

08003494 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af02      	add	r7, sp, #8
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80034a2:	4b16      	ldr	r3, [pc, #88]	; (80034fc <FillBuffer+0x68>)
 80034a4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80034a8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80034aa:	4b14      	ldr	r3, [pc, #80]	; (80034fc <FillBuffer+0x68>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80034b0:	4a12      	ldr	r2, [pc, #72]	; (80034fc <FillBuffer+0x68>)
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80034b6:	4b11      	ldr	r3, [pc, #68]	; (80034fc <FillBuffer+0x68>)
 80034b8:	4a11      	ldr	r2, [pc, #68]	; (8003500 <FillBuffer+0x6c>)
 80034ba:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80034bc:	480f      	ldr	r0, [pc, #60]	; (80034fc <FillBuffer+0x68>)
 80034be:	f000 fd13 	bl	8003ee8 <HAL_DMA2D_Init>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d115      	bne.n	80034f4 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80034c8:	68f9      	ldr	r1, [r7, #12]
 80034ca:	480c      	ldr	r0, [pc, #48]	; (80034fc <FillBuffer+0x68>)
 80034cc:	f000 ff7a 	bl	80043c4 <HAL_DMA2D_ConfigLayer>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d10e      	bne.n	80034f4 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69f9      	ldr	r1, [r7, #28]
 80034e0:	4806      	ldr	r0, [pc, #24]	; (80034fc <FillBuffer+0x68>)
 80034e2:	f000 fd4a 	bl	8003f7a <HAL_DMA2D_Start>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d103      	bne.n	80034f4 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80034ec:	210a      	movs	r1, #10
 80034ee:	4803      	ldr	r0, [pc, #12]	; (80034fc <FillBuffer+0x68>)
 80034f0:	f000 fd6e 	bl	8003fd0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80034f4:	bf00      	nop
 80034f6:	3710      	adds	r7, #16
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	200002b4 	.word	0x200002b4
 8003500:	4002b000 	.word	0x4002b000

08003504 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003508:	4b29      	ldr	r3, [pc, #164]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 800350a:	4a2a      	ldr	r2, [pc, #168]	; (80035b4 <BSP_SDRAM_Init+0xb0>)
 800350c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800350e:	4b2a      	ldr	r3, [pc, #168]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 8003510:	2202      	movs	r2, #2
 8003512:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003514:	4b28      	ldr	r3, [pc, #160]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 8003516:	2207      	movs	r2, #7
 8003518:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800351a:	4b27      	ldr	r3, [pc, #156]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 800351c:	2204      	movs	r2, #4
 800351e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003520:	4b25      	ldr	r3, [pc, #148]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 8003522:	2207      	movs	r2, #7
 8003524:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003526:	4b24      	ldr	r3, [pc, #144]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 8003528:	2202      	movs	r2, #2
 800352a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800352c:	4b22      	ldr	r3, [pc, #136]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 800352e:	2202      	movs	r2, #2
 8003530:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003532:	4b21      	ldr	r3, [pc, #132]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 8003534:	2202      	movs	r2, #2
 8003536:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003538:	4b1d      	ldr	r3, [pc, #116]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 800353a:	2201      	movs	r2, #1
 800353c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800353e:	4b1c      	ldr	r3, [pc, #112]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003540:	2200      	movs	r2, #0
 8003542:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003544:	4b1a      	ldr	r3, [pc, #104]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003546:	2204      	movs	r2, #4
 8003548:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800354a:	4b19      	ldr	r3, [pc, #100]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 800354c:	2210      	movs	r2, #16
 800354e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003550:	4b17      	ldr	r3, [pc, #92]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003552:	2240      	movs	r2, #64	; 0x40
 8003554:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003556:	4b16      	ldr	r3, [pc, #88]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003558:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800355c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800355e:	4b14      	ldr	r3, [pc, #80]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003560:	2200      	movs	r2, #0
 8003562:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003564:	4b12      	ldr	r3, [pc, #72]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003566:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800356a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800356c:	4b10      	ldr	r3, [pc, #64]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 800356e:	2200      	movs	r2, #0
 8003570:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003572:	4b0f      	ldr	r3, [pc, #60]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003574:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003578:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800357a:	2100      	movs	r1, #0
 800357c:	480c      	ldr	r0, [pc, #48]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 800357e:	f000 f87f 	bl	8003680 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003582:	490d      	ldr	r1, [pc, #52]	; (80035b8 <BSP_SDRAM_Init+0xb4>)
 8003584:	480a      	ldr	r0, [pc, #40]	; (80035b0 <BSP_SDRAM_Init+0xac>)
 8003586:	f003 fec3 	bl	8007310 <HAL_SDRAM_Init>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d003      	beq.n	8003598 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003590:	4b0a      	ldr	r3, [pc, #40]	; (80035bc <BSP_SDRAM_Init+0xb8>)
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]
 8003596:	e002      	b.n	800359e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003598:	4b08      	ldr	r3, [pc, #32]	; (80035bc <BSP_SDRAM_Init+0xb8>)
 800359a:	2200      	movs	r2, #0
 800359c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800359e:	f240 506a 	movw	r0, #1386	; 0x56a
 80035a2:	f000 f80d 	bl	80035c0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80035a6:	4b05      	ldr	r3, [pc, #20]	; (80035bc <BSP_SDRAM_Init+0xb8>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	20000340 	.word	0x20000340
 80035b4:	a0000140 	.word	0xa0000140
 80035b8:	20000374 	.word	0x20000374
 80035bc:	20000058 	.word	0x20000058

080035c0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80035c8:	2300      	movs	r3, #0
 80035ca:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80035cc:	4b2a      	ldr	r3, [pc, #168]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80035d2:	4b29      	ldr	r3, [pc, #164]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035d4:	2208      	movs	r2, #8
 80035d6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80035d8:	4b27      	ldr	r3, [pc, #156]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035da:	2201      	movs	r2, #1
 80035dc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80035de:	4b26      	ldr	r3, [pc, #152]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80035e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035e8:	4923      	ldr	r1, [pc, #140]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035ea:	4824      	ldr	r0, [pc, #144]	; (800367c <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035ec:	f003 fec4 	bl	8007378 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80035f0:	2001      	movs	r0, #1
 80035f2:	f000 f993 	bl	800391c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80035f6:	4b20      	ldr	r3, [pc, #128]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035f8:	2202      	movs	r2, #2
 80035fa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80035fc:	4b1e      	ldr	r3, [pc, #120]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035fe:	2208      	movs	r2, #8
 8003600:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003602:	4b1d      	ldr	r3, [pc, #116]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003604:	2201      	movs	r2, #1
 8003606:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003608:	4b1b      	ldr	r3, [pc, #108]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800360a:	2200      	movs	r2, #0
 800360c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 800360e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003612:	4919      	ldr	r1, [pc, #100]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003614:	4819      	ldr	r0, [pc, #100]	; (800367c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003616:	f003 feaf 	bl	8007378 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800361a:	4b17      	ldr	r3, [pc, #92]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800361c:	2203      	movs	r2, #3
 800361e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003620:	4b15      	ldr	r3, [pc, #84]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003622:	2208      	movs	r2, #8
 8003624:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003626:	4b14      	ldr	r3, [pc, #80]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003628:	2204      	movs	r2, #4
 800362a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800362c:	4b12      	ldr	r3, [pc, #72]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800362e:	2200      	movs	r2, #0
 8003630:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003632:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003636:	4910      	ldr	r1, [pc, #64]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003638:	4810      	ldr	r0, [pc, #64]	; (800367c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800363a:	f003 fe9d 	bl	8007378 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800363e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003642:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003644:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003646:	2204      	movs	r2, #4
 8003648:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800364a:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800364c:	2208      	movs	r2, #8
 800364e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003650:	4b09      	ldr	r3, [pc, #36]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003652:	2201      	movs	r2, #1
 8003654:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4a07      	ldr	r2, [pc, #28]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800365a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800365c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003660:	4905      	ldr	r1, [pc, #20]	; (8003678 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003662:	4806      	ldr	r0, [pc, #24]	; (800367c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003664:	f003 fe88 	bl	8007378 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4804      	ldr	r0, [pc, #16]	; (800367c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800366c:	f003 feaf 	bl	80073ce <HAL_SDRAM_ProgramRefreshRate>
}
 8003670:	bf00      	nop
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20000390 	.word	0x20000390
 800367c:	20000340 	.word	0x20000340

08003680 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b090      	sub	sp, #64	; 0x40
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 80ec 	beq.w	800386a <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	62bb      	str	r3, [r7, #40]	; 0x28
 8003696:	4b77      	ldr	r3, [pc, #476]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369a:	4a76      	ldr	r2, [pc, #472]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	6393      	str	r3, [r2, #56]	; 0x38
 80036a2:	4b74      	ldr	r3, [pc, #464]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80036ac:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
 80036b2:	4b70      	ldr	r3, [pc, #448]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b6:	4a6f      	ldr	r2, [pc, #444]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036bc:	6313      	str	r3, [r2, #48]	; 0x30
 80036be:	4b6d      	ldr	r3, [pc, #436]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036c6:	627b      	str	r3, [r7, #36]	; 0x24
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	623b      	str	r3, [r7, #32]
 80036ce:	4b69      	ldr	r3, [pc, #420]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	4a68      	ldr	r2, [pc, #416]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036d4:	f043 0302 	orr.w	r3, r3, #2
 80036d8:	6313      	str	r3, [r2, #48]	; 0x30
 80036da:	4b66      	ldr	r3, [pc, #408]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	623b      	str	r3, [r7, #32]
 80036e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	4b62      	ldr	r3, [pc, #392]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	4a61      	ldr	r2, [pc, #388]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036f0:	f043 0304 	orr.w	r3, r3, #4
 80036f4:	6313      	str	r3, [r2, #48]	; 0x30
 80036f6:	4b5f      	ldr	r3, [pc, #380]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	61fb      	str	r3, [r7, #28]
 8003700:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
 8003706:	4b5b      	ldr	r3, [pc, #364]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	4a5a      	ldr	r2, [pc, #360]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 800370c:	f043 0308 	orr.w	r3, r3, #8
 8003710:	6313      	str	r3, [r2, #48]	; 0x30
 8003712:	4b58      	ldr	r3, [pc, #352]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	61bb      	str	r3, [r7, #24]
 800371c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	4b54      	ldr	r3, [pc, #336]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003726:	4a53      	ldr	r2, [pc, #332]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003728:	f043 0310 	orr.w	r3, r3, #16
 800372c:	6313      	str	r3, [r2, #48]	; 0x30
 800372e:	4b51      	ldr	r3, [pc, #324]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	613b      	str	r3, [r7, #16]
 800373e:	4b4d      	ldr	r3, [pc, #308]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	4a4c      	ldr	r2, [pc, #304]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003744:	f043 0320 	orr.w	r3, r3, #32
 8003748:	6313      	str	r3, [r2, #48]	; 0x30
 800374a:	4b4a      	ldr	r3, [pc, #296]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	f003 0320 	and.w	r3, r3, #32
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	4b46      	ldr	r3, [pc, #280]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	4a45      	ldr	r2, [pc, #276]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003764:	6313      	str	r3, [r2, #48]	; 0x30
 8003766:	4b43      	ldr	r3, [pc, #268]	; (8003874 <BSP_SDRAM_MspInit+0x1f4>)
 8003768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003772:	2302      	movs	r3, #2
 8003774:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003776:	2302      	movs	r3, #2
 8003778:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800377a:	2300      	movs	r3, #0
 800377c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800377e:	230c      	movs	r3, #12
 8003780:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003782:	2360      	movs	r3, #96	; 0x60
 8003784:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003786:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800378a:	4619      	mov	r1, r3
 800378c:	483a      	ldr	r0, [pc, #232]	; (8003878 <BSP_SDRAM_MspInit+0x1f8>)
 800378e:	f000 ff47 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003792:	2301      	movs	r3, #1
 8003794:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003796:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800379a:	4619      	mov	r1, r3
 800379c:	4837      	ldr	r0, [pc, #220]	; (800387c <BSP_SDRAM_MspInit+0x1fc>)
 800379e:	f000 ff3f 	bl	8004620 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80037a2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80037a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80037a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80037ac:	4619      	mov	r1, r3
 80037ae:	4834      	ldr	r0, [pc, #208]	; (8003880 <BSP_SDRAM_MspInit+0x200>)
 80037b0:	f000 ff36 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80037b4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80037b8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80037ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80037be:	4619      	mov	r1, r3
 80037c0:	4830      	ldr	r0, [pc, #192]	; (8003884 <BSP_SDRAM_MspInit+0x204>)
 80037c2:	f000 ff2d 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80037c6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80037ca:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80037cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80037d0:	4619      	mov	r1, r3
 80037d2:	482d      	ldr	r0, [pc, #180]	; (8003888 <BSP_SDRAM_MspInit+0x208>)
 80037d4:	f000 ff24 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80037d8:	f248 1333 	movw	r3, #33075	; 0x8133
 80037dc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80037de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80037e2:	4619      	mov	r1, r3
 80037e4:	4829      	ldr	r0, [pc, #164]	; (800388c <BSP_SDRAM_MspInit+0x20c>)
 80037e6:	f000 ff1b 	bl	8004620 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80037ea:	4b29      	ldr	r3, [pc, #164]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80037f0:	4b27      	ldr	r3, [pc, #156]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 80037f2:	2280      	movs	r2, #128	; 0x80
 80037f4:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80037f6:	4b26      	ldr	r3, [pc, #152]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 80037f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037fc:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80037fe:	4b24      	ldr	r3, [pc, #144]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003800:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003804:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003806:	4b22      	ldr	r3, [pc, #136]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003808:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800380c:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800380e:	4b20      	ldr	r3, [pc, #128]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003810:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003814:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003816:	4b1e      	ldr	r3, [pc, #120]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003818:	2200      	movs	r2, #0
 800381a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800381c:	4b1c      	ldr	r3, [pc, #112]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 800381e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003822:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003824:	4b1a      	ldr	r3, [pc, #104]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003826:	2200      	movs	r2, #0
 8003828:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800382a:	4b19      	ldr	r3, [pc, #100]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 800382c:	2203      	movs	r2, #3
 800382e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003830:	4b17      	ldr	r3, [pc, #92]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003832:	2200      	movs	r2, #0
 8003834:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003836:	4b16      	ldr	r3, [pc, #88]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003838:	2200      	movs	r2, #0
 800383a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800383c:	4b14      	ldr	r3, [pc, #80]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 800383e:	4a15      	ldr	r2, [pc, #84]	; (8003894 <BSP_SDRAM_MspInit+0x214>)
 8003840:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a12      	ldr	r2, [pc, #72]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003846:	631a      	str	r2, [r3, #48]	; 0x30
 8003848:	4a11      	ldr	r2, [pc, #68]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800384e:	4810      	ldr	r0, [pc, #64]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003850:	f000 fa18 	bl	8003c84 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003854:	480e      	ldr	r0, [pc, #56]	; (8003890 <BSP_SDRAM_MspInit+0x210>)
 8003856:	f000 f967 	bl	8003b28 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800385a:	2200      	movs	r2, #0
 800385c:	210f      	movs	r1, #15
 800385e:	2038      	movs	r0, #56	; 0x38
 8003860:	f000 f938 	bl	8003ad4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003864:	2038      	movs	r0, #56	; 0x38
 8003866:	f000 f951 	bl	8003b0c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800386a:	bf00      	nop
 800386c:	3740      	adds	r7, #64	; 0x40
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800
 8003878:	40020400 	.word	0x40020400
 800387c:	40020800 	.word	0x40020800
 8003880:	40020c00 	.word	0x40020c00
 8003884:	40021000 	.word	0x40021000
 8003888:	40021400 	.word	0x40021400
 800388c:	40021800 	.word	0x40021800
 8003890:	200003a0 	.word	0x200003a0
 8003894:	40026410 	.word	0x40026410

08003898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800389c:	4b0e      	ldr	r3, [pc, #56]	; (80038d8 <HAL_Init+0x40>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a0d      	ldr	r2, [pc, #52]	; (80038d8 <HAL_Init+0x40>)
 80038a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038a8:	4b0b      	ldr	r3, [pc, #44]	; (80038d8 <HAL_Init+0x40>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a0a      	ldr	r2, [pc, #40]	; (80038d8 <HAL_Init+0x40>)
 80038ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038b4:	4b08      	ldr	r3, [pc, #32]	; (80038d8 <HAL_Init+0x40>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a07      	ldr	r2, [pc, #28]	; (80038d8 <HAL_Init+0x40>)
 80038ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038c0:	2003      	movs	r0, #3
 80038c2:	f000 f8fc 	bl	8003abe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038c6:	2000      	movs	r0, #0
 80038c8:	f7fe fadc 	bl	8001e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038cc:	f7fe faae 	bl	8001e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40023c00 	.word	0x40023c00

080038dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038e0:	4b06      	ldr	r3, [pc, #24]	; (80038fc <HAL_IncTick+0x20>)
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	461a      	mov	r2, r3
 80038e6:	4b06      	ldr	r3, [pc, #24]	; (8003900 <HAL_IncTick+0x24>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4413      	add	r3, r2
 80038ec:	4a04      	ldr	r2, [pc, #16]	; (8003900 <HAL_IncTick+0x24>)
 80038ee:	6013      	str	r3, [r2, #0]
}
 80038f0:	bf00      	nop
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	20000060 	.word	0x20000060
 8003900:	2000087c 	.word	0x2000087c

08003904 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return uwTick;
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <HAL_GetTick+0x14>)
 800390a:	681b      	ldr	r3, [r3, #0]
}
 800390c:	4618      	mov	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	2000087c 	.word	0x2000087c

0800391c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003924:	f7ff ffee 	bl	8003904 <HAL_GetTick>
 8003928:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003934:	d005      	beq.n	8003942 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003936:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <HAL_Delay+0x44>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4413      	add	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003942:	bf00      	nop
 8003944:	f7ff ffde 	bl	8003904 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	429a      	cmp	r2, r3
 8003952:	d8f7      	bhi.n	8003944 <HAL_Delay+0x28>
  {
  }
}
 8003954:	bf00      	nop
 8003956:	bf00      	nop
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	20000060 	.word	0x20000060

08003964 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f003 0307 	and.w	r3, r3, #7
 8003972:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003974:	4b0c      	ldr	r3, [pc, #48]	; (80039a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003980:	4013      	ands	r3, r2
 8003982:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800398c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003994:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003996:	4a04      	ldr	r2, [pc, #16]	; (80039a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	60d3      	str	r3, [r2, #12]
}
 800399c:	bf00      	nop
 800399e:	3714      	adds	r7, #20
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	e000ed00 	.word	0xe000ed00

080039ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039b0:	4b04      	ldr	r3, [pc, #16]	; (80039c4 <__NVIC_GetPriorityGrouping+0x18>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	0a1b      	lsrs	r3, r3, #8
 80039b6:	f003 0307 	and.w	r3, r3, #7
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	e000ed00 	.word	0xe000ed00

080039c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	4603      	mov	r3, r0
 80039d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	db0b      	blt.n	80039f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039da:	79fb      	ldrb	r3, [r7, #7]
 80039dc:	f003 021f 	and.w	r2, r3, #31
 80039e0:	4907      	ldr	r1, [pc, #28]	; (8003a00 <__NVIC_EnableIRQ+0x38>)
 80039e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e6:	095b      	lsrs	r3, r3, #5
 80039e8:	2001      	movs	r0, #1
 80039ea:	fa00 f202 	lsl.w	r2, r0, r2
 80039ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039f2:	bf00      	nop
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	e000e100 	.word	0xe000e100

08003a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	6039      	str	r1, [r7, #0]
 8003a0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	db0a      	blt.n	8003a2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	490c      	ldr	r1, [pc, #48]	; (8003a50 <__NVIC_SetPriority+0x4c>)
 8003a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a22:	0112      	lsls	r2, r2, #4
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	440b      	add	r3, r1
 8003a28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a2c:	e00a      	b.n	8003a44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	b2da      	uxtb	r2, r3
 8003a32:	4908      	ldr	r1, [pc, #32]	; (8003a54 <__NVIC_SetPriority+0x50>)
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	3b04      	subs	r3, #4
 8003a3c:	0112      	lsls	r2, r2, #4
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	440b      	add	r3, r1
 8003a42:	761a      	strb	r2, [r3, #24]
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	e000e100 	.word	0xe000e100
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b089      	sub	sp, #36	; 0x24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	f1c3 0307 	rsb	r3, r3, #7
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	bf28      	it	cs
 8003a76:	2304      	movcs	r3, #4
 8003a78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	3304      	adds	r3, #4
 8003a7e:	2b06      	cmp	r3, #6
 8003a80:	d902      	bls.n	8003a88 <NVIC_EncodePriority+0x30>
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3b03      	subs	r3, #3
 8003a86:	e000      	b.n	8003a8a <NVIC_EncodePriority+0x32>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	fa02 f303 	lsl.w	r3, r2, r3
 8003a96:	43da      	mvns	r2, r3
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	401a      	ands	r2, r3
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aaa:	43d9      	mvns	r1, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab0:	4313      	orrs	r3, r2
         );
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3724      	adds	r7, #36	; 0x24
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff ff4c 	bl	8003964 <__NVIC_SetPriorityGrouping>
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
 8003ae0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ae6:	f7ff ff61 	bl	80039ac <__NVIC_GetPriorityGrouping>
 8003aea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	6978      	ldr	r0, [r7, #20]
 8003af2:	f7ff ffb1 	bl	8003a58 <NVIC_EncodePriority>
 8003af6:	4602      	mov	r2, r0
 8003af8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003afc:	4611      	mov	r1, r2
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7ff ff80 	bl	8003a04 <__NVIC_SetPriority>
}
 8003b04:	bf00      	nop
 8003b06:	3718      	adds	r7, #24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff ff54 	bl	80039c8 <__NVIC_EnableIRQ>
}
 8003b20:	bf00      	nop
 8003b22:	3708      	adds	r7, #8
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b34:	f7ff fee6 	bl	8003904 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e099      	b.n	8003c78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 0201 	bic.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b64:	e00f      	b.n	8003b86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b66:	f7ff fecd 	bl	8003904 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b05      	cmp	r3, #5
 8003b72:	d908      	bls.n	8003b86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2220      	movs	r2, #32
 8003b78:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e078      	b.n	8003c78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1e8      	bne.n	8003b66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4b38      	ldr	r3, [pc, #224]	; (8003c80 <HAL_DMA_Init+0x158>)
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d107      	bne.n	8003bf0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be8:	4313      	orrs	r3, r2
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	f023 0307 	bic.w	r3, r3, #7
 8003c06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d117      	bne.n	8003c4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00e      	beq.n	8003c4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f8df 	bl	8003df0 <DMA_CheckFifoParam>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2240      	movs	r2, #64	; 0x40
 8003c3c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c46:	2301      	movs	r3, #1
 8003c48:	e016      	b.n	8003c78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	697a      	ldr	r2, [r7, #20]
 8003c50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f896 	bl	8003d84 <DMA_CalcBaseAndBitshift>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c60:	223f      	movs	r2, #63	; 0x3f
 8003c62:	409a      	lsls	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	f010803f 	.word	0xf010803f

08003c84 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e050      	b.n	8003d38 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d101      	bne.n	8003ca6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e048      	b.n	8003d38 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0201 	bic.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2221      	movs	r2, #33	; 0x21
 8003ce4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f84c 	bl	8003d84 <DMA_CalcBaseAndBitshift>
 8003cec:	4603      	mov	r3, r0
 8003cee:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d18:	223f      	movs	r2, #63	; 0x3f
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d004      	beq.n	8003d5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2280      	movs	r2, #128	; 0x80
 8003d58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e00c      	b.n	8003d78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2205      	movs	r2, #5
 8003d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	3b10      	subs	r3, #16
 8003d94:	4a14      	ldr	r2, [pc, #80]	; (8003de8 <DMA_CalcBaseAndBitshift+0x64>)
 8003d96:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9a:	091b      	lsrs	r3, r3, #4
 8003d9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d9e:	4a13      	ldr	r2, [pc, #76]	; (8003dec <DMA_CalcBaseAndBitshift+0x68>)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	4413      	add	r3, r2
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	461a      	mov	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d909      	bls.n	8003dc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dba:	f023 0303 	bic.w	r3, r3, #3
 8003dbe:	1d1a      	adds	r2, r3, #4
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	659a      	str	r2, [r3, #88]	; 0x58
 8003dc4:	e007      	b.n	8003dd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dce:	f023 0303 	bic.w	r3, r3, #3
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3714      	adds	r7, #20
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	aaaaaaab 	.word	0xaaaaaaab
 8003dec:	0800f368 	.word	0x0800f368

08003df0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d11f      	bne.n	8003e4a <DMA_CheckFifoParam+0x5a>
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b03      	cmp	r3, #3
 8003e0e:	d856      	bhi.n	8003ebe <DMA_CheckFifoParam+0xce>
 8003e10:	a201      	add	r2, pc, #4	; (adr r2, 8003e18 <DMA_CheckFifoParam+0x28>)
 8003e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e16:	bf00      	nop
 8003e18:	08003e29 	.word	0x08003e29
 8003e1c:	08003e3b 	.word	0x08003e3b
 8003e20:	08003e29 	.word	0x08003e29
 8003e24:	08003ebf 	.word	0x08003ebf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d046      	beq.n	8003ec2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e38:	e043      	b.n	8003ec2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e42:	d140      	bne.n	8003ec6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e48:	e03d      	b.n	8003ec6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e52:	d121      	bne.n	8003e98 <DMA_CheckFifoParam+0xa8>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	d837      	bhi.n	8003eca <DMA_CheckFifoParam+0xda>
 8003e5a:	a201      	add	r2, pc, #4	; (adr r2, 8003e60 <DMA_CheckFifoParam+0x70>)
 8003e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e60:	08003e71 	.word	0x08003e71
 8003e64:	08003e77 	.word	0x08003e77
 8003e68:	08003e71 	.word	0x08003e71
 8003e6c:	08003e89 	.word	0x08003e89
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      break;
 8003e74:	e030      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d025      	beq.n	8003ece <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e86:	e022      	b.n	8003ece <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e90:	d11f      	bne.n	8003ed2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e96:	e01c      	b.n	8003ed2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d903      	bls.n	8003ea6 <DMA_CheckFifoParam+0xb6>
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d003      	beq.n	8003eac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ea4:	e018      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	73fb      	strb	r3, [r7, #15]
      break;
 8003eaa:	e015      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00e      	beq.n	8003ed6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	73fb      	strb	r3, [r7, #15]
      break;
 8003ebc:	e00b      	b.n	8003ed6 <DMA_CheckFifoParam+0xe6>
      break;
 8003ebe:	bf00      	nop
 8003ec0:	e00a      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ec2:	bf00      	nop
 8003ec4:	e008      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ec6:	bf00      	nop
 8003ec8:	e006      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      break;
 8003eca:	bf00      	nop
 8003ecc:	e004      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ece:	bf00      	nop
 8003ed0:	e002      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ed2:	bf00      	nop
 8003ed4:	e000      	b.n	8003ed8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ed6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop

08003ee8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e03b      	b.n	8003f72 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d106      	bne.n	8003f14 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7fd f808 	bl	8000f24 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f38:	f023 0107 	bic.w	r1, r3, #7
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	68d1      	ldr	r1, [r2, #12]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	430b      	orrs	r3, r1
 8003f60:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b086      	sub	sp, #24
 8003f7e:	af02      	add	r7, sp, #8
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_DMA2D_Start+0x1c>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e018      	b.n	8003fc8 <HAL_DMA2D_Start+0x4e>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	68b9      	ldr	r1, [r7, #8]
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 fa99 	bl	80044e8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0301 	and.w	r3, r3, #1
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d056      	beq.n	800409a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003fec:	f7ff fc8a 	bl	8003904 <HAL_GetTick>
 8003ff0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003ff2:	e04b      	b.n	800408c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004002:	2b00      	cmp	r3, #0
 8004004:	d023      	beq.n	800404e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004014:	f043 0202 	orr.w	r2, r3, #2
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d005      	beq.n	8004032 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402a:	f043 0201 	orr.w	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2221      	movs	r2, #33	; 0x21
 8004038:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2204      	movs	r2, #4
 800403e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e0a5      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004054:	d01a      	beq.n	800408c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004056:	f7ff fc55 	bl	8003904 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d302      	bcc.n	800406c <HAL_DMA2D_PollForTransfer+0x9c>
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10f      	bne.n	800408c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004070:	f043 0220 	orr.w	r2, r3, #32
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2203      	movs	r2, #3
 800407c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e086      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0ac      	beq.n	8003ff4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69db      	ldr	r3, [r3, #28]
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ac:	f003 0320 	and.w	r3, r3, #32
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d061      	beq.n	8004180 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80040bc:	f7ff fc22 	bl	8003904 <HAL_GetTick>
 80040c0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80040c2:	e056      	b.n	8004172 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d02e      	beq.n	8004134 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f003 0308 	and.w	r3, r3, #8
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d005      	beq.n	80040ec <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e4:	f043 0204 	orr.w	r2, r3, #4
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d005      	beq.n	8004102 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fa:	f043 0202 	orr.w	r2, r3, #2
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004110:	f043 0201 	orr.w	r2, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2229      	movs	r2, #41	; 0x29
 800411e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2204      	movs	r2, #4
 8004124:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e032      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413a:	d01a      	beq.n	8004172 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800413c:	f7ff fbe2 	bl	8003904 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	429a      	cmp	r2, r3
 800414a:	d302      	bcc.n	8004152 <HAL_DMA2D_PollForTransfer+0x182>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10f      	bne.n	8004172 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004156:	f043 0220 	orr.w	r2, r3, #32
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2203      	movs	r2, #3
 8004162:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e013      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0a1      	beq.n	80040c4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2212      	movs	r2, #18
 8004186:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d026      	beq.n	8004212 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d021      	beq.n	8004212 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041dc:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e2:	f043 0201 	orr.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2201      	movs	r2, #1
 80041f0:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2204      	movs	r2, #4
 80041f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f003 0320 	and.w	r3, r3, #32
 8004218:	2b00      	cmp	r3, #0
 800421a:	d026      	beq.n	800426a <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d021      	beq.n	800426a <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004234:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2220      	movs	r2, #32
 800423c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004242:	f043 0202 	orr.w	r2, r3, #2
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2204      	movs	r2, #4
 800424e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	d026      	beq.n	80042c2 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800427a:	2b00      	cmp	r3, #0
 800427c:	d021      	beq.n	80042c2 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2208      	movs	r2, #8
 8004294:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800429a:	f043 0204 	orr.w	r2, r3, #4
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2204      	movs	r2, #4
 80042a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d013      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00e      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042e4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2204      	movs	r2, #4
 80042ec:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 f853 	bl	800439a <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d024      	beq.n	8004348 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01f      	beq.n	8004348 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004316:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2202      	movs	r2, #2
 800431e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	2b00      	cmp	r3, #0
 8004350:	d01f      	beq.n	8004392 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d01a      	beq.n	8004392 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800436a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2210      	movs	r2, #16
 8004372:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f80e 	bl	80043ae <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
	...

080043c4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_DMA2D_ConfigLayer+0x20>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e079      	b.n	80044d8 <HAL_DMA2D_ConfigLayer+0x114>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	011b      	lsls	r3, r3, #4
 80043f8:	3318      	adds	r3, #24
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	4413      	add	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	041b      	lsls	r3, r3, #16
 800440a:	4313      	orrs	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800440e:	4b35      	ldr	r3, [pc, #212]	; (80044e4 <HAL_DMA2D_ConfigLayer+0x120>)
 8004410:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b0a      	cmp	r3, #10
 8004418:	d003      	beq.n	8004422 <HAL_DMA2D_ConfigLayer+0x5e>
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b09      	cmp	r3, #9
 8004420:	d107      	bne.n	8004432 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e005      	b.n	800443e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	061b      	lsls	r3, r3, #24
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d120      	bne.n	8004486 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	43db      	mvns	r3, r3
 800444e:	ea02 0103 	and.w	r1, r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	430a      	orrs	r2, r1
 800445a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b0a      	cmp	r3, #10
 800446c:	d003      	beq.n	8004476 <HAL_DMA2D_ConfigLayer+0xb2>
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b09      	cmp	r3, #9
 8004474:	d127      	bne.n	80044c6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004482:	629a      	str	r2, [r3, #40]	; 0x28
 8004484:	e01f      	b.n	80044c6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69da      	ldr	r2, [r3, #28]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	43db      	mvns	r3, r3
 8004490:	ea02 0103 	and.w	r1, r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	430a      	orrs	r2, r1
 800449c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	6812      	ldr	r2, [r2, #0]
 80044a6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b0a      	cmp	r3, #10
 80044ae:	d003      	beq.n	80044b8 <HAL_DMA2D_ConfigLayer+0xf4>
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	2b09      	cmp	r3, #9
 80044b6:	d106      	bne.n	80044c6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80044c4:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	371c      	adds	r7, #28
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	ff03000f 	.word	0xff03000f

080044e8 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b08b      	sub	sp, #44	; 0x2c
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	041a      	lsls	r2, r3, #16
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	431a      	orrs	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004520:	d174      	bne.n	800460c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004528:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004530:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004538:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d108      	bne.n	800455a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	431a      	orrs	r2, r3
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	4313      	orrs	r3, r2
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
 8004558:	e053      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d106      	bne.n	8004570 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	4313      	orrs	r3, r2
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	4313      	orrs	r3, r2
 800456c:	627b      	str	r3, [r7, #36]	; 0x24
 800456e:	e048      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	2b02      	cmp	r3, #2
 8004576:	d111      	bne.n	800459c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	0cdb      	lsrs	r3, r3, #19
 800457c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	0a9b      	lsrs	r3, r3, #10
 8004582:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	08db      	lsrs	r3, r3, #3
 8004588:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	015a      	lsls	r2, r3, #5
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	02db      	lsls	r3, r3, #11
 8004592:	4313      	orrs	r3, r2
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
 800459a:	e032      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b03      	cmp	r3, #3
 80045a2:	d117      	bne.n	80045d4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	0fdb      	lsrs	r3, r3, #31
 80045a8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	0cdb      	lsrs	r3, r3, #19
 80045ae:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	0adb      	lsrs	r3, r3, #11
 80045b4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	08db      	lsrs	r3, r3, #3
 80045ba:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	029b      	lsls	r3, r3, #10
 80045c4:	431a      	orrs	r2, r3
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	03db      	lsls	r3, r3, #15
 80045ca:	4313      	orrs	r3, r2
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	627b      	str	r3, [r7, #36]	; 0x24
 80045d2:	e016      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	0f1b      	lsrs	r3, r3, #28
 80045d8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	0d1b      	lsrs	r3, r3, #20
 80045de:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	0b1b      	lsrs	r3, r3, #12
 80045e4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	091b      	lsrs	r3, r3, #4
 80045ea:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	011a      	lsls	r2, r3, #4
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	431a      	orrs	r2, r3
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	031b      	lsls	r3, r3, #12
 80045fa:	4313      	orrs	r3, r2
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	4313      	orrs	r3, r2
 8004600:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004608:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800460a:	e003      	b.n	8004614 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	60da      	str	r2, [r3, #12]
}
 8004614:	bf00      	nop
 8004616:	372c      	adds	r7, #44	; 0x2c
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004620:	b480      	push	{r7}
 8004622:	b089      	sub	sp, #36	; 0x24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004632:	2300      	movs	r3, #0
 8004634:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004636:	2300      	movs	r3, #0
 8004638:	61fb      	str	r3, [r7, #28]
 800463a:	e177      	b.n	800492c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800463c:	2201      	movs	r2, #1
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4013      	ands	r3, r2
 800464e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	429a      	cmp	r2, r3
 8004656:	f040 8166 	bne.w	8004926 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d00b      	beq.n	800467a <HAL_GPIO_Init+0x5a>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b02      	cmp	r3, #2
 8004668:	d007      	beq.n	800467a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800466e:	2b11      	cmp	r3, #17
 8004670:	d003      	beq.n	800467a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b12      	cmp	r3, #18
 8004678:	d130      	bne.n	80046dc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	2203      	movs	r2, #3
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	43db      	mvns	r3, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4013      	ands	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046b0:	2201      	movs	r2, #1
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	43db      	mvns	r3, r3
 80046ba:	69ba      	ldr	r2, [r7, #24]
 80046bc:	4013      	ands	r3, r2
 80046be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 0201 	and.w	r2, r3, #1
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	2203      	movs	r2, #3
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	43db      	mvns	r3, r3
 80046ee:	69ba      	ldr	r2, [r7, #24]
 80046f0:	4013      	ands	r3, r2
 80046f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b02      	cmp	r3, #2
 8004712:	d003      	beq.n	800471c <HAL_GPIO_Init+0xfc>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b12      	cmp	r3, #18
 800471a:	d123      	bne.n	8004764 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	08da      	lsrs	r2, r3, #3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3208      	adds	r2, #8
 8004724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004728:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	220f      	movs	r2, #15
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	f003 0307 	and.w	r3, r3, #7
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	08da      	lsrs	r2, r3, #3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	3208      	adds	r2, #8
 800475e:	69b9      	ldr	r1, [r7, #24]
 8004760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	2203      	movs	r2, #3
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f003 0203 	and.w	r2, r3, #3
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	005b      	lsls	r3, r3, #1
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	4313      	orrs	r3, r2
 8004790:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 80c0 	beq.w	8004926 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]
 80047aa:	4b66      	ldr	r3, [pc, #408]	; (8004944 <HAL_GPIO_Init+0x324>)
 80047ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ae:	4a65      	ldr	r2, [pc, #404]	; (8004944 <HAL_GPIO_Init+0x324>)
 80047b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047b4:	6453      	str	r3, [r2, #68]	; 0x44
 80047b6:	4b63      	ldr	r3, [pc, #396]	; (8004944 <HAL_GPIO_Init+0x324>)
 80047b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047c2:	4a61      	ldr	r2, [pc, #388]	; (8004948 <HAL_GPIO_Init+0x328>)
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	089b      	lsrs	r3, r3, #2
 80047c8:	3302      	adds	r3, #2
 80047ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f003 0303 	and.w	r3, r3, #3
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	220f      	movs	r2, #15
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43db      	mvns	r3, r3
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	4013      	ands	r3, r2
 80047e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a58      	ldr	r2, [pc, #352]	; (800494c <HAL_GPIO_Init+0x32c>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d037      	beq.n	800485e <HAL_GPIO_Init+0x23e>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a57      	ldr	r2, [pc, #348]	; (8004950 <HAL_GPIO_Init+0x330>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d031      	beq.n	800485a <HAL_GPIO_Init+0x23a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a56      	ldr	r2, [pc, #344]	; (8004954 <HAL_GPIO_Init+0x334>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d02b      	beq.n	8004856 <HAL_GPIO_Init+0x236>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a55      	ldr	r2, [pc, #340]	; (8004958 <HAL_GPIO_Init+0x338>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d025      	beq.n	8004852 <HAL_GPIO_Init+0x232>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a54      	ldr	r2, [pc, #336]	; (800495c <HAL_GPIO_Init+0x33c>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d01f      	beq.n	800484e <HAL_GPIO_Init+0x22e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a53      	ldr	r2, [pc, #332]	; (8004960 <HAL_GPIO_Init+0x340>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d019      	beq.n	800484a <HAL_GPIO_Init+0x22a>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a52      	ldr	r2, [pc, #328]	; (8004964 <HAL_GPIO_Init+0x344>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d013      	beq.n	8004846 <HAL_GPIO_Init+0x226>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a51      	ldr	r2, [pc, #324]	; (8004968 <HAL_GPIO_Init+0x348>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00d      	beq.n	8004842 <HAL_GPIO_Init+0x222>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a50      	ldr	r2, [pc, #320]	; (800496c <HAL_GPIO_Init+0x34c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d007      	beq.n	800483e <HAL_GPIO_Init+0x21e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a4f      	ldr	r2, [pc, #316]	; (8004970 <HAL_GPIO_Init+0x350>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d101      	bne.n	800483a <HAL_GPIO_Init+0x21a>
 8004836:	2309      	movs	r3, #9
 8004838:	e012      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800483a:	230a      	movs	r3, #10
 800483c:	e010      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800483e:	2308      	movs	r3, #8
 8004840:	e00e      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004842:	2307      	movs	r3, #7
 8004844:	e00c      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004846:	2306      	movs	r3, #6
 8004848:	e00a      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800484a:	2305      	movs	r3, #5
 800484c:	e008      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800484e:	2304      	movs	r3, #4
 8004850:	e006      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004852:	2303      	movs	r3, #3
 8004854:	e004      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004856:	2302      	movs	r3, #2
 8004858:	e002      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800485e:	2300      	movs	r3, #0
 8004860:	69fa      	ldr	r2, [r7, #28]
 8004862:	f002 0203 	and.w	r2, r2, #3
 8004866:	0092      	lsls	r2, r2, #2
 8004868:	4093      	lsls	r3, r2
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004870:	4935      	ldr	r1, [pc, #212]	; (8004948 <HAL_GPIO_Init+0x328>)
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	089b      	lsrs	r3, r3, #2
 8004876:	3302      	adds	r3, #2
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800487e:	4b3d      	ldr	r3, [pc, #244]	; (8004974 <HAL_GPIO_Init+0x354>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	43db      	mvns	r3, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4013      	ands	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048a2:	4a34      	ldr	r2, [pc, #208]	; (8004974 <HAL_GPIO_Init+0x354>)
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048a8:	4b32      	ldr	r3, [pc, #200]	; (8004974 <HAL_GPIO_Init+0x354>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048cc:	4a29      	ldr	r2, [pc, #164]	; (8004974 <HAL_GPIO_Init+0x354>)
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048d2:	4b28      	ldr	r3, [pc, #160]	; (8004974 <HAL_GPIO_Init+0x354>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	43db      	mvns	r3, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4013      	ands	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048f6:	4a1f      	ldr	r2, [pc, #124]	; (8004974 <HAL_GPIO_Init+0x354>)
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048fc:	4b1d      	ldr	r3, [pc, #116]	; (8004974 <HAL_GPIO_Init+0x354>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	43db      	mvns	r3, r3
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	4013      	ands	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004920:	4a14      	ldr	r2, [pc, #80]	; (8004974 <HAL_GPIO_Init+0x354>)
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	3301      	adds	r3, #1
 800492a:	61fb      	str	r3, [r7, #28]
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	2b0f      	cmp	r3, #15
 8004930:	f67f ae84 	bls.w	800463c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop
 8004938:	3724      	adds	r7, #36	; 0x24
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40023800 	.word	0x40023800
 8004948:	40013800 	.word	0x40013800
 800494c:	40020000 	.word	0x40020000
 8004950:	40020400 	.word	0x40020400
 8004954:	40020800 	.word	0x40020800
 8004958:	40020c00 	.word	0x40020c00
 800495c:	40021000 	.word	0x40021000
 8004960:	40021400 	.word	0x40021400
 8004964:	40021800 	.word	0x40021800
 8004968:	40021c00 	.word	0x40021c00
 800496c:	40022000 	.word	0x40022000
 8004970:	40022400 	.word	0x40022400
 8004974:	40013c00 	.word	0x40013c00

08004978 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004982:	2300      	movs	r3, #0
 8004984:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004986:	2300      	movs	r3, #0
 8004988:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800498a:	2300      	movs	r3, #0
 800498c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800498e:	2300      	movs	r3, #0
 8004990:	617b      	str	r3, [r7, #20]
 8004992:	e0d9      	b.n	8004b48 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004994:	2201      	movs	r2, #1
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	4013      	ands	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	f040 80c9 	bne.w	8004b42 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80049b0:	4a6b      	ldr	r2, [pc, #428]	; (8004b60 <HAL_GPIO_DeInit+0x1e8>)
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	089b      	lsrs	r3, r3, #2
 80049b6:	3302      	adds	r3, #2
 80049b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049bc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f003 0303 	and.w	r3, r3, #3
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	220f      	movs	r2, #15
 80049c8:	fa02 f303 	lsl.w	r3, r2, r3
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	4013      	ands	r3, r2
 80049d0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a63      	ldr	r2, [pc, #396]	; (8004b64 <HAL_GPIO_DeInit+0x1ec>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d037      	beq.n	8004a4a <HAL_GPIO_DeInit+0xd2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a62      	ldr	r2, [pc, #392]	; (8004b68 <HAL_GPIO_DeInit+0x1f0>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d031      	beq.n	8004a46 <HAL_GPIO_DeInit+0xce>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a61      	ldr	r2, [pc, #388]	; (8004b6c <HAL_GPIO_DeInit+0x1f4>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d02b      	beq.n	8004a42 <HAL_GPIO_DeInit+0xca>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a60      	ldr	r2, [pc, #384]	; (8004b70 <HAL_GPIO_DeInit+0x1f8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d025      	beq.n	8004a3e <HAL_GPIO_DeInit+0xc6>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a5f      	ldr	r2, [pc, #380]	; (8004b74 <HAL_GPIO_DeInit+0x1fc>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d01f      	beq.n	8004a3a <HAL_GPIO_DeInit+0xc2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a5e      	ldr	r2, [pc, #376]	; (8004b78 <HAL_GPIO_DeInit+0x200>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d019      	beq.n	8004a36 <HAL_GPIO_DeInit+0xbe>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a5d      	ldr	r2, [pc, #372]	; (8004b7c <HAL_GPIO_DeInit+0x204>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d013      	beq.n	8004a32 <HAL_GPIO_DeInit+0xba>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a5c      	ldr	r2, [pc, #368]	; (8004b80 <HAL_GPIO_DeInit+0x208>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00d      	beq.n	8004a2e <HAL_GPIO_DeInit+0xb6>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a5b      	ldr	r2, [pc, #364]	; (8004b84 <HAL_GPIO_DeInit+0x20c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <HAL_GPIO_DeInit+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a5a      	ldr	r2, [pc, #360]	; (8004b88 <HAL_GPIO_DeInit+0x210>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d101      	bne.n	8004a26 <HAL_GPIO_DeInit+0xae>
 8004a22:	2309      	movs	r3, #9
 8004a24:	e012      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a26:	230a      	movs	r3, #10
 8004a28:	e010      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a2a:	2308      	movs	r3, #8
 8004a2c:	e00e      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a2e:	2307      	movs	r3, #7
 8004a30:	e00c      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a32:	2306      	movs	r3, #6
 8004a34:	e00a      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a36:	2305      	movs	r3, #5
 8004a38:	e008      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a3a:	2304      	movs	r3, #4
 8004a3c:	e006      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e004      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e002      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a46:	2301      	movs	r3, #1
 8004a48:	e000      	b.n	8004a4c <HAL_GPIO_DeInit+0xd4>
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	f002 0203 	and.w	r2, r2, #3
 8004a52:	0092      	lsls	r2, r2, #2
 8004a54:	4093      	lsls	r3, r2
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d132      	bne.n	8004ac2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004a5c:	4b4b      	ldr	r3, [pc, #300]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	43db      	mvns	r3, r3
 8004a64:	4949      	ldr	r1, [pc, #292]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a66:	4013      	ands	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004a6a:	4b48      	ldr	r3, [pc, #288]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	43db      	mvns	r3, r3
 8004a72:	4946      	ldr	r1, [pc, #280]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004a78:	4b44      	ldr	r3, [pc, #272]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	43db      	mvns	r3, r3
 8004a80:	4942      	ldr	r1, [pc, #264]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004a86:	4b41      	ldr	r3, [pc, #260]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a88:	68da      	ldr	r2, [r3, #12]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	493f      	ldr	r1, [pc, #252]	; (8004b8c <HAL_GPIO_DeInit+0x214>)
 8004a90:	4013      	ands	r3, r2
 8004a92:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f003 0303 	and.w	r3, r3, #3
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	220f      	movs	r2, #15
 8004a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004aa4:	4a2e      	ldr	r2, [pc, #184]	; (8004b60 <HAL_GPIO_DeInit+0x1e8>)
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	089b      	lsrs	r3, r3, #2
 8004aaa:	3302      	adds	r3, #2
 8004aac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	482a      	ldr	r0, [pc, #168]	; (8004b60 <HAL_GPIO_DeInit+0x1e8>)
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	089b      	lsrs	r3, r3, #2
 8004aba:	400a      	ands	r2, r1
 8004abc:	3302      	adds	r3, #2
 8004abe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	2103      	movs	r1, #3
 8004acc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	401a      	ands	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	08da      	lsrs	r2, r3, #3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3208      	adds	r2, #8
 8004ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	220f      	movs	r2, #15
 8004aee:	fa02 f303 	lsl.w	r3, r2, r3
 8004af2:	43db      	mvns	r3, r3
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	08d2      	lsrs	r2, r2, #3
 8004af8:	4019      	ands	r1, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	3208      	adds	r2, #8
 8004afe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	2103      	movs	r1, #3
 8004b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b10:	43db      	mvns	r3, r3
 8004b12:	401a      	ands	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	fa01 f303 	lsl.w	r3, r1, r3
 8004b24:	43db      	mvns	r3, r3
 8004b26:	401a      	ands	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	2103      	movs	r1, #3
 8004b36:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3a:	43db      	mvns	r3, r3
 8004b3c:	401a      	ands	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	3301      	adds	r3, #1
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2b0f      	cmp	r3, #15
 8004b4c:	f67f af22 	bls.w	8004994 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	371c      	adds	r7, #28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40013800 	.word	0x40013800
 8004b64:	40020000 	.word	0x40020000
 8004b68:	40020400 	.word	0x40020400
 8004b6c:	40020800 	.word	0x40020800
 8004b70:	40020c00 	.word	0x40020c00
 8004b74:	40021000 	.word	0x40021000
 8004b78:	40021400 	.word	0x40021400
 8004b7c:	40021800 	.word	0x40021800
 8004b80:	40021c00 	.word	0x40021c00
 8004b84:	40022000 	.word	0x40022000
 8004b88:	40022400 	.word	0x40022400
 8004b8c:	40013c00 	.word	0x40013c00

08004b90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	460b      	mov	r3, r1
 8004b9a:	807b      	strh	r3, [r7, #2]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ba0:	787b      	ldrb	r3, [r7, #1]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ba6:	887a      	ldrh	r2, [r7, #2]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004bac:	e003      	b.n	8004bb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bae:	887b      	ldrh	r3, [r7, #2]
 8004bb0:	041a      	lsls	r2, r3, #16
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	619a      	str	r2, [r3, #24]
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d101      	bne.n	8004bd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e12b      	b.n	8004e2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fc fc1c 	bl	8001428 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2224      	movs	r2, #36	; 0x24
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0201 	bic.w	r2, r2, #1
 8004c06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c28:	f002 f95a 	bl	8006ee0 <HAL_RCC_GetPCLK1Freq>
 8004c2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	4a81      	ldr	r2, [pc, #516]	; (8004e38 <HAL_I2C_Init+0x274>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d807      	bhi.n	8004c48 <HAL_I2C_Init+0x84>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	4a80      	ldr	r2, [pc, #512]	; (8004e3c <HAL_I2C_Init+0x278>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	bf94      	ite	ls
 8004c40:	2301      	movls	r3, #1
 8004c42:	2300      	movhi	r3, #0
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	e006      	b.n	8004c56 <HAL_I2C_Init+0x92>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	4a7d      	ldr	r2, [pc, #500]	; (8004e40 <HAL_I2C_Init+0x27c>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	bf94      	ite	ls
 8004c50:	2301      	movls	r3, #1
 8004c52:	2300      	movhi	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e0e7      	b.n	8004e2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	4a78      	ldr	r2, [pc, #480]	; (8004e44 <HAL_I2C_Init+0x280>)
 8004c62:	fba2 2303 	umull	r2, r3, r2, r3
 8004c66:	0c9b      	lsrs	r3, r3, #18
 8004c68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	4a6a      	ldr	r2, [pc, #424]	; (8004e38 <HAL_I2C_Init+0x274>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d802      	bhi.n	8004c98 <HAL_I2C_Init+0xd4>
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	3301      	adds	r3, #1
 8004c96:	e009      	b.n	8004cac <HAL_I2C_Init+0xe8>
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	4a69      	ldr	r2, [pc, #420]	; (8004e48 <HAL_I2C_Init+0x284>)
 8004ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca8:	099b      	lsrs	r3, r3, #6
 8004caa:	3301      	adds	r3, #1
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	6812      	ldr	r2, [r2, #0]
 8004cb0:	430b      	orrs	r3, r1
 8004cb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	69db      	ldr	r3, [r3, #28]
 8004cba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004cbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	495c      	ldr	r1, [pc, #368]	; (8004e38 <HAL_I2C_Init+0x274>)
 8004cc8:	428b      	cmp	r3, r1
 8004cca:	d819      	bhi.n	8004d00 <HAL_I2C_Init+0x13c>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	1e59      	subs	r1, r3, #1
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cda:	1c59      	adds	r1, r3, #1
 8004cdc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004ce0:	400b      	ands	r3, r1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00a      	beq.n	8004cfc <HAL_I2C_Init+0x138>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	1e59      	subs	r1, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cfa:	e051      	b.n	8004da0 <HAL_I2C_Init+0x1dc>
 8004cfc:	2304      	movs	r3, #4
 8004cfe:	e04f      	b.n	8004da0 <HAL_I2C_Init+0x1dc>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d111      	bne.n	8004d2c <HAL_I2C_Init+0x168>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	1e58      	subs	r0, r3, #1
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6859      	ldr	r1, [r3, #4]
 8004d10:	460b      	mov	r3, r1
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	440b      	add	r3, r1
 8004d16:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	bf0c      	ite	eq
 8004d24:	2301      	moveq	r3, #1
 8004d26:	2300      	movne	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	e012      	b.n	8004d52 <HAL_I2C_Init+0x18e>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	1e58      	subs	r0, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6859      	ldr	r1, [r3, #4]
 8004d34:	460b      	mov	r3, r1
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	440b      	add	r3, r1
 8004d3a:	0099      	lsls	r1, r3, #2
 8004d3c:	440b      	add	r3, r1
 8004d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d42:	3301      	adds	r3, #1
 8004d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	bf0c      	ite	eq
 8004d4c:	2301      	moveq	r3, #1
 8004d4e:	2300      	movne	r3, #0
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_I2C_Init+0x196>
 8004d56:	2301      	movs	r3, #1
 8004d58:	e022      	b.n	8004da0 <HAL_I2C_Init+0x1dc>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10e      	bne.n	8004d80 <HAL_I2C_Init+0x1bc>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	1e58      	subs	r0, r3, #1
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6859      	ldr	r1, [r3, #4]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	440b      	add	r3, r1
 8004d70:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d74:	3301      	adds	r3, #1
 8004d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d7e:	e00f      	b.n	8004da0 <HAL_I2C_Init+0x1dc>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	1e58      	subs	r0, r3, #1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6859      	ldr	r1, [r3, #4]
 8004d88:	460b      	mov	r3, r1
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	0099      	lsls	r1, r3, #2
 8004d90:	440b      	add	r3, r1
 8004d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d96:	3301      	adds	r3, #1
 8004d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004da0:	6879      	ldr	r1, [r7, #4]
 8004da2:	6809      	ldr	r1, [r1, #0]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	69da      	ldr	r2, [r3, #28]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004dce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6911      	ldr	r1, [r2, #16]
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	68d2      	ldr	r2, [r2, #12]
 8004dda:	4311      	orrs	r1, r2
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6812      	ldr	r2, [r2, #0]
 8004de0:	430b      	orrs	r3, r1
 8004de2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0201 	orr.w	r2, r2, #1
 8004e0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	000186a0 	.word	0x000186a0
 8004e3c:	001e847f 	.word	0x001e847f
 8004e40:	003d08ff 	.word	0x003d08ff
 8004e44:	431bde83 	.word	0x431bde83
 8004e48:	10624dd3 	.word	0x10624dd3

08004e4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af02      	add	r7, sp, #8
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	4608      	mov	r0, r1
 8004e56:	4611      	mov	r1, r2
 8004e58:	461a      	mov	r2, r3
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	817b      	strh	r3, [r7, #10]
 8004e5e:	460b      	mov	r3, r1
 8004e60:	813b      	strh	r3, [r7, #8]
 8004e62:	4613      	mov	r3, r2
 8004e64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e66:	f7fe fd4d 	bl	8003904 <HAL_GetTick>
 8004e6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b20      	cmp	r3, #32
 8004e76:	f040 80d9 	bne.w	800502c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	2319      	movs	r3, #25
 8004e80:	2201      	movs	r2, #1
 8004e82:	496d      	ldr	r1, [pc, #436]	; (8005038 <HAL_I2C_Mem_Write+0x1ec>)
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 fdad 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d001      	beq.n	8004e94 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e90:	2302      	movs	r3, #2
 8004e92:	e0cc      	b.n	800502e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d101      	bne.n	8004ea2 <HAL_I2C_Mem_Write+0x56>
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	e0c5      	b.n	800502e <HAL_I2C_Mem_Write+0x1e2>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d007      	beq.n	8004ec8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0201 	orr.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ed6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2221      	movs	r2, #33	; 0x21
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2240      	movs	r2, #64	; 0x40
 8004ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6a3a      	ldr	r2, [r7, #32]
 8004ef2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4a4d      	ldr	r2, [pc, #308]	; (800503c <HAL_I2C_Mem_Write+0x1f0>)
 8004f08:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f0a:	88f8      	ldrh	r0, [r7, #6]
 8004f0c:	893a      	ldrh	r2, [r7, #8]
 8004f0e:	8979      	ldrh	r1, [r7, #10]
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	9301      	str	r3, [sp, #4]
 8004f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	4603      	mov	r3, r0
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 fbe4 	bl	80056e8 <I2C_RequestMemoryWrite>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d052      	beq.n	8004fcc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e081      	b.n	800502e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f000 fe2e 	bl	8005b90 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00d      	beq.n	8004f56 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	d107      	bne.n	8004f52 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e06b      	b.n	800502e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5a:	781a      	ldrb	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	695b      	ldr	r3, [r3, #20]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b04      	cmp	r3, #4
 8004f92:	d11b      	bne.n	8004fcc <HAL_I2C_Mem_Write+0x180>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d017      	beq.n	8004fcc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa0:	781a      	ldrb	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1aa      	bne.n	8004f2a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 fe1a 	bl	8005c12 <I2C_WaitOnBTFFlagUntilTimeout>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00d      	beq.n	8005000 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	2b04      	cmp	r3, #4
 8004fea:	d107      	bne.n	8004ffc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ffa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e016      	b.n	800502e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800500e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2220      	movs	r2, #32
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	e000      	b.n	800502e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	00100002 	.word	0x00100002
 800503c:	ffff0000 	.word	0xffff0000

08005040 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08c      	sub	sp, #48	; 0x30
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	4608      	mov	r0, r1
 800504a:	4611      	mov	r1, r2
 800504c:	461a      	mov	r2, r3
 800504e:	4603      	mov	r3, r0
 8005050:	817b      	strh	r3, [r7, #10]
 8005052:	460b      	mov	r3, r1
 8005054:	813b      	strh	r3, [r7, #8]
 8005056:	4613      	mov	r3, r2
 8005058:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800505a:	f7fe fc53 	bl	8003904 <HAL_GetTick>
 800505e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b20      	cmp	r3, #32
 800506a:	f040 8208 	bne.w	800547e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	2319      	movs	r3, #25
 8005074:	2201      	movs	r2, #1
 8005076:	497b      	ldr	r1, [pc, #492]	; (8005264 <HAL_I2C_Mem_Read+0x224>)
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 fcb3 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d001      	beq.n	8005088 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005084:	2302      	movs	r3, #2
 8005086:	e1fb      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800508e:	2b01      	cmp	r3, #1
 8005090:	d101      	bne.n	8005096 <HAL_I2C_Mem_Read+0x56>
 8005092:	2302      	movs	r3, #2
 8005094:	e1f4      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d007      	beq.n	80050bc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 0201 	orr.w	r2, r2, #1
 80050ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2222      	movs	r2, #34	; 0x22
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2240      	movs	r2, #64	; 0x40
 80050d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80050ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	4a5b      	ldr	r2, [pc, #364]	; (8005268 <HAL_I2C_Mem_Read+0x228>)
 80050fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050fe:	88f8      	ldrh	r0, [r7, #6]
 8005100:	893a      	ldrh	r2, [r7, #8]
 8005102:	8979      	ldrh	r1, [r7, #10]
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	9301      	str	r3, [sp, #4]
 8005108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	4603      	mov	r3, r0
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 fb80 	bl	8005814 <I2C_RequestMemoryRead>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e1b0      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005122:	2b00      	cmp	r3, #0
 8005124:	d113      	bne.n	800514e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005126:	2300      	movs	r3, #0
 8005128:	623b      	str	r3, [r7, #32]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	623b      	str	r3, [r7, #32]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	623b      	str	r3, [r7, #32]
 800513a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	e184      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005152:	2b01      	cmp	r3, #1
 8005154:	d11b      	bne.n	800518e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005164:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005166:	2300      	movs	r3, #0
 8005168:	61fb      	str	r3, [r7, #28]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	61fb      	str	r3, [r7, #28]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	61fb      	str	r3, [r7, #28]
 800517a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	e164      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005192:	2b02      	cmp	r3, #2
 8005194:	d11b      	bne.n	80051ce <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b6:	2300      	movs	r3, #0
 80051b8:	61bb      	str	r3, [r7, #24]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	61bb      	str	r3, [r7, #24]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	61bb      	str	r3, [r7, #24]
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	e144      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ce:	2300      	movs	r3, #0
 80051d0:	617b      	str	r3, [r7, #20]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	617b      	str	r3, [r7, #20]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	617b      	str	r3, [r7, #20]
 80051e2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80051e4:	e138      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ea:	2b03      	cmp	r3, #3
 80051ec:	f200 80f1 	bhi.w	80053d2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d123      	bne.n	8005240 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 fd49 	bl	8005c94 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e139      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	691a      	ldr	r2, [r3, #16]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005216:	b2d2      	uxtb	r2, r2
 8005218:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521e:	1c5a      	adds	r2, r3, #1
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005234:	b29b      	uxth	r3, r3
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800523e:	e10b      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	2b02      	cmp	r3, #2
 8005246:	d14e      	bne.n	80052e6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800524e:	2200      	movs	r2, #0
 8005250:	4906      	ldr	r1, [pc, #24]	; (800526c <HAL_I2C_Mem_Read+0x22c>)
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f000 fbc6 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d008      	beq.n	8005270 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e10e      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
 8005262:	bf00      	nop
 8005264:	00100002 	.word	0x00100002
 8005268:	ffff0000 	.word	0xffff0000
 800526c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800527e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	1c5a      	adds	r2, r3, #1
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052e4:	e0b8      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ec:	2200      	movs	r2, #0
 80052ee:	4966      	ldr	r1, [pc, #408]	; (8005488 <HAL_I2C_Mem_Read+0x448>)
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fb77 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e0bf      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800530e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691a      	ldr	r2, [r3, #16]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005338:	b29b      	uxth	r3, r3
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005348:	2200      	movs	r2, #0
 800534a:	494f      	ldr	r1, [pc, #316]	; (8005488 <HAL_I2C_Mem_Read+0x448>)
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f000 fb49 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e091      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800536a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691a      	ldr	r2, [r3, #16]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005394:	b29b      	uxth	r3, r3
 8005396:	3b01      	subs	r3, #1
 8005398:	b29a      	uxth	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053d0:	e042      	b.n	8005458 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fc5c 	bl	8005c94 <I2C_WaitOnRXNEFlagUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e04c      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	691a      	ldr	r2, [r3, #16]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	b2d2      	uxtb	r2, r2
 80053f2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	1c5a      	adds	r2, r3, #1
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540e:	b29b      	uxth	r3, r3
 8005410:	3b01      	subs	r3, #1
 8005412:	b29a      	uxth	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	2b04      	cmp	r3, #4
 8005424:	d118      	bne.n	8005458 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	691a      	ldr	r2, [r3, #16]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005430:	b2d2      	uxtb	r2, r2
 8005432:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005442:	3b01      	subs	r3, #1
 8005444:	b29a      	uxth	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800544e:	b29b      	uxth	r3, r3
 8005450:	3b01      	subs	r3, #1
 8005452:	b29a      	uxth	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800545c:	2b00      	cmp	r3, #0
 800545e:	f47f aec2 	bne.w	80051e6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2220      	movs	r2, #32
 8005466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	e000      	b.n	8005480 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800547e:	2302      	movs	r3, #2
  }
}
 8005480:	4618      	mov	r0, r3
 8005482:	3728      	adds	r7, #40	; 0x28
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	00010004 	.word	0x00010004

0800548c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b08a      	sub	sp, #40	; 0x28
 8005490:	af02      	add	r7, sp, #8
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	607a      	str	r2, [r7, #4]
 8005496:	603b      	str	r3, [r7, #0]
 8005498:	460b      	mov	r3, r1
 800549a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800549c:	f7fe fa32 	bl	8003904 <HAL_GetTick>
 80054a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80054a2:	2301      	movs	r3, #1
 80054a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	f040 8111 	bne.w	80056d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	2319      	movs	r3, #25
 80054ba:	2201      	movs	r2, #1
 80054bc:	4988      	ldr	r1, [pc, #544]	; (80056e0 <HAL_I2C_IsDeviceReady+0x254>)
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 fa90 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80054ca:	2302      	movs	r3, #2
 80054cc:	e104      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d101      	bne.n	80054dc <HAL_I2C_IsDeviceReady+0x50>
 80054d8:	2302      	movs	r3, #2
 80054da:	e0fd      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d007      	beq.n	8005502 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f042 0201 	orr.w	r2, r2, #1
 8005500:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005510:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2224      	movs	r2, #36	; 0x24
 8005516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	4a70      	ldr	r2, [pc, #448]	; (80056e4 <HAL_I2C_IsDeviceReady+0x258>)
 8005524:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005534:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2200      	movs	r2, #0
 800553e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 fa4e 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00d      	beq.n	800556a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005558:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800555c:	d103      	bne.n	8005566 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005564:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e0b6      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800556a:	897b      	ldrh	r3, [r7, #10]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	461a      	mov	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005578:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800557a:	f7fe f9c3 	bl	8003904 <HAL_GetTick>
 800557e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b02      	cmp	r3, #2
 800558c:	bf0c      	ite	eq
 800558e:	2301      	moveq	r3, #1
 8005590:	2300      	movne	r3, #0
 8005592:	b2db      	uxtb	r3, r3
 8005594:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a4:	bf0c      	ite	eq
 80055a6:	2301      	moveq	r3, #1
 80055a8:	2300      	movne	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80055ae:	e025      	b.n	80055fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055b0:	f7fe f9a8 	bl	8003904 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d302      	bcc.n	80055c6 <HAL_I2C_IsDeviceReady+0x13a>
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d103      	bne.n	80055ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	22a0      	movs	r2, #160	; 0xa0
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b02      	cmp	r3, #2
 80055da:	bf0c      	ite	eq
 80055dc:	2301      	moveq	r3, #1
 80055de:	2300      	movne	r3, #0
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055f2:	bf0c      	ite	eq
 80055f4:	2301      	moveq	r3, #1
 80055f6:	2300      	movne	r3, #0
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2ba0      	cmp	r3, #160	; 0xa0
 8005606:	d005      	beq.n	8005614 <HAL_I2C_IsDeviceReady+0x188>
 8005608:	7dfb      	ldrb	r3, [r7, #23]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d102      	bne.n	8005614 <HAL_I2C_IsDeviceReady+0x188>
 800560e:	7dbb      	ldrb	r3, [r7, #22]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0cd      	beq.n	80055b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b02      	cmp	r3, #2
 8005628:	d129      	bne.n	800567e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005638:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800563a:	2300      	movs	r3, #0
 800563c:	613b      	str	r3, [r7, #16]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	695b      	ldr	r3, [r3, #20]
 8005644:	613b      	str	r3, [r7, #16]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	699b      	ldr	r3, [r3, #24]
 800564c:	613b      	str	r3, [r7, #16]
 800564e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	2319      	movs	r3, #25
 8005656:	2201      	movs	r2, #1
 8005658:	4921      	ldr	r1, [pc, #132]	; (80056e0 <HAL_I2C_IsDeviceReady+0x254>)
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 f9c2 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e036      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	e02c      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800568c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005696:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	9300      	str	r3, [sp, #0]
 800569c:	2319      	movs	r3, #25
 800569e:	2201      	movs	r2, #1
 80056a0:	490f      	ldr	r1, [pc, #60]	; (80056e0 <HAL_I2C_IsDeviceReady+0x254>)
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 f99e 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e012      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	3301      	adds	r3, #1
 80056b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80056b8:	69ba      	ldr	r2, [r7, #24]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	429a      	cmp	r2, r3
 80056be:	f4ff af32 	bcc.w	8005526 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2220      	movs	r2, #32
 80056c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e000      	b.n	80056d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80056d6:	2302      	movs	r3, #2
  }
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3720      	adds	r7, #32
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	00100002 	.word	0x00100002
 80056e4:	ffff0000 	.word	0xffff0000

080056e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	4608      	mov	r0, r1
 80056f2:	4611      	mov	r1, r2
 80056f4:	461a      	mov	r2, r3
 80056f6:	4603      	mov	r3, r0
 80056f8:	817b      	strh	r3, [r7, #10]
 80056fa:	460b      	mov	r3, r1
 80056fc:	813b      	strh	r3, [r7, #8]
 80056fe:	4613      	mov	r3, r2
 8005700:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005710:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	2200      	movs	r2, #0
 800571a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 f960 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00d      	beq.n	8005746 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005734:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005738:	d103      	bne.n	8005742 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005740:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e05f      	b.n	8005806 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005746:	897b      	ldrh	r3, [r7, #10]
 8005748:	b2db      	uxtb	r3, r3
 800574a:	461a      	mov	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005754:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005758:	6a3a      	ldr	r2, [r7, #32]
 800575a:	492d      	ldr	r1, [pc, #180]	; (8005810 <I2C_RequestMemoryWrite+0x128>)
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 f998 	bl	8005a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e04c      	b.n	8005806 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800576c:	2300      	movs	r3, #0
 800576e:	617b      	str	r3, [r7, #20]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	617b      	str	r3, [r7, #20]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005784:	6a39      	ldr	r1, [r7, #32]
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 fa02 	bl	8005b90 <I2C_WaitOnTXEFlagUntilTimeout>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00d      	beq.n	80057ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	2b04      	cmp	r3, #4
 8005798:	d107      	bne.n	80057aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e02b      	b.n	8005806 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057ae:	88fb      	ldrh	r3, [r7, #6]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d105      	bne.n	80057c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057b4:	893b      	ldrh	r3, [r7, #8]
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	611a      	str	r2, [r3, #16]
 80057be:	e021      	b.n	8005804 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057c0:	893b      	ldrh	r3, [r7, #8]
 80057c2:	0a1b      	lsrs	r3, r3, #8
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	b2da      	uxtb	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057d0:	6a39      	ldr	r1, [r7, #32]
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 f9dc 	bl	8005b90 <I2C_WaitOnTXEFlagUntilTimeout>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00d      	beq.n	80057fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d107      	bne.n	80057f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e005      	b.n	8005806 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057fa:	893b      	ldrh	r3, [r7, #8]
 80057fc:	b2da      	uxtb	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	00010002 	.word	0x00010002

08005814 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b088      	sub	sp, #32
 8005818:	af02      	add	r7, sp, #8
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	4608      	mov	r0, r1
 800581e:	4611      	mov	r1, r2
 8005820:	461a      	mov	r2, r3
 8005822:	4603      	mov	r3, r0
 8005824:	817b      	strh	r3, [r7, #10]
 8005826:	460b      	mov	r3, r1
 8005828:	813b      	strh	r3, [r7, #8]
 800582a:	4613      	mov	r3, r2
 800582c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800583c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800584c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800584e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	6a3b      	ldr	r3, [r7, #32]
 8005854:	2200      	movs	r2, #0
 8005856:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f8c2 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00d      	beq.n	8005882 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005874:	d103      	bne.n	800587e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800587c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e0aa      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005882:	897b      	ldrh	r3, [r7, #10]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005890:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	6a3a      	ldr	r2, [r7, #32]
 8005896:	4952      	ldr	r1, [pc, #328]	; (80059e0 <I2C_RequestMemoryRead+0x1cc>)
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 f8fa 	bl	8005a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e097      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058a8:	2300      	movs	r3, #0
 80058aa:	617b      	str	r3, [r7, #20]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	617b      	str	r3, [r7, #20]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	617b      	str	r3, [r7, #20]
 80058bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058c0:	6a39      	ldr	r1, [r7, #32]
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 f964 	bl	8005b90 <I2C_WaitOnTXEFlagUntilTimeout>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00d      	beq.n	80058ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d107      	bne.n	80058e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e076      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058ea:	88fb      	ldrh	r3, [r7, #6]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d105      	bne.n	80058fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058f0:	893b      	ldrh	r3, [r7, #8]
 80058f2:	b2da      	uxtb	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	611a      	str	r2, [r3, #16]
 80058fa:	e021      	b.n	8005940 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80058fc:	893b      	ldrh	r3, [r7, #8]
 80058fe:	0a1b      	lsrs	r3, r3, #8
 8005900:	b29b      	uxth	r3, r3
 8005902:	b2da      	uxtb	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800590a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800590c:	6a39      	ldr	r1, [r7, #32]
 800590e:	68f8      	ldr	r0, [r7, #12]
 8005910:	f000 f93e 	bl	8005b90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00d      	beq.n	8005936 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591e:	2b04      	cmp	r3, #4
 8005920:	d107      	bne.n	8005932 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005930:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e050      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005936:	893b      	ldrh	r3, [r7, #8]
 8005938:	b2da      	uxtb	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005942:	6a39      	ldr	r1, [r7, #32]
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 f923 	bl	8005b90 <I2C_WaitOnTXEFlagUntilTimeout>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00d      	beq.n	800596c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005954:	2b04      	cmp	r3, #4
 8005956:	d107      	bne.n	8005968 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005966:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e035      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800597a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800597c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597e:	9300      	str	r3, [sp, #0]
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	2200      	movs	r2, #0
 8005984:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f82b 	bl	80059e4 <I2C_WaitOnFlagUntilTimeout>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00d      	beq.n	80059b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800599e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059a2:	d103      	bne.n	80059ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e013      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059b0:	897b      	ldrh	r3, [r7, #10]
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	f043 0301 	orr.w	r3, r3, #1
 80059b8:	b2da      	uxtb	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c2:	6a3a      	ldr	r2, [r7, #32]
 80059c4:	4906      	ldr	r1, [pc, #24]	; (80059e0 <I2C_RequestMemoryRead+0x1cc>)
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 f863 	bl	8005a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e000      	b.n	80059d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	00010002 	.word	0x00010002

080059e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	4613      	mov	r3, r2
 80059f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059f4:	e025      	b.n	8005a42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fc:	d021      	beq.n	8005a42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059fe:	f7fd ff81 	bl	8003904 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d302      	bcc.n	8005a14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d116      	bne.n	8005a42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2e:	f043 0220 	orr.w	r2, r3, #32
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e023      	b.n	8005a8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	0c1b      	lsrs	r3, r3, #16
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d10d      	bne.n	8005a68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	43da      	mvns	r2, r3
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	4013      	ands	r3, r2
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	bf0c      	ite	eq
 8005a5e:	2301      	moveq	r3, #1
 8005a60:	2300      	movne	r3, #0
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	461a      	mov	r2, r3
 8005a66:	e00c      	b.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	43da      	mvns	r2, r3
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	4013      	ands	r3, r2
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	bf0c      	ite	eq
 8005a7a:	2301      	moveq	r3, #1
 8005a7c:	2300      	movne	r3, #0
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	79fb      	ldrb	r3, [r7, #7]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d0b6      	beq.n	80059f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	607a      	str	r2, [r7, #4]
 8005a9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005aa0:	e051      	b.n	8005b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ab0:	d123      	bne.n	8005afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ac0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005aca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f043 0204 	orr.w	r2, r3, #4
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e046      	b.n	8005b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d021      	beq.n	8005b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b02:	f7fd feff 	bl	8003904 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d302      	bcc.n	8005b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d116      	bne.n	8005b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2220      	movs	r2, #32
 8005b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b32:	f043 0220 	orr.w	r2, r3, #32
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e020      	b.n	8005b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	0c1b      	lsrs	r3, r3, #16
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d10c      	bne.n	8005b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	43da      	mvns	r2, r3
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bf14      	ite	ne
 8005b62:	2301      	movne	r3, #1
 8005b64:	2300      	moveq	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	e00b      	b.n	8005b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	43da      	mvns	r2, r3
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	4013      	ands	r3, r2
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	bf14      	ite	ne
 8005b7c:	2301      	movne	r3, #1
 8005b7e:	2300      	moveq	r3, #0
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d18d      	bne.n	8005aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b9c:	e02d      	b.n	8005bfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 f8ce 	bl	8005d40 <I2C_IsAcknowledgeFailed>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e02d      	b.n	8005c0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb4:	d021      	beq.n	8005bfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb6:	f7fd fea5 	bl	8003904 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	68ba      	ldr	r2, [r7, #8]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d302      	bcc.n	8005bcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d116      	bne.n	8005bfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be6:	f043 0220 	orr.w	r2, r3, #32
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e007      	b.n	8005c0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c04:	2b80      	cmp	r3, #128	; 0x80
 8005c06:	d1ca      	bne.n	8005b9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b084      	sub	sp, #16
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	60f8      	str	r0, [r7, #12]
 8005c1a:	60b9      	str	r1, [r7, #8]
 8005c1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c1e:	e02d      	b.n	8005c7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 f88d 	bl	8005d40 <I2C_IsAcknowledgeFailed>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e02d      	b.n	8005c8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c36:	d021      	beq.n	8005c7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c38:	f7fd fe64 	bl	8003904 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d302      	bcc.n	8005c4e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d116      	bne.n	8005c7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	f043 0220 	orr.w	r2, r3, #32
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e007      	b.n	8005c8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0304 	and.w	r3, r3, #4
 8005c86:	2b04      	cmp	r3, #4
 8005c88:	d1ca      	bne.n	8005c20 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ca0:	e042      	b.n	8005d28 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	695b      	ldr	r3, [r3, #20]
 8005ca8:	f003 0310 	and.w	r3, r3, #16
 8005cac:	2b10      	cmp	r3, #16
 8005cae:	d119      	bne.n	8005ce4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0210 	mvn.w	r2, #16
 8005cb8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e029      	b.n	8005d38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ce4:	f7fd fe0e 	bl	8003904 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d302      	bcc.n	8005cfa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d116      	bne.n	8005d28 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2220      	movs	r2, #32
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d14:	f043 0220 	orr.w	r2, r3, #32
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e007      	b.n	8005d38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d32:	2b40      	cmp	r3, #64	; 0x40
 8005d34:	d1b5      	bne.n	8005ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d56:	d11b      	bne.n	8005d90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7c:	f043 0204 	orr.w	r2, r3, #4
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e000      	b.n	8005d92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b083      	sub	sp, #12
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	2b20      	cmp	r3, #32
 8005db2:	d129      	bne.n	8005e08 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2224      	movs	r2, #36	; 0x24
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f022 0201 	bic.w	r2, r2, #1
 8005dca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 0210 	bic.w	r2, r2, #16
 8005dda:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e000      	b.n	8005e0a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005e08:	2302      	movs	r3, #2
  }
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005e16:	b480      	push	{r7}
 8005e18:	b085      	sub	sp, #20
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005e20:	2300      	movs	r3, #0
 8005e22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d12a      	bne.n	8005e86 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2224      	movs	r2, #36	; 0x24
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0201 	bic.w	r2, r2, #1
 8005e46:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005e50:	89fb      	ldrh	r3, [r7, #14]
 8005e52:	f023 030f 	bic.w	r3, r3, #15
 8005e56:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	b29a      	uxth	r2, r3
 8005e5c:	89fb      	ldrh	r3, [r7, #14]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	89fa      	ldrh	r2, [r7, #14]
 8005e68:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f042 0201 	orr.w	r2, r2, #1
 8005e78:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005e82:	2300      	movs	r3, #0
 8005e84:	e000      	b.n	8005e88 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005e86:	2302      	movs	r3, #2
  }
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e0bf      	b.n	8006026 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d106      	bne.n	8005ec0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fb fb9e 	bl	80015fc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699a      	ldr	r2, [r3, #24]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005ed6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6999      	ldr	r1, [r3, #24]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005eec:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6899      	ldr	r1, [r3, #8]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	4b4a      	ldr	r3, [pc, #296]	; (8006030 <HAL_LTDC_Init+0x19c>)
 8005f08:	400b      	ands	r3, r1
 8005f0a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	041b      	lsls	r3, r3, #16
 8005f12:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6899      	ldr	r1, [r3, #8]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699a      	ldr	r2, [r3, #24]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	431a      	orrs	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68d9      	ldr	r1, [r3, #12]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	4b3e      	ldr	r3, [pc, #248]	; (8006030 <HAL_LTDC_Init+0x19c>)
 8005f36:	400b      	ands	r3, r1
 8005f38:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	041b      	lsls	r3, r3, #16
 8005f40:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68d9      	ldr	r1, [r3, #12]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a1a      	ldr	r2, [r3, #32]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6919      	ldr	r1, [r3, #16]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	4b33      	ldr	r3, [pc, #204]	; (8006030 <HAL_LTDC_Init+0x19c>)
 8005f64:	400b      	ands	r3, r1
 8005f66:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6c:	041b      	lsls	r3, r3, #16
 8005f6e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6919      	ldr	r1, [r3, #16]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	430a      	orrs	r2, r1
 8005f84:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6959      	ldr	r1, [r3, #20]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	4b27      	ldr	r3, [pc, #156]	; (8006030 <HAL_LTDC_Init+0x19c>)
 8005f92:	400b      	ands	r3, r1
 8005f94:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9a:	041b      	lsls	r3, r3, #16
 8005f9c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	6959      	ldr	r1, [r3, #20]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	431a      	orrs	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fba:	021b      	lsls	r3, r3, #8
 8005fbc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005fc4:	041b      	lsls	r3, r3, #16
 8005fc6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0206 	orr.w	r2, r2, #6
 8006002:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0201 	orr.w	r2, r2, #1
 8006012:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	f000f800 	.word	0xf000f800

08006034 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006042:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800604a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f003 0304 	and.w	r3, r3, #4
 8006052:	2b00      	cmp	r3, #0
 8006054:	d023      	beq.n	800609e <HAL_LTDC_IRQHandler+0x6a>
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f003 0304 	and.w	r3, r3, #4
 800605c:	2b00      	cmp	r3, #0
 800605e:	d01e      	beq.n	800609e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0204 	bic.w	r2, r2, #4
 800606e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2204      	movs	r2, #4
 8006076:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800607e:	f043 0201 	orr.w	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2204      	movs	r2, #4
 800608c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 f86f 	bl	800617c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f003 0302 	and.w	r3, r3, #2
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d023      	beq.n	80060f0 <HAL_LTDC_IRQHandler+0xbc>
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d01e      	beq.n	80060f0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0202 	bic.w	r2, r2, #2
 80060c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2202      	movs	r2, #2
 80060c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80060d0:	f043 0202 	orr.w	r2, r3, #2
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2204      	movs	r2, #4
 80060de:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f846 	bl	800617c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d01b      	beq.n	8006132 <HAL_LTDC_IRQHandler+0xfe>
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d016      	beq.n	8006132 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 0201 	bic.w	r2, r2, #1
 8006112:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2201      	movs	r2, #1
 800611a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f82f 	bl	8006190 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f003 0308 	and.w	r3, r3, #8
 8006138:	2b00      	cmp	r3, #0
 800613a:	d01b      	beq.n	8006174 <HAL_LTDC_IRQHandler+0x140>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f003 0308 	and.w	r3, r3, #8
 8006142:	2b00      	cmp	r3, #0
 8006144:	d016      	beq.n	8006174 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0208 	bic.w	r2, r2, #8
 8006154:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2208      	movs	r2, #8
 800615c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2201      	movs	r2, #1
 8006162:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f818 	bl	80061a4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006174:	bf00      	nop
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006184:	bf00      	nop
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006198:	bf00      	nop
 800619a:	370c      	adds	r7, #12
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80061b8:	b5b0      	push	{r4, r5, r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d101      	bne.n	80061d2 <HAL_LTDC_ConfigLayer+0x1a>
 80061ce:	2302      	movs	r3, #2
 80061d0:	e02c      	b.n	800622c <HAL_LTDC_ConfigLayer+0x74>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2202      	movs	r2, #2
 80061de:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2134      	movs	r1, #52	; 0x34
 80061e8:	fb01 f303 	mul.w	r3, r1, r3
 80061ec:	4413      	add	r3, r2
 80061ee:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	4614      	mov	r4, r2
 80061f6:	461d      	mov	r5, r3
 80061f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006200:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006204:	682b      	ldr	r3, [r5, #0]
 8006206:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	68b9      	ldr	r1, [r7, #8]
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 f83b 	bl	8006288 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2201      	movs	r2, #1
 8006218:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bdb0      	pop	{r4, r5, r7, pc}

08006234 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006242:	2b01      	cmp	r3, #1
 8006244:	d101      	bne.n	800624a <HAL_LTDC_EnableDither+0x16>
 8006246:	2302      	movs	r3, #2
 8006248:	e016      	b.n	8006278 <HAL_LTDC_EnableDither+0x44>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2202      	movs	r2, #2
 8006256:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 800625a:	4b0a      	ldr	r3, [pc, #40]	; (8006284 <HAL_LTDC_EnableDither+0x50>)
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	4a09      	ldr	r2, [pc, #36]	; (8006284 <HAL_LTDC_EnableDither+0x50>)
 8006260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006264:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr
 8006284:	40016800 	.word	0x40016800

08006288 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006288:	b480      	push	{r7}
 800628a:	b089      	sub	sp, #36	; 0x24
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	0c1b      	lsrs	r3, r3, #16
 80062a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062a4:	4413      	add	r3, r2
 80062a6:	041b      	lsls	r3, r3, #16
 80062a8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	01db      	lsls	r3, r3, #7
 80062b4:	4413      	add	r3, r2
 80062b6:	3384      	adds	r3, #132	; 0x84
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	6812      	ldr	r2, [r2, #0]
 80062be:	4611      	mov	r1, r2
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	01d2      	lsls	r2, r2, #7
 80062c4:	440a      	add	r2, r1
 80062c6:	3284      	adds	r2, #132	; 0x84
 80062c8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80062cc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	0c1b      	lsrs	r3, r3, #16
 80062da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062de:	4413      	add	r3, r2
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4619      	mov	r1, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	01db      	lsls	r3, r3, #7
 80062ec:	440b      	add	r3, r1
 80062ee:	3384      	adds	r3, #132	; 0x84
 80062f0:	4619      	mov	r1, r3
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	68da      	ldr	r2, [r3, #12]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006306:	4413      	add	r3, r2
 8006308:	041b      	lsls	r3, r3, #16
 800630a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	461a      	mov	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	01db      	lsls	r3, r3, #7
 8006316:	4413      	add	r3, r2
 8006318:	3384      	adds	r3, #132	; 0x84
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	4611      	mov	r1, r2
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	01d2      	lsls	r2, r2, #7
 8006326:	440a      	add	r2, r1
 8006328:	3284      	adds	r2, #132	; 0x84
 800632a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800632e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800633e:	4413      	add	r3, r2
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4619      	mov	r1, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	01db      	lsls	r3, r3, #7
 800634c:	440b      	add	r3, r1
 800634e:	3384      	adds	r3, #132	; 0x84
 8006350:	4619      	mov	r1, r3
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	4313      	orrs	r3, r2
 8006356:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	461a      	mov	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	01db      	lsls	r3, r3, #7
 8006362:	4413      	add	r3, r2
 8006364:	3384      	adds	r3, #132	; 0x84
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	6812      	ldr	r2, [r2, #0]
 800636c:	4611      	mov	r1, r2
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	01d2      	lsls	r2, r2, #7
 8006372:	440a      	add	r2, r1
 8006374:	3284      	adds	r2, #132	; 0x84
 8006376:	f023 0307 	bic.w	r3, r3, #7
 800637a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	461a      	mov	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	01db      	lsls	r3, r3, #7
 8006386:	4413      	add	r3, r2
 8006388:	3384      	adds	r3, #132	; 0x84
 800638a:	461a      	mov	r2, r3
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006398:	021b      	lsls	r3, r3, #8
 800639a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80063a2:	041b      	lsls	r3, r3, #16
 80063a4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	061b      	lsls	r3, r3, #24
 80063ac:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	461a      	mov	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	01db      	lsls	r3, r3, #7
 80063b8:	4413      	add	r3, r2
 80063ba:	3384      	adds	r3, #132	; 0x84
 80063bc:	699b      	ldr	r3, [r3, #24]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	461a      	mov	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	01db      	lsls	r3, r3, #7
 80063c8:	4413      	add	r3, r2
 80063ca:	3384      	adds	r3, #132	; 0x84
 80063cc:	461a      	mov	r2, r3
 80063ce:	2300      	movs	r3, #0
 80063d0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80063d8:	461a      	mov	r2, r3
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	431a      	orrs	r2, r3
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	431a      	orrs	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4619      	mov	r1, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	01db      	lsls	r3, r3, #7
 80063ec:	440b      	add	r3, r1
 80063ee:	3384      	adds	r3, #132	; 0x84
 80063f0:	4619      	mov	r1, r3
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	461a      	mov	r2, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	01db      	lsls	r3, r3, #7
 8006402:	4413      	add	r3, r2
 8006404:	3384      	adds	r3, #132	; 0x84
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	6812      	ldr	r2, [r2, #0]
 800640c:	4611      	mov	r1, r2
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	01d2      	lsls	r2, r2, #7
 8006412:	440a      	add	r2, r1
 8006414:	3284      	adds	r2, #132	; 0x84
 8006416:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800641a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	461a      	mov	r2, r3
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	01db      	lsls	r3, r3, #7
 8006426:	4413      	add	r3, r2
 8006428:	3384      	adds	r3, #132	; 0x84
 800642a:	461a      	mov	r2, r3
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	695b      	ldr	r3, [r3, #20]
 8006430:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	461a      	mov	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	01db      	lsls	r3, r3, #7
 800643c:	4413      	add	r3, r2
 800643e:	3384      	adds	r3, #132	; 0x84
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	6812      	ldr	r2, [r2, #0]
 8006446:	4611      	mov	r1, r2
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	01d2      	lsls	r2, r2, #7
 800644c:	440a      	add	r2, r1
 800644e:	3284      	adds	r2, #132	; 0x84
 8006450:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006454:	f023 0307 	bic.w	r3, r3, #7
 8006458:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	69da      	ldr	r2, [r3, #28]
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	68f9      	ldr	r1, [r7, #12]
 8006464:	6809      	ldr	r1, [r1, #0]
 8006466:	4608      	mov	r0, r1
 8006468:	6879      	ldr	r1, [r7, #4]
 800646a:	01c9      	lsls	r1, r1, #7
 800646c:	4401      	add	r1, r0
 800646e:	3184      	adds	r1, #132	; 0x84
 8006470:	4313      	orrs	r3, r2
 8006472:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	461a      	mov	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	01db      	lsls	r3, r3, #7
 800647e:	4413      	add	r3, r2
 8006480:	3384      	adds	r3, #132	; 0x84
 8006482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	461a      	mov	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	01db      	lsls	r3, r3, #7
 800648e:	4413      	add	r3, r2
 8006490:	3384      	adds	r3, #132	; 0x84
 8006492:	461a      	mov	r2, r3
 8006494:	2300      	movs	r3, #0
 8006496:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	461a      	mov	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	01db      	lsls	r3, r3, #7
 80064a2:	4413      	add	r3, r2
 80064a4:	3384      	adds	r3, #132	; 0x84
 80064a6:	461a      	mov	r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ac:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d102      	bne.n	80064bc <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80064b6:	2304      	movs	r3, #4
 80064b8:	61fb      	str	r3, [r7, #28]
 80064ba:	e01b      	b.n	80064f4 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d102      	bne.n	80064ca <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80064c4:	2303      	movs	r3, #3
 80064c6:	61fb      	str	r3, [r7, #28]
 80064c8:	e014      	b.n	80064f4 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d00b      	beq.n	80064ea <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d007      	beq.n	80064ea <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80064de:	2b03      	cmp	r3, #3
 80064e0:	d003      	beq.n	80064ea <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80064e6:	2b07      	cmp	r3, #7
 80064e8:	d102      	bne.n	80064f0 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80064ea:	2302      	movs	r3, #2
 80064ec:	61fb      	str	r3, [r7, #28]
 80064ee:	e001      	b.n	80064f4 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80064f0:	2301      	movs	r3, #1
 80064f2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	461a      	mov	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	01db      	lsls	r3, r3, #7
 80064fe:	4413      	add	r3, r2
 8006500:	3384      	adds	r3, #132	; 0x84
 8006502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	4611      	mov	r1, r2
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	01d2      	lsls	r2, r2, #7
 800650e:	440a      	add	r2, r1
 8006510:	3284      	adds	r2, #132	; 0x84
 8006512:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006516:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651c:	69fa      	ldr	r2, [r7, #28]
 800651e:	fb02 f303 	mul.w	r3, r2, r3
 8006522:	041a      	lsls	r2, r3, #16
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	6859      	ldr	r1, [r3, #4]
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	1acb      	subs	r3, r1, r3
 800652e:	69f9      	ldr	r1, [r7, #28]
 8006530:	fb01 f303 	mul.w	r3, r1, r3
 8006534:	3303      	adds	r3, #3
 8006536:	68f9      	ldr	r1, [r7, #12]
 8006538:	6809      	ldr	r1, [r1, #0]
 800653a:	4608      	mov	r0, r1
 800653c:	6879      	ldr	r1, [r7, #4]
 800653e:	01c9      	lsls	r1, r1, #7
 8006540:	4401      	add	r1, r0
 8006542:	3184      	adds	r1, #132	; 0x84
 8006544:	4313      	orrs	r3, r2
 8006546:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	461a      	mov	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	01db      	lsls	r3, r3, #7
 8006552:	4413      	add	r3, r2
 8006554:	3384      	adds	r3, #132	; 0x84
 8006556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	6812      	ldr	r2, [r2, #0]
 800655c:	4611      	mov	r1, r2
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	01d2      	lsls	r2, r2, #7
 8006562:	440a      	add	r2, r1
 8006564:	3284      	adds	r2, #132	; 0x84
 8006566:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800656a:	f023 0307 	bic.w	r3, r3, #7
 800656e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	461a      	mov	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	01db      	lsls	r3, r3, #7
 800657a:	4413      	add	r3, r2
 800657c:	3384      	adds	r3, #132	; 0x84
 800657e:	461a      	mov	r2, r3
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006584:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	01db      	lsls	r3, r3, #7
 8006590:	4413      	add	r3, r2
 8006592:	3384      	adds	r3, #132	; 0x84
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	6812      	ldr	r2, [r2, #0]
 800659a:	4611      	mov	r1, r2
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	01d2      	lsls	r2, r2, #7
 80065a0:	440a      	add	r2, r1
 80065a2:	3284      	adds	r2, #132	; 0x84
 80065a4:	f043 0301 	orr.w	r3, r3, #1
 80065a8:	6013      	str	r3, [r2, #0]
}
 80065aa:	bf00      	nop
 80065ac:	3724      	adds	r7, #36	; 0x24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
	...

080065b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80065c2:	2300      	movs	r3, #0
 80065c4:	603b      	str	r3, [r7, #0]
 80065c6:	4b20      	ldr	r3, [pc, #128]	; (8006648 <HAL_PWREx_EnableOverDrive+0x90>)
 80065c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ca:	4a1f      	ldr	r2, [pc, #124]	; (8006648 <HAL_PWREx_EnableOverDrive+0x90>)
 80065cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065d0:	6413      	str	r3, [r2, #64]	; 0x40
 80065d2:	4b1d      	ldr	r3, [pc, #116]	; (8006648 <HAL_PWREx_EnableOverDrive+0x90>)
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065da:	603b      	str	r3, [r7, #0]
 80065dc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80065de:	4b1b      	ldr	r3, [pc, #108]	; (800664c <HAL_PWREx_EnableOverDrive+0x94>)
 80065e0:	2201      	movs	r2, #1
 80065e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80065e4:	f7fd f98e 	bl	8003904 <HAL_GetTick>
 80065e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80065ea:	e009      	b.n	8006600 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80065ec:	f7fd f98a 	bl	8003904 <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065fa:	d901      	bls.n	8006600 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e01f      	b.n	8006640 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006600:	4b13      	ldr	r3, [pc, #76]	; (8006650 <HAL_PWREx_EnableOverDrive+0x98>)
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800660c:	d1ee      	bne.n	80065ec <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800660e:	4b11      	ldr	r3, [pc, #68]	; (8006654 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006610:	2201      	movs	r2, #1
 8006612:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006614:	f7fd f976 	bl	8003904 <HAL_GetTick>
 8006618:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800661a:	e009      	b.n	8006630 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800661c:	f7fd f972 	bl	8003904 <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800662a:	d901      	bls.n	8006630 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e007      	b.n	8006640 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006630:	4b07      	ldr	r3, [pc, #28]	; (8006650 <HAL_PWREx_EnableOverDrive+0x98>)
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006638:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800663c:	d1ee      	bne.n	800661c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}
 8006648:	40023800 	.word	0x40023800
 800664c:	420e0040 	.word	0x420e0040
 8006650:	40007000 	.word	0x40007000
 8006654:	420e0044 	.word	0x420e0044

08006658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e25b      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d075      	beq.n	8006762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006676:	4ba3      	ldr	r3, [pc, #652]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	2b04      	cmp	r3, #4
 8006680:	d00c      	beq.n	800669c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006682:	4ba0      	ldr	r3, [pc, #640]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800668a:	2b08      	cmp	r3, #8
 800668c:	d112      	bne.n	80066b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800668e:	4b9d      	ldr	r3, [pc, #628]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800669a:	d10b      	bne.n	80066b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800669c:	4b99      	ldr	r3, [pc, #612]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d05b      	beq.n	8006760 <HAL_RCC_OscConfig+0x108>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d157      	bne.n	8006760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e236      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066bc:	d106      	bne.n	80066cc <HAL_RCC_OscConfig+0x74>
 80066be:	4b91      	ldr	r3, [pc, #580]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a90      	ldr	r2, [pc, #576]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066c8:	6013      	str	r3, [r2, #0]
 80066ca:	e01d      	b.n	8006708 <HAL_RCC_OscConfig+0xb0>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066d4:	d10c      	bne.n	80066f0 <HAL_RCC_OscConfig+0x98>
 80066d6:	4b8b      	ldr	r3, [pc, #556]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a8a      	ldr	r2, [pc, #552]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066e0:	6013      	str	r3, [r2, #0]
 80066e2:	4b88      	ldr	r3, [pc, #544]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a87      	ldr	r2, [pc, #540]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	e00b      	b.n	8006708 <HAL_RCC_OscConfig+0xb0>
 80066f0:	4b84      	ldr	r3, [pc, #528]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a83      	ldr	r2, [pc, #524]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	4b81      	ldr	r3, [pc, #516]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a80      	ldr	r2, [pc, #512]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d013      	beq.n	8006738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006710:	f7fd f8f8 	bl	8003904 <HAL_GetTick>
 8006714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006716:	e008      	b.n	800672a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006718:	f7fd f8f4 	bl	8003904 <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	2b64      	cmp	r3, #100	; 0x64
 8006724:	d901      	bls.n	800672a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e1fb      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800672a:	4b76      	ldr	r3, [pc, #472]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0f0      	beq.n	8006718 <HAL_RCC_OscConfig+0xc0>
 8006736:	e014      	b.n	8006762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006738:	f7fd f8e4 	bl	8003904 <HAL_GetTick>
 800673c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006740:	f7fd f8e0 	bl	8003904 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b64      	cmp	r3, #100	; 0x64
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e1e7      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006752:	4b6c      	ldr	r3, [pc, #432]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f0      	bne.n	8006740 <HAL_RCC_OscConfig+0xe8>
 800675e:	e000      	b.n	8006762 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b00      	cmp	r3, #0
 800676c:	d063      	beq.n	8006836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800676e:	4b65      	ldr	r3, [pc, #404]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f003 030c 	and.w	r3, r3, #12
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00b      	beq.n	8006792 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800677a:	4b62      	ldr	r3, [pc, #392]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006782:	2b08      	cmp	r3, #8
 8006784:	d11c      	bne.n	80067c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006786:	4b5f      	ldr	r3, [pc, #380]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d116      	bne.n	80067c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006792:	4b5c      	ldr	r3, [pc, #368]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0302 	and.w	r3, r3, #2
 800679a:	2b00      	cmp	r3, #0
 800679c:	d005      	beq.n	80067aa <HAL_RCC_OscConfig+0x152>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d001      	beq.n	80067aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e1bb      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067aa:	4b56      	ldr	r3, [pc, #344]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	00db      	lsls	r3, r3, #3
 80067b8:	4952      	ldr	r1, [pc, #328]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067be:	e03a      	b.n	8006836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d020      	beq.n	800680a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067c8:	4b4f      	ldr	r3, [pc, #316]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80067ca:	2201      	movs	r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ce:	f7fd f899 	bl	8003904 <HAL_GetTick>
 80067d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067d4:	e008      	b.n	80067e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067d6:	f7fd f895 	bl	8003904 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e19c      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067e8:	4b46      	ldr	r3, [pc, #280]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0302 	and.w	r3, r3, #2
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0f0      	beq.n	80067d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067f4:	4b43      	ldr	r3, [pc, #268]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	00db      	lsls	r3, r3, #3
 8006802:	4940      	ldr	r1, [pc, #256]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006804:	4313      	orrs	r3, r2
 8006806:	600b      	str	r3, [r1, #0]
 8006808:	e015      	b.n	8006836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800680a:	4b3f      	ldr	r3, [pc, #252]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800680c:	2200      	movs	r2, #0
 800680e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006810:	f7fd f878 	bl	8003904 <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006818:	f7fd f874 	bl	8003904 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e17b      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800682a:	4b36      	ldr	r3, [pc, #216]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1f0      	bne.n	8006818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0308 	and.w	r3, r3, #8
 800683e:	2b00      	cmp	r3, #0
 8006840:	d030      	beq.n	80068a4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d016      	beq.n	8006878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800684a:	4b30      	ldr	r3, [pc, #192]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 800684c:	2201      	movs	r2, #1
 800684e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006850:	f7fd f858 	bl	8003904 <HAL_GetTick>
 8006854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006856:	e008      	b.n	800686a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006858:	f7fd f854 	bl	8003904 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b02      	cmp	r3, #2
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e15b      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800686a:	4b26      	ldr	r3, [pc, #152]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800686c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d0f0      	beq.n	8006858 <HAL_RCC_OscConfig+0x200>
 8006876:	e015      	b.n	80068a4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006878:	4b24      	ldr	r3, [pc, #144]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800687e:	f7fd f841 	bl	8003904 <HAL_GetTick>
 8006882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006884:	e008      	b.n	8006898 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006886:	f7fd f83d 	bl	8003904 <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e144      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006898:	4b1a      	ldr	r3, [pc, #104]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800689a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d1f0      	bne.n	8006886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 80a0 	beq.w	80069f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068b2:	2300      	movs	r3, #0
 80068b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068b6:	4b13      	ldr	r3, [pc, #76]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10f      	bne.n	80068e2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068c2:	2300      	movs	r3, #0
 80068c4:	60bb      	str	r3, [r7, #8]
 80068c6:	4b0f      	ldr	r3, [pc, #60]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ca:	4a0e      	ldr	r2, [pc, #56]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068d0:	6413      	str	r3, [r2, #64]	; 0x40
 80068d2:	4b0c      	ldr	r3, [pc, #48]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068da:	60bb      	str	r3, [r7, #8]
 80068dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068de:	2301      	movs	r3, #1
 80068e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068e2:	4b0b      	ldr	r3, [pc, #44]	; (8006910 <HAL_RCC_OscConfig+0x2b8>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d121      	bne.n	8006932 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068ee:	4b08      	ldr	r3, [pc, #32]	; (8006910 <HAL_RCC_OscConfig+0x2b8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a07      	ldr	r2, [pc, #28]	; (8006910 <HAL_RCC_OscConfig+0x2b8>)
 80068f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068fa:	f7fd f803 	bl	8003904 <HAL_GetTick>
 80068fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006900:	e011      	b.n	8006926 <HAL_RCC_OscConfig+0x2ce>
 8006902:	bf00      	nop
 8006904:	40023800 	.word	0x40023800
 8006908:	42470000 	.word	0x42470000
 800690c:	42470e80 	.word	0x42470e80
 8006910:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006914:	f7fc fff6 	bl	8003904 <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	2b02      	cmp	r3, #2
 8006920:	d901      	bls.n	8006926 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e0fd      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006926:	4b81      	ldr	r3, [pc, #516]	; (8006b2c <HAL_RCC_OscConfig+0x4d4>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800692e:	2b00      	cmp	r3, #0
 8006930:	d0f0      	beq.n	8006914 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d106      	bne.n	8006948 <HAL_RCC_OscConfig+0x2f0>
 800693a:	4b7d      	ldr	r3, [pc, #500]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 800693c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800693e:	4a7c      	ldr	r2, [pc, #496]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006940:	f043 0301 	orr.w	r3, r3, #1
 8006944:	6713      	str	r3, [r2, #112]	; 0x70
 8006946:	e01c      	b.n	8006982 <HAL_RCC_OscConfig+0x32a>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	2b05      	cmp	r3, #5
 800694e:	d10c      	bne.n	800696a <HAL_RCC_OscConfig+0x312>
 8006950:	4b77      	ldr	r3, [pc, #476]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006954:	4a76      	ldr	r2, [pc, #472]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006956:	f043 0304 	orr.w	r3, r3, #4
 800695a:	6713      	str	r3, [r2, #112]	; 0x70
 800695c:	4b74      	ldr	r3, [pc, #464]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 800695e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006960:	4a73      	ldr	r2, [pc, #460]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006962:	f043 0301 	orr.w	r3, r3, #1
 8006966:	6713      	str	r3, [r2, #112]	; 0x70
 8006968:	e00b      	b.n	8006982 <HAL_RCC_OscConfig+0x32a>
 800696a:	4b71      	ldr	r3, [pc, #452]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 800696c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800696e:	4a70      	ldr	r2, [pc, #448]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006970:	f023 0301 	bic.w	r3, r3, #1
 8006974:	6713      	str	r3, [r2, #112]	; 0x70
 8006976:	4b6e      	ldr	r3, [pc, #440]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800697a:	4a6d      	ldr	r2, [pc, #436]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 800697c:	f023 0304 	bic.w	r3, r3, #4
 8006980:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d015      	beq.n	80069b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800698a:	f7fc ffbb 	bl	8003904 <HAL_GetTick>
 800698e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006990:	e00a      	b.n	80069a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006992:	f7fc ffb7 	bl	8003904 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	f241 3288 	movw	r2, #5000	; 0x1388
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d901      	bls.n	80069a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e0bc      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069a8:	4b61      	ldr	r3, [pc, #388]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 80069aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ac:	f003 0302 	and.w	r3, r3, #2
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d0ee      	beq.n	8006992 <HAL_RCC_OscConfig+0x33a>
 80069b4:	e014      	b.n	80069e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069b6:	f7fc ffa5 	bl	8003904 <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069bc:	e00a      	b.n	80069d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069be:	f7fc ffa1 	bl	8003904 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d901      	bls.n	80069d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e0a6      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069d4:	4b56      	ldr	r3, [pc, #344]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 80069d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d8:	f003 0302 	and.w	r3, r3, #2
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1ee      	bne.n	80069be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069e0:	7dfb      	ldrb	r3, [r7, #23]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d105      	bne.n	80069f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069e6:	4b52      	ldr	r3, [pc, #328]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 80069e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ea:	4a51      	ldr	r2, [pc, #324]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 80069ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f000 8092 	beq.w	8006b20 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069fc:	4b4c      	ldr	r3, [pc, #304]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	f003 030c 	and.w	r3, r3, #12
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d05c      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d141      	bne.n	8006a94 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a10:	4b48      	ldr	r3, [pc, #288]	; (8006b34 <HAL_RCC_OscConfig+0x4dc>)
 8006a12:	2200      	movs	r2, #0
 8006a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a16:	f7fc ff75 	bl	8003904 <HAL_GetTick>
 8006a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a1c:	e008      	b.n	8006a30 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a1e:	f7fc ff71 	bl	8003904 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d901      	bls.n	8006a30 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e078      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a30:	4b3f      	ldr	r3, [pc, #252]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1f0      	bne.n	8006a1e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	69da      	ldr	r2, [r3, #28]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4a:	019b      	lsls	r3, r3, #6
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a52:	085b      	lsrs	r3, r3, #1
 8006a54:	3b01      	subs	r3, #1
 8006a56:	041b      	lsls	r3, r3, #16
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5e:	061b      	lsls	r3, r3, #24
 8006a60:	4933      	ldr	r1, [pc, #204]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006a62:	4313      	orrs	r3, r2
 8006a64:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a66:	4b33      	ldr	r3, [pc, #204]	; (8006b34 <HAL_RCC_OscConfig+0x4dc>)
 8006a68:	2201      	movs	r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a6c:	f7fc ff4a 	bl	8003904 <HAL_GetTick>
 8006a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a72:	e008      	b.n	8006a86 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a74:	f7fc ff46 	bl	8003904 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d901      	bls.n	8006a86 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	e04d      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a86:	4b2a      	ldr	r3, [pc, #168]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d0f0      	beq.n	8006a74 <HAL_RCC_OscConfig+0x41c>
 8006a92:	e045      	b.n	8006b20 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a94:	4b27      	ldr	r3, [pc, #156]	; (8006b34 <HAL_RCC_OscConfig+0x4dc>)
 8006a96:	2200      	movs	r2, #0
 8006a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a9a:	f7fc ff33 	bl	8003904 <HAL_GetTick>
 8006a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aa0:	e008      	b.n	8006ab4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aa2:	f7fc ff2f 	bl	8003904 <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d901      	bls.n	8006ab4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e036      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ab4:	4b1e      	ldr	r3, [pc, #120]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d1f0      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x44a>
 8006ac0:	e02e      	b.n	8006b20 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d101      	bne.n	8006ace <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e029      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ace:	4b18      	ldr	r3, [pc, #96]	; (8006b30 <HAL_RCC_OscConfig+0x4d8>)
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	69db      	ldr	r3, [r3, #28]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d11c      	bne.n	8006b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d115      	bne.n	8006b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006af6:	4013      	ands	r3, r2
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d10d      	bne.n	8006b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d106      	bne.n	8006b1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d001      	beq.n	8006b20 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e000      	b.n	8006b22 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3718      	adds	r7, #24
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	40007000 	.word	0x40007000
 8006b30:	40023800 	.word	0x40023800
 8006b34:	42470060 	.word	0x42470060

08006b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0cc      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b4c:	4b68      	ldr	r3, [pc, #416]	; (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 030f 	and.w	r3, r3, #15
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d90c      	bls.n	8006b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b5a:	4b65      	ldr	r3, [pc, #404]	; (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b5c:	683a      	ldr	r2, [r7, #0]
 8006b5e:	b2d2      	uxtb	r2, r2
 8006b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b62:	4b63      	ldr	r3, [pc, #396]	; (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d001      	beq.n	8006b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e0b8      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d020      	beq.n	8006bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0304 	and.w	r3, r3, #4
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d005      	beq.n	8006b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b8c:	4b59      	ldr	r3, [pc, #356]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	4a58      	ldr	r2, [pc, #352]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 0308 	and.w	r3, r3, #8
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d005      	beq.n	8006bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ba4:	4b53      	ldr	r3, [pc, #332]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	4a52      	ldr	r2, [pc, #328]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006baa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bb0:	4b50      	ldr	r3, [pc, #320]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	494d      	ldr	r1, [pc, #308]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d044      	beq.n	8006c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bd6:	4b47      	ldr	r3, [pc, #284]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d119      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e07f      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d003      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d107      	bne.n	8006c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf6:	4b3f      	ldr	r3, [pc, #252]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d109      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e06f      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c06:	4b3b      	ldr	r3, [pc, #236]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e067      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c16:	4b37      	ldr	r3, [pc, #220]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f023 0203 	bic.w	r2, r3, #3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	4934      	ldr	r1, [pc, #208]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c28:	f7fc fe6c 	bl	8003904 <HAL_GetTick>
 8006c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c2e:	e00a      	b.n	8006c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c30:	f7fc fe68 	bl	8003904 <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e04f      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c46:	4b2b      	ldr	r3, [pc, #172]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 020c 	and.w	r2, r3, #12
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d1eb      	bne.n	8006c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c58:	4b25      	ldr	r3, [pc, #148]	; (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 030f 	and.w	r3, r3, #15
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d20c      	bcs.n	8006c80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c66:	4b22      	ldr	r3, [pc, #136]	; (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	b2d2      	uxtb	r2, r2
 8006c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c6e:	4b20      	ldr	r3, [pc, #128]	; (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 030f 	and.w	r3, r3, #15
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d001      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e032      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0304 	and.w	r3, r3, #4
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d008      	beq.n	8006c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c8c:	4b19      	ldr	r3, [pc, #100]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	4916      	ldr	r1, [pc, #88]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0308 	and.w	r3, r3, #8
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d009      	beq.n	8006cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006caa:	4b12      	ldr	r3, [pc, #72]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	00db      	lsls	r3, r3, #3
 8006cb8:	490e      	ldr	r1, [pc, #56]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cbe:	f000 f821 	bl	8006d04 <HAL_RCC_GetSysClockFreq>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	4b0b      	ldr	r3, [pc, #44]	; (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	091b      	lsrs	r3, r3, #4
 8006cca:	f003 030f 	and.w	r3, r3, #15
 8006cce:	490a      	ldr	r1, [pc, #40]	; (8006cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8006cd0:	5ccb      	ldrb	r3, [r1, r3]
 8006cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd6:	4a09      	ldr	r2, [pc, #36]	; (8006cfc <HAL_RCC_ClockConfig+0x1c4>)
 8006cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006cda:	4b09      	ldr	r3, [pc, #36]	; (8006d00 <HAL_RCC_ClockConfig+0x1c8>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fb f8d0 	bl	8001e84 <HAL_InitTick>

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	40023c00 	.word	0x40023c00
 8006cf4:	40023800 	.word	0x40023800
 8006cf8:	0800c844 	.word	0x0800c844
 8006cfc:	20000000 	.word	0x20000000
 8006d00:	2000005c 	.word	0x2000005c

08006d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006d08:	b084      	sub	sp, #16
 8006d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	607b      	str	r3, [r7, #4]
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]
 8006d14:	2300      	movs	r3, #0
 8006d16:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d1c:	4b67      	ldr	r3, [pc, #412]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 030c 	and.w	r3, r3, #12
 8006d24:	2b08      	cmp	r3, #8
 8006d26:	d00d      	beq.n	8006d44 <HAL_RCC_GetSysClockFreq+0x40>
 8006d28:	2b08      	cmp	r3, #8
 8006d2a:	f200 80bd 	bhi.w	8006ea8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <HAL_RCC_GetSysClockFreq+0x34>
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d003      	beq.n	8006d3e <HAL_RCC_GetSysClockFreq+0x3a>
 8006d36:	e0b7      	b.n	8006ea8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d38:	4b61      	ldr	r3, [pc, #388]	; (8006ec0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006d3a:	60bb      	str	r3, [r7, #8]
       break;
 8006d3c:	e0b7      	b.n	8006eae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d3e:	4b61      	ldr	r3, [pc, #388]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006d40:	60bb      	str	r3, [r7, #8]
      break;
 8006d42:	e0b4      	b.n	8006eae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d44:	4b5d      	ldr	r3, [pc, #372]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d4e:	4b5b      	ldr	r3, [pc, #364]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d04d      	beq.n	8006df6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d5a:	4b58      	ldr	r3, [pc, #352]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	099b      	lsrs	r3, r3, #6
 8006d60:	461a      	mov	r2, r3
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d6a:	f04f 0100 	mov.w	r1, #0
 8006d6e:	ea02 0800 	and.w	r8, r2, r0
 8006d72:	ea03 0901 	and.w	r9, r3, r1
 8006d76:	4640      	mov	r0, r8
 8006d78:	4649      	mov	r1, r9
 8006d7a:	f04f 0200 	mov.w	r2, #0
 8006d7e:	f04f 0300 	mov.w	r3, #0
 8006d82:	014b      	lsls	r3, r1, #5
 8006d84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d88:	0142      	lsls	r2, r0, #5
 8006d8a:	4610      	mov	r0, r2
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	ebb0 0008 	subs.w	r0, r0, r8
 8006d92:	eb61 0109 	sbc.w	r1, r1, r9
 8006d96:	f04f 0200 	mov.w	r2, #0
 8006d9a:	f04f 0300 	mov.w	r3, #0
 8006d9e:	018b      	lsls	r3, r1, #6
 8006da0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006da4:	0182      	lsls	r2, r0, #6
 8006da6:	1a12      	subs	r2, r2, r0
 8006da8:	eb63 0301 	sbc.w	r3, r3, r1
 8006dac:	f04f 0000 	mov.w	r0, #0
 8006db0:	f04f 0100 	mov.w	r1, #0
 8006db4:	00d9      	lsls	r1, r3, #3
 8006db6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006dba:	00d0      	lsls	r0, r2, #3
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	eb12 0208 	adds.w	r2, r2, r8
 8006dc4:	eb43 0309 	adc.w	r3, r3, r9
 8006dc8:	f04f 0000 	mov.w	r0, #0
 8006dcc:	f04f 0100 	mov.w	r1, #0
 8006dd0:	0259      	lsls	r1, r3, #9
 8006dd2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006dd6:	0250      	lsls	r0, r2, #9
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4610      	mov	r0, r2
 8006dde:	4619      	mov	r1, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	461a      	mov	r2, r3
 8006de4:	f04f 0300 	mov.w	r3, #0
 8006de8:	f7f9 feee 	bl	8000bc8 <__aeabi_uldivmod>
 8006dec:	4602      	mov	r2, r0
 8006dee:	460b      	mov	r3, r1
 8006df0:	4613      	mov	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]
 8006df4:	e04a      	b.n	8006e8c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006df6:	4b31      	ldr	r3, [pc, #196]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	099b      	lsrs	r3, r3, #6
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	f04f 0300 	mov.w	r3, #0
 8006e02:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006e06:	f04f 0100 	mov.w	r1, #0
 8006e0a:	ea02 0400 	and.w	r4, r2, r0
 8006e0e:	ea03 0501 	and.w	r5, r3, r1
 8006e12:	4620      	mov	r0, r4
 8006e14:	4629      	mov	r1, r5
 8006e16:	f04f 0200 	mov.w	r2, #0
 8006e1a:	f04f 0300 	mov.w	r3, #0
 8006e1e:	014b      	lsls	r3, r1, #5
 8006e20:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e24:	0142      	lsls	r2, r0, #5
 8006e26:	4610      	mov	r0, r2
 8006e28:	4619      	mov	r1, r3
 8006e2a:	1b00      	subs	r0, r0, r4
 8006e2c:	eb61 0105 	sbc.w	r1, r1, r5
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	f04f 0300 	mov.w	r3, #0
 8006e38:	018b      	lsls	r3, r1, #6
 8006e3a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e3e:	0182      	lsls	r2, r0, #6
 8006e40:	1a12      	subs	r2, r2, r0
 8006e42:	eb63 0301 	sbc.w	r3, r3, r1
 8006e46:	f04f 0000 	mov.w	r0, #0
 8006e4a:	f04f 0100 	mov.w	r1, #0
 8006e4e:	00d9      	lsls	r1, r3, #3
 8006e50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006e54:	00d0      	lsls	r0, r2, #3
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	1912      	adds	r2, r2, r4
 8006e5c:	eb45 0303 	adc.w	r3, r5, r3
 8006e60:	f04f 0000 	mov.w	r0, #0
 8006e64:	f04f 0100 	mov.w	r1, #0
 8006e68:	0299      	lsls	r1, r3, #10
 8006e6a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006e6e:	0290      	lsls	r0, r2, #10
 8006e70:	4602      	mov	r2, r0
 8006e72:	460b      	mov	r3, r1
 8006e74:	4610      	mov	r0, r2
 8006e76:	4619      	mov	r1, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	f7f9 fea2 	bl	8000bc8 <__aeabi_uldivmod>
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	4613      	mov	r3, r2
 8006e8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e8c:	4b0b      	ldr	r3, [pc, #44]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	0c1b      	lsrs	r3, r3, #16
 8006e92:	f003 0303 	and.w	r3, r3, #3
 8006e96:	3301      	adds	r3, #1
 8006e98:	005b      	lsls	r3, r3, #1
 8006e9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea4:	60bb      	str	r3, [r7, #8]
      break;
 8006ea6:	e002      	b.n	8006eae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ea8:	4b05      	ldr	r3, [pc, #20]	; (8006ec0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006eaa:	60bb      	str	r3, [r7, #8]
      break;
 8006eac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eae:	68bb      	ldr	r3, [r7, #8]
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006eba:	bf00      	nop
 8006ebc:	40023800 	.word	0x40023800
 8006ec0:	00f42400 	.word	0x00f42400
 8006ec4:	007a1200 	.word	0x007a1200

08006ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ecc:	4b03      	ldr	r3, [pc, #12]	; (8006edc <HAL_RCC_GetHCLKFreq+0x14>)
 8006ece:	681b      	ldr	r3, [r3, #0]
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	20000000 	.word	0x20000000

08006ee0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ee4:	f7ff fff0 	bl	8006ec8 <HAL_RCC_GetHCLKFreq>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	4b05      	ldr	r3, [pc, #20]	; (8006f00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	0a9b      	lsrs	r3, r3, #10
 8006ef0:	f003 0307 	and.w	r3, r3, #7
 8006ef4:	4903      	ldr	r1, [pc, #12]	; (8006f04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ef6:	5ccb      	ldrb	r3, [r1, r3]
 8006ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	40023800 	.word	0x40023800
 8006f04:	0800c854 	.word	0x0800c854

08006f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006f0c:	f7ff ffdc 	bl	8006ec8 <HAL_RCC_GetHCLKFreq>
 8006f10:	4602      	mov	r2, r0
 8006f12:	4b05      	ldr	r3, [pc, #20]	; (8006f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	0b5b      	lsrs	r3, r3, #13
 8006f18:	f003 0307 	and.w	r3, r3, #7
 8006f1c:	4903      	ldr	r1, [pc, #12]	; (8006f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f1e:	5ccb      	ldrb	r3, [r1, r3]
 8006f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	40023800 	.word	0x40023800
 8006f2c:	0800c854 	.word	0x0800c854

08006f30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	220f      	movs	r2, #15
 8006f3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006f40:	4b12      	ldr	r3, [pc, #72]	; (8006f8c <HAL_RCC_GetClockConfig+0x5c>)
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f003 0203 	and.w	r2, r3, #3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006f4c:	4b0f      	ldr	r3, [pc, #60]	; (8006f8c <HAL_RCC_GetClockConfig+0x5c>)
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006f58:	4b0c      	ldr	r3, [pc, #48]	; (8006f8c <HAL_RCC_GetClockConfig+0x5c>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006f64:	4b09      	ldr	r3, [pc, #36]	; (8006f8c <HAL_RCC_GetClockConfig+0x5c>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	08db      	lsrs	r3, r3, #3
 8006f6a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006f72:	4b07      	ldr	r3, [pc, #28]	; (8006f90 <HAL_RCC_GetClockConfig+0x60>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 020f 	and.w	r2, r3, #15
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	601a      	str	r2, [r3, #0]
}
 8006f7e:	bf00      	nop
 8006f80:	370c      	adds	r7, #12
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	40023800 	.word	0x40023800
 8006f90:	40023c00 	.word	0x40023c00

08006f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d105      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d075      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006fc8:	4bad      	ldr	r3, [pc, #692]	; (8007280 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006fce:	f7fc fc99 	bl	8003904 <HAL_GetTick>
 8006fd2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006fd4:	e008      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006fd6:	f7fc fc95 	bl	8003904 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d901      	bls.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e18b      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006fe8:	4ba6      	ldr	r3, [pc, #664]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1f0      	bne.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d009      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	019a      	lsls	r2, r3, #6
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	071b      	lsls	r3, r3, #28
 800700c:	499d      	ldr	r1, [pc, #628]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800700e:	4313      	orrs	r3, r2
 8007010:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0302 	and.w	r3, r3, #2
 800701c:	2b00      	cmp	r3, #0
 800701e:	d01f      	beq.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007020:	4b98      	ldr	r3, [pc, #608]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007022:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007026:	0f1b      	lsrs	r3, r3, #28
 8007028:	f003 0307 	and.w	r3, r3, #7
 800702c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	019a      	lsls	r2, r3, #6
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	061b      	lsls	r3, r3, #24
 800703a:	431a      	orrs	r2, r3
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	071b      	lsls	r3, r3, #28
 8007040:	4990      	ldr	r1, [pc, #576]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007042:	4313      	orrs	r3, r2
 8007044:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007048:	4b8e      	ldr	r3, [pc, #568]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800704a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800704e:	f023 021f 	bic.w	r2, r3, #31
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	3b01      	subs	r3, #1
 8007058:	498a      	ldr	r1, [pc, #552]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800705a:	4313      	orrs	r3, r2
 800705c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00d      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	019a      	lsls	r2, r3, #6
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	061b      	lsls	r3, r3, #24
 8007078:	431a      	orrs	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	071b      	lsls	r3, r3, #28
 8007080:	4980      	ldr	r1, [pc, #512]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007082:	4313      	orrs	r3, r2
 8007084:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007088:	4b7d      	ldr	r3, [pc, #500]	; (8007280 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800708a:	2201      	movs	r2, #1
 800708c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800708e:	f7fc fc39 	bl	8003904 <HAL_GetTick>
 8007092:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007094:	e008      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007096:	f7fc fc35 	bl	8003904 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d901      	bls.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	e12b      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070a8:	4b76      	ldr	r3, [pc, #472]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d0f0      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0304 	and.w	r3, r3, #4
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d105      	bne.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d079      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80070cc:	4b6e      	ldr	r3, [pc, #440]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80070d2:	f7fc fc17 	bl	8003904 <HAL_GetTick>
 80070d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80070d8:	e008      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80070da:	f7fc fc13 	bl	8003904 <HAL_GetTick>
 80070de:	4602      	mov	r2, r0
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d901      	bls.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070e8:	2303      	movs	r3, #3
 80070ea:	e109      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80070ec:	4b65      	ldr	r3, [pc, #404]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070f8:	d0ef      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	d020      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007106:	4b5f      	ldr	r3, [pc, #380]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800710c:	0f1b      	lsrs	r3, r3, #28
 800710e:	f003 0307 	and.w	r3, r3, #7
 8007112:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	019a      	lsls	r2, r3, #6
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	061b      	lsls	r3, r3, #24
 8007120:	431a      	orrs	r2, r3
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	071b      	lsls	r3, r3, #28
 8007126:	4957      	ldr	r1, [pc, #348]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007128:	4313      	orrs	r3, r2
 800712a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800712e:	4b55      	ldr	r3, [pc, #340]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007134:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	3b01      	subs	r3, #1
 800713e:	021b      	lsls	r3, r3, #8
 8007140:	4950      	ldr	r1, [pc, #320]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007142:	4313      	orrs	r3, r2
 8007144:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0308 	and.w	r3, r3, #8
 8007150:	2b00      	cmp	r3, #0
 8007152:	d01e      	beq.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007154:	4b4b      	ldr	r3, [pc, #300]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800715a:	0e1b      	lsrs	r3, r3, #24
 800715c:	f003 030f 	and.w	r3, r3, #15
 8007160:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	019a      	lsls	r2, r3, #6
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	061b      	lsls	r3, r3, #24
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	071b      	lsls	r3, r3, #28
 8007174:	4943      	ldr	r1, [pc, #268]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007176:	4313      	orrs	r3, r2
 8007178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800717c:	4b41      	ldr	r3, [pc, #260]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800717e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007182:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718a:	493e      	ldr	r1, [pc, #248]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800718c:	4313      	orrs	r3, r2
 800718e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007192:	4b3d      	ldr	r3, [pc, #244]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007194:	2201      	movs	r2, #1
 8007196:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007198:	f7fc fbb4 	bl	8003904 <HAL_GetTick>
 800719c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800719e:	e008      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80071a0:	f7fc fbb0 	bl	8003904 <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d901      	bls.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e0a6      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80071b2:	4b34      	ldr	r3, [pc, #208]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071be:	d1ef      	bne.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 0320 	and.w	r3, r3, #32
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 808d 	beq.w	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80071ce:	2300      	movs	r3, #0
 80071d0:	60fb      	str	r3, [r7, #12]
 80071d2:	4b2c      	ldr	r3, [pc, #176]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80071d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d6:	4a2b      	ldr	r2, [pc, #172]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80071d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071dc:	6413      	str	r3, [r2, #64]	; 0x40
 80071de:	4b29      	ldr	r3, [pc, #164]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80071e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071e6:	60fb      	str	r3, [r7, #12]
 80071e8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80071ea:	4b28      	ldr	r3, [pc, #160]	; (800728c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a27      	ldr	r2, [pc, #156]	; (800728c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80071f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071f4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80071f6:	f7fc fb85 	bl	8003904 <HAL_GetTick>
 80071fa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80071fc:	e008      	b.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80071fe:	f7fc fb81 	bl	8003904 <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	2b02      	cmp	r3, #2
 800720a:	d901      	bls.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e077      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007210:	4b1e      	ldr	r3, [pc, #120]	; (800728c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007218:	2b00      	cmp	r3, #0
 800721a:	d0f0      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800721c:	4b19      	ldr	r3, [pc, #100]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800721e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007220:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007224:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d039      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007230:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007234:	693a      	ldr	r2, [r7, #16]
 8007236:	429a      	cmp	r2, r3
 8007238:	d032      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800723a:	4b12      	ldr	r3, [pc, #72]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800723c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800723e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007242:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007244:	4b12      	ldr	r3, [pc, #72]	; (8007290 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007246:	2201      	movs	r2, #1
 8007248:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800724a:	4b11      	ldr	r3, [pc, #68]	; (8007290 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800724c:	2200      	movs	r2, #0
 800724e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007250:	4a0c      	ldr	r2, [pc, #48]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007256:	4b0b      	ldr	r3, [pc, #44]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	2b01      	cmp	r3, #1
 8007260:	d11e      	bne.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007262:	f7fc fb4f 	bl	8003904 <HAL_GetTick>
 8007266:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007268:	e014      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800726a:	f7fc fb4b 	bl	8003904 <HAL_GetTick>
 800726e:	4602      	mov	r2, r0
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	f241 3288 	movw	r2, #5000	; 0x1388
 8007278:	4293      	cmp	r3, r2
 800727a:	d90b      	bls.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e03f      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8007280:	42470068 	.word	0x42470068
 8007284:	40023800 	.word	0x40023800
 8007288:	42470070 	.word	0x42470070
 800728c:	40007000 	.word	0x40007000
 8007290:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007294:	4b1c      	ldr	r3, [pc, #112]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007298:	f003 0302 	and.w	r3, r3, #2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d0e4      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072ac:	d10d      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x336>
 80072ae:	4b16      	ldr	r3, [pc, #88]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80072be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c2:	4911      	ldr	r1, [pc, #68]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	608b      	str	r3, [r1, #8]
 80072c8:	e005      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80072ca:	4b0f      	ldr	r3, [pc, #60]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	4a0e      	ldr	r2, [pc, #56]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072d0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80072d4:	6093      	str	r3, [r2, #8]
 80072d6:	4b0c      	ldr	r3, [pc, #48]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072e2:	4909      	ldr	r1, [pc, #36]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0310 	and.w	r3, r3, #16
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d004      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80072fa:	4b04      	ldr	r3, [pc, #16]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80072fc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3718      	adds	r7, #24
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	40023800 	.word	0x40023800
 800730c:	424711e0 	.word	0x424711e0

08007310 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e025      	b.n	8007370 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b00      	cmp	r3, #0
 800732e:	d106      	bne.n	800733e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f7f9 fefd 	bl	8001138 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2202      	movs	r2, #2
 8007342:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3304      	adds	r3, #4
 800734e:	4619      	mov	r1, r3
 8007350:	4610      	mov	r0, r2
 8007352:	f002 f901 	bl	8009558 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6818      	ldr	r0, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	461a      	mov	r2, r3
 8007360:	6839      	ldr	r1, [r7, #0]
 8007362:	f002 f96c 	bl	800963e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3708      	adds	r7, #8
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b02      	cmp	r3, #2
 800738e:	d101      	bne.n	8007394 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007390:	2302      	movs	r3, #2
 8007392:	e018      	b.n	80073c6 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2202      	movs	r2, #2
 8007398:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	68b9      	ldr	r1, [r7, #8]
 80073a4:	4618      	mov	r0, r3
 80073a6:	f002 f9c9 	bl	800973c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d104      	bne.n	80073bc <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2205      	movs	r2, #5
 80073b6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80073ba:	e003      	b.n	80073c4 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b082      	sub	sp, #8
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
 80073d6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d101      	bne.n	80073e8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80073e4:	2302      	movs	r3, #2
 80073e6:	e00e      	b.n	8007406 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6839      	ldr	r1, [r7, #0]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f002 f9dc 	bl	80097b4 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b082      	sub	sp, #8
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e056      	b.n	80074ce <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b00      	cmp	r3, #0
 8007430:	d106      	bne.n	8007440 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7fa fc90 	bl	8001d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2202      	movs	r2, #2
 8007444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007456:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	431a      	orrs	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	431a      	orrs	r2, r3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	431a      	orrs	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	431a      	orrs	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800747c:	431a      	orrs	r2, r3
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	431a      	orrs	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	ea42 0103 	orr.w	r1, r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	430a      	orrs	r2, r1
 8007496:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	0c1b      	lsrs	r3, r3, #16
 800749e:	f003 0104 	and.w	r1, r3, #4
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	69da      	ldr	r2, [r3, #28]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3708      	adds	r7, #8
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b082      	sub	sp, #8
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d101      	bne.n	80074e8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e01a      	b.n	800751e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074fe:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f7fa fc75 	bl	8001df0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800751c:	2300      	movs	r3, #0
}
 800751e:	4618      	mov	r0, r3
 8007520:	3708      	adds	r7, #8
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}

08007526 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007526:	b580      	push	{r7, lr}
 8007528:	b088      	sub	sp, #32
 800752a:	af00      	add	r7, sp, #0
 800752c:	60f8      	str	r0, [r7, #12]
 800752e:	60b9      	str	r1, [r7, #8]
 8007530:	603b      	str	r3, [r7, #0]
 8007532:	4613      	mov	r3, r2
 8007534:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007540:	2b01      	cmp	r3, #1
 8007542:	d101      	bne.n	8007548 <HAL_SPI_Transmit+0x22>
 8007544:	2302      	movs	r3, #2
 8007546:	e11e      	b.n	8007786 <HAL_SPI_Transmit+0x260>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007550:	f7fc f9d8 	bl	8003904 <HAL_GetTick>
 8007554:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007556:	88fb      	ldrh	r3, [r7, #6]
 8007558:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b01      	cmp	r3, #1
 8007564:	d002      	beq.n	800756c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007566:	2302      	movs	r3, #2
 8007568:	77fb      	strb	r3, [r7, #31]
    goto error;
 800756a:	e103      	b.n	8007774 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <HAL_SPI_Transmit+0x52>
 8007572:	88fb      	ldrh	r3, [r7, #6]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d102      	bne.n	800757e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800757c:	e0fa      	b.n	8007774 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2203      	movs	r2, #3
 8007582:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	68ba      	ldr	r2, [r7, #8]
 8007590:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	88fa      	ldrh	r2, [r7, #6]
 8007596:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	88fa      	ldrh	r2, [r7, #6]
 800759c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2200      	movs	r2, #0
 80075a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075c4:	d107      	bne.n	80075d6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075e0:	2b40      	cmp	r3, #64	; 0x40
 80075e2:	d007      	beq.n	80075f4 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075fc:	d14b      	bne.n	8007696 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d002      	beq.n	800760c <HAL_SPI_Transmit+0xe6>
 8007606:	8afb      	ldrh	r3, [r7, #22]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d13e      	bne.n	800768a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007610:	881a      	ldrh	r2, [r3, #0]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761c:	1c9a      	adds	r2, r3, #2
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007626:	b29b      	uxth	r3, r3
 8007628:	3b01      	subs	r3, #1
 800762a:	b29a      	uxth	r2, r3
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007630:	e02b      	b.n	800768a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	f003 0302 	and.w	r3, r3, #2
 800763c:	2b02      	cmp	r3, #2
 800763e:	d112      	bne.n	8007666 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007644:	881a      	ldrh	r2, [r3, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007650:	1c9a      	adds	r2, r3, #2
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800765a:	b29b      	uxth	r3, r3
 800765c:	3b01      	subs	r3, #1
 800765e:	b29a      	uxth	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	86da      	strh	r2, [r3, #54]	; 0x36
 8007664:	e011      	b.n	800768a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007666:	f7fc f94d 	bl	8003904 <HAL_GetTick>
 800766a:	4602      	mov	r2, r0
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	683a      	ldr	r2, [r7, #0]
 8007672:	429a      	cmp	r2, r3
 8007674:	d803      	bhi.n	800767e <HAL_SPI_Transmit+0x158>
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767c:	d102      	bne.n	8007684 <HAL_SPI_Transmit+0x15e>
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d102      	bne.n	800768a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007688:	e074      	b.n	8007774 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800768e:	b29b      	uxth	r3, r3
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1ce      	bne.n	8007632 <HAL_SPI_Transmit+0x10c>
 8007694:	e04c      	b.n	8007730 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d002      	beq.n	80076a4 <HAL_SPI_Transmit+0x17e>
 800769e:	8afb      	ldrh	r3, [r7, #22]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d140      	bne.n	8007726 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	7812      	ldrb	r2, [r2, #0]
 80076b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076b6:	1c5a      	adds	r2, r3, #1
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80076ca:	e02c      	b.n	8007726 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f003 0302 	and.w	r3, r3, #2
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d113      	bne.n	8007702 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	330c      	adds	r3, #12
 80076e4:	7812      	ldrb	r2, [r2, #0]
 80076e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	3b01      	subs	r3, #1
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8007700:	e011      	b.n	8007726 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007702:	f7fc f8ff 	bl	8003904 <HAL_GetTick>
 8007706:	4602      	mov	r2, r0
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	429a      	cmp	r2, r3
 8007710:	d803      	bhi.n	800771a <HAL_SPI_Transmit+0x1f4>
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007718:	d102      	bne.n	8007720 <HAL_SPI_Transmit+0x1fa>
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d102      	bne.n	8007726 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007724:	e026      	b.n	8007774 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800772a:	b29b      	uxth	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1cd      	bne.n	80076cc <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007730:	69ba      	ldr	r2, [r7, #24]
 8007732:	6839      	ldr	r1, [r7, #0]
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f000 fbb3 	bl	8007ea0 <SPI_EndRxTxTransaction>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2220      	movs	r2, #32
 8007744:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10a      	bne.n	8007764 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800774e:	2300      	movs	r3, #0
 8007750:	613b      	str	r3, [r7, #16]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	613b      	str	r3, [r7, #16]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	613b      	str	r3, [r7, #16]
 8007762:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007768:	2b00      	cmp	r3, #0
 800776a:	d002      	beq.n	8007772 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	77fb      	strb	r3, [r7, #31]
 8007770:	e000      	b.n	8007774 <HAL_SPI_Transmit+0x24e>
  }

error:
 8007772:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2201      	movs	r2, #1
 8007778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007784:	7ffb      	ldrb	r3, [r7, #31]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3720      	adds	r7, #32
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b088      	sub	sp, #32
 8007792:	af02      	add	r7, sp, #8
 8007794:	60f8      	str	r0, [r7, #12]
 8007796:	60b9      	str	r1, [r7, #8]
 8007798:	603b      	str	r3, [r7, #0]
 800779a:	4613      	mov	r3, r2
 800779c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800779e:	2300      	movs	r3, #0
 80077a0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077aa:	d112      	bne.n	80077d2 <HAL_SPI_Receive+0x44>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10e      	bne.n	80077d2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2204      	movs	r2, #4
 80077b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80077bc:	88fa      	ldrh	r2, [r7, #6]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	9300      	str	r3, [sp, #0]
 80077c2:	4613      	mov	r3, r2
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	68b9      	ldr	r1, [r7, #8]
 80077c8:	68f8      	ldr	r0, [r7, #12]
 80077ca:	f000 f8e9 	bl	80079a0 <HAL_SPI_TransmitReceive>
 80077ce:	4603      	mov	r3, r0
 80077d0:	e0e2      	b.n	8007998 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d101      	bne.n	80077e0 <HAL_SPI_Receive+0x52>
 80077dc:	2302      	movs	r3, #2
 80077de:	e0db      	b.n	8007998 <HAL_SPI_Receive+0x20a>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077e8:	f7fc f88c 	bl	8003904 <HAL_GetTick>
 80077ec:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d002      	beq.n	8007800 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80077fa:	2302      	movs	r3, #2
 80077fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077fe:	e0c2      	b.n	8007986 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d002      	beq.n	800780c <HAL_SPI_Receive+0x7e>
 8007806:	88fb      	ldrh	r3, [r7, #6]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d102      	bne.n	8007812 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007810:	e0b9      	b.n	8007986 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2204      	movs	r2, #4
 8007816:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	88fa      	ldrh	r2, [r7, #6]
 800782a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	88fa      	ldrh	r2, [r7, #6]
 8007830:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2200      	movs	r2, #0
 8007842:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007858:	d107      	bne.n	800786a <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	681a      	ldr	r2, [r3, #0]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007868:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007874:	2b40      	cmp	r3, #64	; 0x40
 8007876:	d007      	beq.n	8007888 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007886:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d162      	bne.n	8007956 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007890:	e02e      	b.n	80078f0 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b01      	cmp	r3, #1
 800789e:	d115      	bne.n	80078cc <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f103 020c 	add.w	r2, r3, #12
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ac:	7812      	ldrb	r2, [r2, #0]
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	3b01      	subs	r3, #1
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078ca:	e011      	b.n	80078f0 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078cc:	f7fc f81a 	bl	8003904 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d803      	bhi.n	80078e4 <HAL_SPI_Receive+0x156>
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e2:	d102      	bne.n	80078ea <HAL_SPI_Receive+0x15c>
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d102      	bne.n	80078f0 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80078ea:	2303      	movs	r3, #3
 80078ec:	75fb      	strb	r3, [r7, #23]
          goto error;
 80078ee:	e04a      	b.n	8007986 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1cb      	bne.n	8007892 <HAL_SPI_Receive+0x104>
 80078fa:	e031      	b.n	8007960 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b01      	cmp	r3, #1
 8007908:	d113      	bne.n	8007932 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68da      	ldr	r2, [r3, #12]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007914:	b292      	uxth	r2, r2
 8007916:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800791c:	1c9a      	adds	r2, r3, #2
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007926:	b29b      	uxth	r3, r3
 8007928:	3b01      	subs	r3, #1
 800792a:	b29a      	uxth	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007930:	e011      	b.n	8007956 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007932:	f7fb ffe7 	bl	8003904 <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	683a      	ldr	r2, [r7, #0]
 800793e:	429a      	cmp	r2, r3
 8007940:	d803      	bhi.n	800794a <HAL_SPI_Receive+0x1bc>
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007948:	d102      	bne.n	8007950 <HAL_SPI_Receive+0x1c2>
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d102      	bne.n	8007956 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007954:	e017      	b.n	8007986 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800795a:	b29b      	uxth	r3, r3
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1cd      	bne.n	80078fc <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	6839      	ldr	r1, [r7, #0]
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fa35 	bl	8007dd4 <SPI_EndRxTransaction>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d002      	beq.n	8007976 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2220      	movs	r2, #32
 8007974:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	75fb      	strb	r3, [r7, #23]
 8007982:	e000      	b.n	8007986 <HAL_SPI_Receive+0x1f8>
  }

error :
 8007984:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007996:	7dfb      	ldrb	r3, [r7, #23]
}
 8007998:	4618      	mov	r0, r3
 800799a:	3718      	adds	r7, #24
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b08c      	sub	sp, #48	; 0x30
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
 80079ac:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079ae:	2301      	movs	r3, #1
 80079b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80079b2:	2300      	movs	r3, #0
 80079b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d101      	bne.n	80079c6 <HAL_SPI_TransmitReceive+0x26>
 80079c2:	2302      	movs	r3, #2
 80079c4:	e18a      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x33c>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079ce:	f7fb ff99 	bl	8003904 <HAL_GetTick>
 80079d2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80079e4:	887b      	ldrh	r3, [r7, #2]
 80079e6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80079e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d00f      	beq.n	8007a10 <HAL_SPI_TransmitReceive+0x70>
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079f6:	d107      	bne.n	8007a08 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d103      	bne.n	8007a08 <HAL_SPI_TransmitReceive+0x68>
 8007a00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a04:	2b04      	cmp	r3, #4
 8007a06:	d003      	beq.n	8007a10 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007a08:	2302      	movs	r3, #2
 8007a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a0e:	e15b      	b.n	8007cc8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d005      	beq.n	8007a22 <HAL_SPI_TransmitReceive+0x82>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <HAL_SPI_TransmitReceive+0x82>
 8007a1c:	887b      	ldrh	r3, [r7, #2]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d103      	bne.n	8007a2a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a28:	e14e      	b.n	8007cc8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b04      	cmp	r3, #4
 8007a34:	d003      	beq.n	8007a3e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2205      	movs	r2, #5
 8007a3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	887a      	ldrh	r2, [r7, #2]
 8007a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	887a      	ldrh	r2, [r7, #2]
 8007a54:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	887a      	ldrh	r2, [r7, #2]
 8007a60:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	887a      	ldrh	r2, [r7, #2]
 8007a66:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a7e:	2b40      	cmp	r3, #64	; 0x40
 8007a80:	d007      	beq.n	8007a92 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a90:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a9a:	d178      	bne.n	8007b8e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d002      	beq.n	8007aaa <HAL_SPI_TransmitReceive+0x10a>
 8007aa4:	8b7b      	ldrh	r3, [r7, #26]
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d166      	bne.n	8007b78 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aae:	881a      	ldrh	r2, [r3, #0]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aba:	1c9a      	adds	r2, r3, #2
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	b29a      	uxth	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ace:	e053      	b.n	8007b78 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f003 0302 	and.w	r3, r3, #2
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d11b      	bne.n	8007b16 <HAL_SPI_TransmitReceive+0x176>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d016      	beq.n	8007b16 <HAL_SPI_TransmitReceive+0x176>
 8007ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d113      	bne.n	8007b16 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	881a      	ldrh	r2, [r3, #0]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afe:	1c9a      	adds	r2, r3, #2
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	b29a      	uxth	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b12:	2300      	movs	r3, #0
 8007b14:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f003 0301 	and.w	r3, r3, #1
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d119      	bne.n	8007b58 <HAL_SPI_TransmitReceive+0x1b8>
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d014      	beq.n	8007b58 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68da      	ldr	r2, [r3, #12]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b38:	b292      	uxth	r2, r2
 8007b3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b40:	1c9a      	adds	r2, r3, #2
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b54:	2301      	movs	r3, #1
 8007b56:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b58:	f7fb fed4 	bl	8003904 <HAL_GetTick>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d807      	bhi.n	8007b78 <HAL_SPI_TransmitReceive+0x1d8>
 8007b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6e:	d003      	beq.n	8007b78 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b76:	e0a7      	b.n	8007cc8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1a6      	bne.n	8007ad0 <HAL_SPI_TransmitReceive+0x130>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1a1      	bne.n	8007ad0 <HAL_SPI_TransmitReceive+0x130>
 8007b8c:	e07c      	b.n	8007c88 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d002      	beq.n	8007b9c <HAL_SPI_TransmitReceive+0x1fc>
 8007b96:	8b7b      	ldrh	r3, [r7, #26]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d16b      	bne.n	8007c74 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	330c      	adds	r3, #12
 8007ba6:	7812      	ldrb	r2, [r2, #0]
 8007ba8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bae:	1c5a      	adds	r2, r3, #1
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bc2:	e057      	b.n	8007c74 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d11c      	bne.n	8007c0c <HAL_SPI_TransmitReceive+0x26c>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d017      	beq.n	8007c0c <HAL_SPI_TransmitReceive+0x26c>
 8007bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d114      	bne.n	8007c0c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	330c      	adds	r3, #12
 8007bec:	7812      	ldrb	r2, [r2, #0]
 8007bee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf4:	1c5a      	adds	r2, r3, #1
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	3b01      	subs	r3, #1
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d119      	bne.n	8007c4e <HAL_SPI_TransmitReceive+0x2ae>
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d014      	beq.n	8007c4e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	68da      	ldr	r2, [r3, #12]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c2e:	b2d2      	uxtb	r2, r2
 8007c30:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c36:	1c5a      	adds	r2, r3, #1
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	3b01      	subs	r3, #1
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c4e:	f7fb fe59 	bl	8003904 <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d803      	bhi.n	8007c66 <HAL_SPI_TransmitReceive+0x2c6>
 8007c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c64:	d102      	bne.n	8007c6c <HAL_SPI_TransmitReceive+0x2cc>
 8007c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d103      	bne.n	8007c74 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c72:	e029      	b.n	8007cc8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d1a2      	bne.n	8007bc4 <HAL_SPI_TransmitReceive+0x224>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d19d      	bne.n	8007bc4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f000 f907 	bl	8007ea0 <SPI_EndRxTxTransaction>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d006      	beq.n	8007ca6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007ca4:	e010      	b.n	8007cc8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10b      	bne.n	8007cc6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cae:	2300      	movs	r3, #0
 8007cb0:	617b      	str	r3, [r7, #20]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	617b      	str	r3, [r7, #20]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	617b      	str	r3, [r7, #20]
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	e000      	b.n	8007cc8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007cc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007cd8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3730      	adds	r7, #48	; 0x30
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cf2:	b2db      	uxtb	r3, r3
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	603b      	str	r3, [r7, #0]
 8007d0c:	4613      	mov	r3, r2
 8007d0e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d10:	e04c      	b.n	8007dac <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d18:	d048      	beq.n	8007dac <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007d1a:	f7fb fdf3 	bl	8003904 <HAL_GetTick>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	69bb      	ldr	r3, [r7, #24]
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d902      	bls.n	8007d30 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d13d      	bne.n	8007dac <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d48:	d111      	bne.n	8007d6e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d52:	d004      	beq.n	8007d5e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d5c:	d107      	bne.n	8007d6e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d6c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d76:	d10f      	bne.n	8007d98 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d96:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e00f      	b.n	8007dcc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689a      	ldr	r2, [r3, #8]
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	4013      	ands	r3, r2
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	bf0c      	ite	eq
 8007dbc:	2301      	moveq	r3, #1
 8007dbe:	2300      	movne	r3, #0
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	79fb      	ldrb	r3, [r7, #7]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d1a3      	bne.n	8007d12 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3710      	adds	r7, #16
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af02      	add	r7, sp, #8
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007de8:	d111      	bne.n	8007e0e <SPI_EndRxTransaction+0x3a>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007df2:	d004      	beq.n	8007dfe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dfc:	d107      	bne.n	8007e0e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e0c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e16:	d12a      	bne.n	8007e6e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e20:	d012      	beq.n	8007e48 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	2180      	movs	r1, #128	; 0x80
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f7ff ff67 	bl	8007d00 <SPI_WaitFlagStateUntilTimeout>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d02d      	beq.n	8007e94 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e3c:	f043 0220 	orr.w	r2, r3, #32
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e026      	b.n	8007e96 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	2101      	movs	r1, #1
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f7ff ff54 	bl	8007d00 <SPI_WaitFlagStateUntilTimeout>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d01a      	beq.n	8007e94 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e62:	f043 0220 	orr.w	r2, r3, #32
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e013      	b.n	8007e96 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	2200      	movs	r2, #0
 8007e76:	2101      	movs	r1, #1
 8007e78:	68f8      	ldr	r0, [r7, #12]
 8007e7a:	f7ff ff41 	bl	8007d00 <SPI_WaitFlagStateUntilTimeout>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d007      	beq.n	8007e94 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e88:	f043 0220 	orr.w	r2, r3, #32
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e000      	b.n	8007e96 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e94:	2300      	movs	r3, #0
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3710      	adds	r7, #16
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
	...

08007ea0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b088      	sub	sp, #32
 8007ea4:	af02      	add	r7, sp, #8
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007eac:	4b1b      	ldr	r3, [pc, #108]	; (8007f1c <SPI_EndRxTxTransaction+0x7c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a1b      	ldr	r2, [pc, #108]	; (8007f20 <SPI_EndRxTxTransaction+0x80>)
 8007eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb6:	0d5b      	lsrs	r3, r3, #21
 8007eb8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ebc:	fb02 f303 	mul.w	r3, r2, r3
 8007ec0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eca:	d112      	bne.n	8007ef2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	2180      	movs	r1, #128	; 0x80
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff ff12 	bl	8007d00 <SPI_WaitFlagStateUntilTimeout>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d016      	beq.n	8007f10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ee6:	f043 0220 	orr.w	r2, r3, #32
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e00f      	b.n	8007f12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	3b01      	subs	r3, #1
 8007efc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f08:	2b80      	cmp	r3, #128	; 0x80
 8007f0a:	d0f2      	beq.n	8007ef2 <SPI_EndRxTxTransaction+0x52>
 8007f0c:	e000      	b.n	8007f10 <SPI_EndRxTxTransaction+0x70>
        break;
 8007f0e:	bf00      	nop
  }

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3718      	adds	r7, #24
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	20000000 	.word	0x20000000
 8007f20:	165e9f81 	.word	0x165e9f81

08007f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e01d      	b.n	8007f72 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d106      	bne.n	8007f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7fa fa00 	bl	8002350 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2202      	movs	r2, #2
 8007f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	4619      	mov	r1, r3
 8007f62:	4610      	mov	r0, r2
 8007f64:	f000 fa22 	bl	80083ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3708      	adds	r7, #8
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68da      	ldr	r2, [r3, #12]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f042 0201 	orr.w	r2, r2, #1
 8007f90:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f003 0307 	and.w	r3, r3, #7
 8007f9c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2b06      	cmp	r3, #6
 8007fa2:	d007      	beq.n	8007fb4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f042 0201 	orr.w	r2, r2, #1
 8007fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b082      	sub	sp, #8
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	f003 0302 	and.w	r3, r3, #2
 8007fd4:	2b02      	cmp	r3, #2
 8007fd6:	d122      	bne.n	800801e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	f003 0302 	and.w	r3, r3, #2
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d11b      	bne.n	800801e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f06f 0202 	mvn.w	r2, #2
 8007fee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	699b      	ldr	r3, [r3, #24]
 8007ffc:	f003 0303 	and.w	r3, r3, #3
 8008000:	2b00      	cmp	r3, #0
 8008002:	d003      	beq.n	800800c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 f9b2 	bl	800836e <HAL_TIM_IC_CaptureCallback>
 800800a:	e005      	b.n	8008018 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 f9a4 	bl	800835a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 f9b5 	bl	8008382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	f003 0304 	and.w	r3, r3, #4
 8008028:	2b04      	cmp	r3, #4
 800802a:	d122      	bne.n	8008072 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68db      	ldr	r3, [r3, #12]
 8008032:	f003 0304 	and.w	r3, r3, #4
 8008036:	2b04      	cmp	r3, #4
 8008038:	d11b      	bne.n	8008072 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f06f 0204 	mvn.w	r2, #4
 8008042:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2202      	movs	r2, #2
 8008048:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	699b      	ldr	r3, [r3, #24]
 8008050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008054:	2b00      	cmp	r3, #0
 8008056:	d003      	beq.n	8008060 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 f988 	bl	800836e <HAL_TIM_IC_CaptureCallback>
 800805e:	e005      	b.n	800806c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 f97a 	bl	800835a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f000 f98b 	bl	8008382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	f003 0308 	and.w	r3, r3, #8
 800807c:	2b08      	cmp	r3, #8
 800807e:	d122      	bne.n	80080c6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	f003 0308 	and.w	r3, r3, #8
 800808a:	2b08      	cmp	r3, #8
 800808c:	d11b      	bne.n	80080c6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f06f 0208 	mvn.w	r2, #8
 8008096:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2204      	movs	r2, #4
 800809c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	f003 0303 	and.w	r3, r3, #3
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d003      	beq.n	80080b4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 f95e 	bl	800836e <HAL_TIM_IC_CaptureCallback>
 80080b2:	e005      	b.n	80080c0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f950 	bl	800835a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 f961 	bl	8008382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	f003 0310 	and.w	r3, r3, #16
 80080d0:	2b10      	cmp	r3, #16
 80080d2:	d122      	bne.n	800811a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68db      	ldr	r3, [r3, #12]
 80080da:	f003 0310 	and.w	r3, r3, #16
 80080de:	2b10      	cmp	r3, #16
 80080e0:	d11b      	bne.n	800811a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f06f 0210 	mvn.w	r2, #16
 80080ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2208      	movs	r2, #8
 80080f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	69db      	ldr	r3, [r3, #28]
 80080f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d003      	beq.n	8008108 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f934 	bl	800836e <HAL_TIM_IC_CaptureCallback>
 8008106:	e005      	b.n	8008114 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 f926 	bl	800835a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f937 	bl	8008382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	f003 0301 	and.w	r3, r3, #1
 8008124:	2b01      	cmp	r3, #1
 8008126:	d10e      	bne.n	8008146 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b01      	cmp	r3, #1
 8008134:	d107      	bne.n	8008146 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f06f 0201 	mvn.w	r2, #1
 800813e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7f9 fdbd 	bl	8001cc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008150:	2b80      	cmp	r3, #128	; 0x80
 8008152:	d10e      	bne.n	8008172 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800815e:	2b80      	cmp	r3, #128	; 0x80
 8008160:	d107      	bne.n	8008172 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800816a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fadd 	bl	800872c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800817c:	2b40      	cmp	r3, #64	; 0x40
 800817e:	d10e      	bne.n	800819e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800818a:	2b40      	cmp	r3, #64	; 0x40
 800818c:	d107      	bne.n	800819e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 f8fc 	bl	8008396 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	f003 0320 	and.w	r3, r3, #32
 80081a8:	2b20      	cmp	r3, #32
 80081aa:	d10e      	bne.n	80081ca <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	f003 0320 	and.w	r3, r3, #32
 80081b6:	2b20      	cmp	r3, #32
 80081b8:	d107      	bne.n	80081ca <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f06f 0220 	mvn.w	r2, #32
 80081c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 faa7 	bl	8008718 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081ca:	bf00      	nop
 80081cc:	3708      	adds	r7, #8
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}

080081d2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b084      	sub	sp, #16
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
 80081da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d101      	bne.n	80081ea <HAL_TIM_ConfigClockSource+0x18>
 80081e6:	2302      	movs	r3, #2
 80081e8:	e0b3      	b.n	8008352 <HAL_TIM_ConfigClockSource+0x180>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2202      	movs	r2, #2
 80081f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008208:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008210:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68fa      	ldr	r2, [r7, #12]
 8008218:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008222:	d03e      	beq.n	80082a2 <HAL_TIM_ConfigClockSource+0xd0>
 8008224:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008228:	f200 8087 	bhi.w	800833a <HAL_TIM_ConfigClockSource+0x168>
 800822c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008230:	f000 8085 	beq.w	800833e <HAL_TIM_ConfigClockSource+0x16c>
 8008234:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008238:	d87f      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 800823a:	2b70      	cmp	r3, #112	; 0x70
 800823c:	d01a      	beq.n	8008274 <HAL_TIM_ConfigClockSource+0xa2>
 800823e:	2b70      	cmp	r3, #112	; 0x70
 8008240:	d87b      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 8008242:	2b60      	cmp	r3, #96	; 0x60
 8008244:	d050      	beq.n	80082e8 <HAL_TIM_ConfigClockSource+0x116>
 8008246:	2b60      	cmp	r3, #96	; 0x60
 8008248:	d877      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 800824a:	2b50      	cmp	r3, #80	; 0x50
 800824c:	d03c      	beq.n	80082c8 <HAL_TIM_ConfigClockSource+0xf6>
 800824e:	2b50      	cmp	r3, #80	; 0x50
 8008250:	d873      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 8008252:	2b40      	cmp	r3, #64	; 0x40
 8008254:	d058      	beq.n	8008308 <HAL_TIM_ConfigClockSource+0x136>
 8008256:	2b40      	cmp	r3, #64	; 0x40
 8008258:	d86f      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 800825a:	2b30      	cmp	r3, #48	; 0x30
 800825c:	d064      	beq.n	8008328 <HAL_TIM_ConfigClockSource+0x156>
 800825e:	2b30      	cmp	r3, #48	; 0x30
 8008260:	d86b      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 8008262:	2b20      	cmp	r3, #32
 8008264:	d060      	beq.n	8008328 <HAL_TIM_ConfigClockSource+0x156>
 8008266:	2b20      	cmp	r3, #32
 8008268:	d867      	bhi.n	800833a <HAL_TIM_ConfigClockSource+0x168>
 800826a:	2b00      	cmp	r3, #0
 800826c:	d05c      	beq.n	8008328 <HAL_TIM_ConfigClockSource+0x156>
 800826e:	2b10      	cmp	r3, #16
 8008270:	d05a      	beq.n	8008328 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008272:	e062      	b.n	800833a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6818      	ldr	r0, [r3, #0]
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	6899      	ldr	r1, [r3, #8]
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	685a      	ldr	r2, [r3, #4]
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	f000 f9ac 	bl	80085e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008296:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	609a      	str	r2, [r3, #8]
      break;
 80082a0:	e04e      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6818      	ldr	r0, [r3, #0]
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	6899      	ldr	r1, [r3, #8]
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	68db      	ldr	r3, [r3, #12]
 80082b2:	f000 f995 	bl	80085e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80082c4:	609a      	str	r2, [r3, #8]
      break;
 80082c6:	e03b      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	6859      	ldr	r1, [r3, #4]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	68db      	ldr	r3, [r3, #12]
 80082d4:	461a      	mov	r2, r3
 80082d6:	f000 f909 	bl	80084ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2150      	movs	r1, #80	; 0x50
 80082e0:	4618      	mov	r0, r3
 80082e2:	f000 f962 	bl	80085aa <TIM_ITRx_SetConfig>
      break;
 80082e6:	e02b      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6818      	ldr	r0, [r3, #0]
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	6859      	ldr	r1, [r3, #4]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	461a      	mov	r2, r3
 80082f6:	f000 f928 	bl	800854a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2160      	movs	r1, #96	; 0x60
 8008300:	4618      	mov	r0, r3
 8008302:	f000 f952 	bl	80085aa <TIM_ITRx_SetConfig>
      break;
 8008306:	e01b      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6818      	ldr	r0, [r3, #0]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	6859      	ldr	r1, [r3, #4]
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	461a      	mov	r2, r3
 8008316:	f000 f8e9 	bl	80084ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2140      	movs	r1, #64	; 0x40
 8008320:	4618      	mov	r0, r3
 8008322:	f000 f942 	bl	80085aa <TIM_ITRx_SetConfig>
      break;
 8008326:	e00b      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4619      	mov	r1, r3
 8008332:	4610      	mov	r0, r2
 8008334:	f000 f939 	bl	80085aa <TIM_ITRx_SetConfig>
      break;
 8008338:	e002      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800833a:	bf00      	nop
 800833c:	e000      	b.n	8008340 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800833e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800835a:	b480      	push	{r7}
 800835c:	b083      	sub	sp, #12
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008362:	bf00      	nop
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800836e:	b480      	push	{r7}
 8008370:	b083      	sub	sp, #12
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008376:	bf00      	nop
 8008378:	370c      	adds	r7, #12
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr

08008382 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008382:	b480      	push	{r7}
 8008384:	b083      	sub	sp, #12
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800838a:	bf00      	nop
 800838c:	370c      	adds	r7, #12
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008396:	b480      	push	{r7}
 8008398:	b083      	sub	sp, #12
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
	...

080083ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a40      	ldr	r2, [pc, #256]	; (80084c0 <TIM_Base_SetConfig+0x114>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d013      	beq.n	80083ec <TIM_Base_SetConfig+0x40>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083ca:	d00f      	beq.n	80083ec <TIM_Base_SetConfig+0x40>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a3d      	ldr	r2, [pc, #244]	; (80084c4 <TIM_Base_SetConfig+0x118>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d00b      	beq.n	80083ec <TIM_Base_SetConfig+0x40>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a3c      	ldr	r2, [pc, #240]	; (80084c8 <TIM_Base_SetConfig+0x11c>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d007      	beq.n	80083ec <TIM_Base_SetConfig+0x40>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a3b      	ldr	r2, [pc, #236]	; (80084cc <TIM_Base_SetConfig+0x120>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d003      	beq.n	80083ec <TIM_Base_SetConfig+0x40>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a3a      	ldr	r2, [pc, #232]	; (80084d0 <TIM_Base_SetConfig+0x124>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d108      	bne.n	80083fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4a2f      	ldr	r2, [pc, #188]	; (80084c0 <TIM_Base_SetConfig+0x114>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d02b      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800840c:	d027      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a2c      	ldr	r2, [pc, #176]	; (80084c4 <TIM_Base_SetConfig+0x118>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d023      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a2b      	ldr	r2, [pc, #172]	; (80084c8 <TIM_Base_SetConfig+0x11c>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d01f      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a2a      	ldr	r2, [pc, #168]	; (80084cc <TIM_Base_SetConfig+0x120>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d01b      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a29      	ldr	r2, [pc, #164]	; (80084d0 <TIM_Base_SetConfig+0x124>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d017      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a28      	ldr	r2, [pc, #160]	; (80084d4 <TIM_Base_SetConfig+0x128>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d013      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a27      	ldr	r2, [pc, #156]	; (80084d8 <TIM_Base_SetConfig+0x12c>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d00f      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a26      	ldr	r2, [pc, #152]	; (80084dc <TIM_Base_SetConfig+0x130>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d00b      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a25      	ldr	r2, [pc, #148]	; (80084e0 <TIM_Base_SetConfig+0x134>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d007      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a24      	ldr	r2, [pc, #144]	; (80084e4 <TIM_Base_SetConfig+0x138>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d003      	beq.n	800845e <TIM_Base_SetConfig+0xb2>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a23      	ldr	r2, [pc, #140]	; (80084e8 <TIM_Base_SetConfig+0x13c>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d108      	bne.n	8008470 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4313      	orrs	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	4313      	orrs	r3, r2
 800847c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	68fa      	ldr	r2, [r7, #12]
 8008482:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	689a      	ldr	r2, [r3, #8]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a0a      	ldr	r2, [pc, #40]	; (80084c0 <TIM_Base_SetConfig+0x114>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d003      	beq.n	80084a4 <TIM_Base_SetConfig+0xf8>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a0c      	ldr	r2, [pc, #48]	; (80084d0 <TIM_Base_SetConfig+0x124>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d103      	bne.n	80084ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	691a      	ldr	r2, [r3, #16]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	615a      	str	r2, [r3, #20]
}
 80084b2:	bf00      	nop
 80084b4:	3714      	adds	r7, #20
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	40010000 	.word	0x40010000
 80084c4:	40000400 	.word	0x40000400
 80084c8:	40000800 	.word	0x40000800
 80084cc:	40000c00 	.word	0x40000c00
 80084d0:	40010400 	.word	0x40010400
 80084d4:	40014000 	.word	0x40014000
 80084d8:	40014400 	.word	0x40014400
 80084dc:	40014800 	.word	0x40014800
 80084e0:	40001800 	.word	0x40001800
 80084e4:	40001c00 	.word	0x40001c00
 80084e8:	40002000 	.word	0x40002000

080084ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b087      	sub	sp, #28
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	60b9      	str	r1, [r7, #8]
 80084f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6a1b      	ldr	r3, [r3, #32]
 80084fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	f023 0201 	bic.w	r2, r3, #1
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	011b      	lsls	r3, r3, #4
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	4313      	orrs	r3, r2
 8008520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f023 030a 	bic.w	r3, r3, #10
 8008528:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	4313      	orrs	r3, r2
 8008530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	697a      	ldr	r2, [r7, #20]
 800853c:	621a      	str	r2, [r3, #32]
}
 800853e:	bf00      	nop
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr

0800854a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800854a:	b480      	push	{r7}
 800854c:	b087      	sub	sp, #28
 800854e:	af00      	add	r7, sp, #0
 8008550:	60f8      	str	r0, [r7, #12]
 8008552:	60b9      	str	r1, [r7, #8]
 8008554:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	f023 0210 	bic.w	r2, r3, #16
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	699b      	ldr	r3, [r3, #24]
 8008566:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6a1b      	ldr	r3, [r3, #32]
 800856c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008574:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	031b      	lsls	r3, r3, #12
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008586:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	011b      	lsls	r3, r3, #4
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	693a      	ldr	r2, [r7, #16]
 800859c:	621a      	str	r2, [r3, #32]
}
 800859e:	bf00      	nop
 80085a0:	371c      	adds	r7, #28
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr

080085aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085aa:	b480      	push	{r7}
 80085ac:	b085      	sub	sp, #20
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
 80085b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085c2:	683a      	ldr	r2, [r7, #0]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	f043 0307 	orr.w	r3, r3, #7
 80085cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	609a      	str	r2, [r3, #8]
}
 80085d4:	bf00      	nop
 80085d6:	3714      	adds	r7, #20
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
 80085ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	021a      	lsls	r2, r3, #8
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	431a      	orrs	r2, r3
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	4313      	orrs	r3, r2
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	4313      	orrs	r3, r2
 800860c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	697a      	ldr	r2, [r7, #20]
 8008612:	609a      	str	r2, [r3, #8]
}
 8008614:	bf00      	nop
 8008616:	371c      	adds	r7, #28
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008630:	2b01      	cmp	r3, #1
 8008632:	d101      	bne.n	8008638 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008634:	2302      	movs	r3, #2
 8008636:	e05a      	b.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2202      	movs	r2, #2
 8008644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800865e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	4313      	orrs	r3, r2
 8008668:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68fa      	ldr	r2, [r7, #12]
 8008670:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a21      	ldr	r2, [pc, #132]	; (80086fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d022      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008684:	d01d      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a1d      	ldr	r2, [pc, #116]	; (8008700 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d018      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a1b      	ldr	r2, [pc, #108]	; (8008704 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d013      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a1a      	ldr	r2, [pc, #104]	; (8008708 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d00e      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a18      	ldr	r2, [pc, #96]	; (800870c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d009      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a17      	ldr	r2, [pc, #92]	; (8008710 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d004      	beq.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a15      	ldr	r2, [pc, #84]	; (8008714 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d10c      	bne.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	40010000 	.word	0x40010000
 8008700:	40000400 	.word	0x40000400
 8008704:	40000800 	.word	0x40000800
 8008708:	40000c00 	.word	0x40000c00
 800870c:	40010400 	.word	0x40010400
 8008710:	40014000 	.word	0x40014000
 8008714:	40001800 	.word	0x40001800

08008718 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008734:	bf00      	nop
 8008736:	370c      	adds	r7, #12
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b082      	sub	sp, #8
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e03f      	b.n	80087d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008758:	b2db      	uxtb	r3, r3
 800875a:	2b00      	cmp	r3, #0
 800875c:	d106      	bne.n	800876c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f7f9 fe78 	bl	800245c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2224      	movs	r2, #36	; 0x24
 8008770:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68da      	ldr	r2, [r3, #12]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008782:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fb4b 	bl	8008e20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	691a      	ldr	r2, [r3, #16]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008798:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	695a      	ldr	r2, [r3, #20]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68da      	ldr	r2, [r3, #12]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80087b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2220      	movs	r2, #32
 80087c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2220      	movs	r2, #32
 80087cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b088      	sub	sp, #32
 80087de:	af02      	add	r7, sp, #8
 80087e0:	60f8      	str	r0, [r7, #12]
 80087e2:	60b9      	str	r1, [r7, #8]
 80087e4:	603b      	str	r3, [r7, #0]
 80087e6:	4613      	mov	r3, r2
 80087e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80087ea:	2300      	movs	r3, #0
 80087ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	2b20      	cmp	r3, #32
 80087f8:	f040 8083 	bne.w	8008902 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <HAL_UART_Transmit+0x2e>
 8008802:	88fb      	ldrh	r3, [r7, #6]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e07b      	b.n	8008904 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008812:	2b01      	cmp	r3, #1
 8008814:	d101      	bne.n	800881a <HAL_UART_Transmit+0x40>
 8008816:	2302      	movs	r3, #2
 8008818:	e074      	b.n	8008904 <HAL_UART_Transmit+0x12a>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2221      	movs	r2, #33	; 0x21
 800882c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008830:	f7fb f868 	bl	8003904 <HAL_GetTick>
 8008834:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	88fa      	ldrh	r2, [r7, #6]
 800883a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	88fa      	ldrh	r2, [r7, #6]
 8008840:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800884a:	e042      	b.n	80088d2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008850:	b29b      	uxth	r3, r3
 8008852:	3b01      	subs	r3, #1
 8008854:	b29a      	uxth	r2, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008862:	d122      	bne.n	80088aa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	2200      	movs	r2, #0
 800886c:	2180      	movs	r1, #128	; 0x80
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	f000 f96a 	bl	8008b48 <UART_WaitOnFlagUntilTimeout>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800887a:	2303      	movs	r3, #3
 800887c:	e042      	b.n	8008904 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	881b      	ldrh	r3, [r3, #0]
 8008886:	461a      	mov	r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008890:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	691b      	ldr	r3, [r3, #16]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d103      	bne.n	80088a2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	3302      	adds	r3, #2
 800889e:	60bb      	str	r3, [r7, #8]
 80088a0:	e017      	b.n	80088d2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	3301      	adds	r3, #1
 80088a6:	60bb      	str	r3, [r7, #8]
 80088a8:	e013      	b.n	80088d2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	2200      	movs	r2, #0
 80088b2:	2180      	movs	r1, #128	; 0x80
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 f947 	bl	8008b48 <UART_WaitOnFlagUntilTimeout>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d001      	beq.n	80088c4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80088c0:	2303      	movs	r3, #3
 80088c2:	e01f      	b.n	8008904 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	1c5a      	adds	r2, r3, #1
 80088c8:	60ba      	str	r2, [r7, #8]
 80088ca:	781a      	ldrb	r2, [r3, #0]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1b7      	bne.n	800884c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	9300      	str	r3, [sp, #0]
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	2200      	movs	r2, #0
 80088e4:	2140      	movs	r1, #64	; 0x40
 80088e6:	68f8      	ldr	r0, [r7, #12]
 80088e8:	f000 f92e 	bl	8008b48 <UART_WaitOnFlagUntilTimeout>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d001      	beq.n	80088f6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e006      	b.n	8008904 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2220      	movs	r2, #32
 80088fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80088fe:	2300      	movs	r3, #0
 8008900:	e000      	b.n	8008904 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008902:	2302      	movs	r3, #2
  }
}
 8008904:	4618      	mov	r0, r3
 8008906:	3718      	adds	r7, #24
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b088      	sub	sp, #32
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	695b      	ldr	r3, [r3, #20]
 800892a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800892c:	2300      	movs	r3, #0
 800892e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008930:	2300      	movs	r3, #0
 8008932:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	f003 030f 	and.w	r3, r3, #15
 800893a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10d      	bne.n	800895e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	f003 0320 	and.w	r3, r3, #32
 8008948:	2b00      	cmp	r3, #0
 800894a:	d008      	beq.n	800895e <HAL_UART_IRQHandler+0x52>
 800894c:	69bb      	ldr	r3, [r7, #24]
 800894e:	f003 0320 	and.w	r3, r3, #32
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f9e0 	bl	8008d1c <UART_Receive_IT>
      return;
 800895c:	e0d0      	b.n	8008b00 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	2b00      	cmp	r3, #0
 8008962:	f000 80b0 	beq.w	8008ac6 <HAL_UART_IRQHandler+0x1ba>
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f003 0301 	and.w	r3, r3, #1
 800896c:	2b00      	cmp	r3, #0
 800896e:	d105      	bne.n	800897c <HAL_UART_IRQHandler+0x70>
 8008970:	69bb      	ldr	r3, [r7, #24]
 8008972:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008976:	2b00      	cmp	r3, #0
 8008978:	f000 80a5 	beq.w	8008ac6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	f003 0301 	and.w	r3, r3, #1
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00a      	beq.n	800899c <HAL_UART_IRQHandler+0x90>
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800898c:	2b00      	cmp	r3, #0
 800898e:	d005      	beq.n	800899c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008994:	f043 0201 	orr.w	r2, r3, #1
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	f003 0304 	and.w	r3, r3, #4
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <HAL_UART_IRQHandler+0xb0>
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	f003 0301 	and.w	r3, r3, #1
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d005      	beq.n	80089bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089b4:	f043 0202 	orr.w	r2, r3, #2
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	f003 0302 	and.w	r3, r3, #2
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00a      	beq.n	80089dc <HAL_UART_IRQHandler+0xd0>
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	f003 0301 	and.w	r3, r3, #1
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d005      	beq.n	80089dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d4:	f043 0204 	orr.w	r2, r3, #4
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80089dc:	69fb      	ldr	r3, [r7, #28]
 80089de:	f003 0308 	and.w	r3, r3, #8
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00f      	beq.n	8008a06 <HAL_UART_IRQHandler+0xfa>
 80089e6:	69bb      	ldr	r3, [r7, #24]
 80089e8:	f003 0320 	and.w	r3, r3, #32
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d104      	bne.n	80089fa <HAL_UART_IRQHandler+0xee>
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	f003 0301 	and.w	r3, r3, #1
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d005      	beq.n	8008a06 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089fe:	f043 0208 	orr.w	r2, r3, #8
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d077      	beq.n	8008afe <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a0e:	69fb      	ldr	r3, [r7, #28]
 8008a10:	f003 0320 	and.w	r3, r3, #32
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d007      	beq.n	8008a28 <HAL_UART_IRQHandler+0x11c>
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	f003 0320 	and.w	r3, r3, #32
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d002      	beq.n	8008a28 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 f97a 	bl	8008d1c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	695b      	ldr	r3, [r3, #20]
 8008a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a32:	2b40      	cmp	r3, #64	; 0x40
 8008a34:	bf0c      	ite	eq
 8008a36:	2301      	moveq	r3, #1
 8008a38:	2300      	movne	r3, #0
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a42:	f003 0308 	and.w	r3, r3, #8
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d102      	bne.n	8008a50 <HAL_UART_IRQHandler+0x144>
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d031      	beq.n	8008ab4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 f8c3 	bl	8008bdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	695b      	ldr	r3, [r3, #20]
 8008a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a60:	2b40      	cmp	r3, #64	; 0x40
 8008a62:	d123      	bne.n	8008aac <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	695a      	ldr	r2, [r3, #20]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a72:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d013      	beq.n	8008aa4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a80:	4a21      	ldr	r2, [pc, #132]	; (8008b08 <HAL_UART_IRQHandler+0x1fc>)
 8008a82:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7fb f959 	bl	8003d40 <HAL_DMA_Abort_IT>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d016      	beq.n	8008ac2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a9e:	4610      	mov	r0, r2
 8008aa0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aa2:	e00e      	b.n	8008ac2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f845 	bl	8008b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aaa:	e00a      	b.n	8008ac2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 f841 	bl	8008b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab2:	e006      	b.n	8008ac2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 f83d 	bl	8008b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008ac0:	e01d      	b.n	8008afe <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac2:	bf00      	nop
    return;
 8008ac4:	e01b      	b.n	8008afe <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d008      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x1d6>
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d003      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f8b0 	bl	8008c40 <UART_Transmit_IT>
    return;
 8008ae0:	e00e      	b.n	8008b00 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d009      	beq.n	8008b00 <HAL_UART_IRQHandler+0x1f4>
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d004      	beq.n	8008b00 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 f8f8 	bl	8008cec <UART_EndTransmit_IT>
    return;
 8008afc:	e000      	b.n	8008b00 <HAL_UART_IRQHandler+0x1f4>
    return;
 8008afe:	bf00      	nop
  }
}
 8008b00:	3720      	adds	r7, #32
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	08008c19 	.word	0x08008c19

08008b0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b14:	bf00      	nop
 8008b16:	370c      	adds	r7, #12
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1e:	4770      	bx	lr

08008b20 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008b28:	bf00      	nop
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b3c:	bf00      	nop
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b084      	sub	sp, #16
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	603b      	str	r3, [r7, #0]
 8008b54:	4613      	mov	r3, r2
 8008b56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b58:	e02c      	b.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b60:	d028      	beq.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d007      	beq.n	8008b78 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b68:	f7fa fecc 	bl	8003904 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	69ba      	ldr	r2, [r7, #24]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d21d      	bcs.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68da      	ldr	r2, [r3, #12]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b86:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	695a      	ldr	r2, [r3, #20]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f022 0201 	bic.w	r2, r2, #1
 8008b96:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2220      	movs	r2, #32
 8008b9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2220      	movs	r2, #32
 8008ba4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	e00f      	b.n	8008bd4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	bf0c      	ite	eq
 8008bc4:	2301      	moveq	r3, #1
 8008bc6:	2300      	movne	r3, #0
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	461a      	mov	r2, r3
 8008bcc:	79fb      	ldrb	r3, [r7, #7]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d0c3      	beq.n	8008b5a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68da      	ldr	r2, [r3, #12]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008bf2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	695a      	ldr	r2, [r3, #20]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f022 0201 	bic.w	r2, r2, #1
 8008c02:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2220      	movs	r2, #32
 8008c08:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	f7ff ff7e 	bl	8008b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c38:	bf00      	nop
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	2b21      	cmp	r3, #33	; 0x21
 8008c52:	d144      	bne.n	8008cde <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c5c:	d11a      	bne.n	8008c94 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a1b      	ldr	r3, [r3, #32]
 8008c62:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	881b      	ldrh	r3, [r3, #0]
 8008c68:	461a      	mov	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c72:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	691b      	ldr	r3, [r3, #16]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d105      	bne.n	8008c88 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6a1b      	ldr	r3, [r3, #32]
 8008c80:	1c9a      	adds	r2, r3, #2
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	621a      	str	r2, [r3, #32]
 8008c86:	e00e      	b.n	8008ca6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6a1b      	ldr	r3, [r3, #32]
 8008c8c:	1c5a      	adds	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	621a      	str	r2, [r3, #32]
 8008c92:	e008      	b.n	8008ca6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6a1b      	ldr	r3, [r3, #32]
 8008c98:	1c59      	adds	r1, r3, #1
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	6211      	str	r1, [r2, #32]
 8008c9e:	781a      	ldrb	r2, [r3, #0]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	3b01      	subs	r3, #1
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d10f      	bne.n	8008cda <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68da      	ldr	r2, [r3, #12]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cc8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	68da      	ldr	r2, [r3, #12]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cd8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	e000      	b.n	8008ce0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008cde:	2302      	movs	r3, #2
  }
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	68da      	ldr	r2, [r3, #12]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d02:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2220      	movs	r2, #32
 8008d08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f7ff fefd 	bl	8008b0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d12:	2300      	movs	r3, #0
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3708      	adds	r7, #8
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	2b22      	cmp	r3, #34	; 0x22
 8008d2e:	d171      	bne.n	8008e14 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d38:	d123      	bne.n	8008d82 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d3e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	691b      	ldr	r3, [r3, #16]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d10e      	bne.n	8008d66 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d5e:	1c9a      	adds	r2, r3, #2
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	629a      	str	r2, [r3, #40]	; 0x28
 8008d64:	e029      	b.n	8008dba <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7a:	1c5a      	adds	r2, r3, #1
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	629a      	str	r2, [r3, #40]	; 0x28
 8008d80:	e01b      	b.n	8008dba <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d10a      	bne.n	8008da0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	6858      	ldr	r0, [r3, #4]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d94:	1c59      	adds	r1, r3, #1
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	6291      	str	r1, [r2, #40]	; 0x28
 8008d9a:	b2c2      	uxtb	r2, r0
 8008d9c:	701a      	strb	r2, [r3, #0]
 8008d9e:	e00c      	b.n	8008dba <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	b2da      	uxtb	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dac:	1c58      	adds	r0, r3, #1
 8008dae:	6879      	ldr	r1, [r7, #4]
 8008db0:	6288      	str	r0, [r1, #40]	; 0x28
 8008db2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008db6:	b2d2      	uxtb	r2, r2
 8008db8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d120      	bne.n	8008e10 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68da      	ldr	r2, [r3, #12]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f022 0220 	bic.w	r2, r2, #32
 8008ddc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68da      	ldr	r2, [r3, #12]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008dec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	695a      	ldr	r2, [r3, #20]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 0201 	bic.w	r2, r2, #1
 8008dfc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2220      	movs	r2, #32
 8008e02:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f7ff fe8a 	bl	8008b20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	e002      	b.n	8008e16 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008e10:	2300      	movs	r3, #0
 8008e12:	e000      	b.n	8008e16 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008e14:	2302      	movs	r3, #2
  }
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3710      	adds	r7, #16
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
	...

08008e20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e24:	b0bd      	sub	sp, #244	; 0xf4
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e3c:	68d9      	ldr	r1, [r3, #12]
 8008e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	ea40 0301 	orr.w	r3, r0, r1
 8008e48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e4e:	689a      	ldr	r2, [r3, #8]
 8008e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	431a      	orrs	r2, r3
 8008e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e5c:	695b      	ldr	r3, [r3, #20]
 8008e5e:	431a      	orrs	r2, r3
 8008e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e64:	69db      	ldr	r3, [r3, #28]
 8008e66:	4313      	orrs	r3, r2
 8008e68:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8008e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008e78:	f021 010c 	bic.w	r1, r1, #12
 8008e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008e86:	430b      	orrs	r3, r1
 8008e88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e9a:	6999      	ldr	r1, [r3, #24]
 8008e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	ea40 0301 	orr.w	r3, r0, r1
 8008ea6:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008eac:	69db      	ldr	r3, [r3, #28]
 8008eae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008eb2:	f040 81a5 	bne.w	8009200 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	4bcd      	ldr	r3, [pc, #820]	; (80091f4 <UART_SetConfig+0x3d4>)
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d006      	beq.n	8008ed0 <UART_SetConfig+0xb0>
 8008ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	4bcb      	ldr	r3, [pc, #812]	; (80091f8 <UART_SetConfig+0x3d8>)
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	f040 80cb 	bne.w	8009066 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ed0:	f7fe f81a 	bl	8006f08 <HAL_RCC_GetPCLK2Freq>
 8008ed4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008ed8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008edc:	461c      	mov	r4, r3
 8008ede:	f04f 0500 	mov.w	r5, #0
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	462b      	mov	r3, r5
 8008ee6:	1891      	adds	r1, r2, r2
 8008ee8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8008eec:	415b      	adcs	r3, r3
 8008eee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008ef2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008ef6:	1912      	adds	r2, r2, r4
 8008ef8:	eb45 0303 	adc.w	r3, r5, r3
 8008efc:	f04f 0000 	mov.w	r0, #0
 8008f00:	f04f 0100 	mov.w	r1, #0
 8008f04:	00d9      	lsls	r1, r3, #3
 8008f06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008f0a:	00d0      	lsls	r0, r2, #3
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	460b      	mov	r3, r1
 8008f10:	1911      	adds	r1, r2, r4
 8008f12:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8008f16:	416b      	adcs	r3, r5
 8008f18:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	461a      	mov	r2, r3
 8008f24:	f04f 0300 	mov.w	r3, #0
 8008f28:	1891      	adds	r1, r2, r2
 8008f2a:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8008f2e:	415b      	adcs	r3, r3
 8008f30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008f34:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8008f38:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8008f3c:	f7f7 fe44 	bl	8000bc8 <__aeabi_uldivmod>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	4bad      	ldr	r3, [pc, #692]	; (80091fc <UART_SetConfig+0x3dc>)
 8008f46:	fba3 2302 	umull	r2, r3, r3, r2
 8008f4a:	095b      	lsrs	r3, r3, #5
 8008f4c:	011e      	lsls	r6, r3, #4
 8008f4e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008f52:	461c      	mov	r4, r3
 8008f54:	f04f 0500 	mov.w	r5, #0
 8008f58:	4622      	mov	r2, r4
 8008f5a:	462b      	mov	r3, r5
 8008f5c:	1891      	adds	r1, r2, r2
 8008f5e:	67b9      	str	r1, [r7, #120]	; 0x78
 8008f60:	415b      	adcs	r3, r3
 8008f62:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f64:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8008f68:	1912      	adds	r2, r2, r4
 8008f6a:	eb45 0303 	adc.w	r3, r5, r3
 8008f6e:	f04f 0000 	mov.w	r0, #0
 8008f72:	f04f 0100 	mov.w	r1, #0
 8008f76:	00d9      	lsls	r1, r3, #3
 8008f78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008f7c:	00d0      	lsls	r0, r2, #3
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	1911      	adds	r1, r2, r4
 8008f84:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8008f88:	416b      	adcs	r3, r5
 8008f8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	461a      	mov	r2, r3
 8008f96:	f04f 0300 	mov.w	r3, #0
 8008f9a:	1891      	adds	r1, r2, r2
 8008f9c:	6739      	str	r1, [r7, #112]	; 0x70
 8008f9e:	415b      	adcs	r3, r3
 8008fa0:	677b      	str	r3, [r7, #116]	; 0x74
 8008fa2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008fa6:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8008faa:	f7f7 fe0d 	bl	8000bc8 <__aeabi_uldivmod>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	4b92      	ldr	r3, [pc, #584]	; (80091fc <UART_SetConfig+0x3dc>)
 8008fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8008fb8:	095b      	lsrs	r3, r3, #5
 8008fba:	2164      	movs	r1, #100	; 0x64
 8008fbc:	fb01 f303 	mul.w	r3, r1, r3
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	00db      	lsls	r3, r3, #3
 8008fc4:	3332      	adds	r3, #50	; 0x32
 8008fc6:	4a8d      	ldr	r2, [pc, #564]	; (80091fc <UART_SetConfig+0x3dc>)
 8008fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8008fcc:	095b      	lsrs	r3, r3, #5
 8008fce:	005b      	lsls	r3, r3, #1
 8008fd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008fd4:	441e      	add	r6, r3
 8008fd6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f04f 0100 	mov.w	r1, #0
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	1894      	adds	r4, r2, r2
 8008fe6:	66bc      	str	r4, [r7, #104]	; 0x68
 8008fe8:	415b      	adcs	r3, r3
 8008fea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008fec:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8008ff0:	1812      	adds	r2, r2, r0
 8008ff2:	eb41 0303 	adc.w	r3, r1, r3
 8008ff6:	f04f 0400 	mov.w	r4, #0
 8008ffa:	f04f 0500 	mov.w	r5, #0
 8008ffe:	00dd      	lsls	r5, r3, #3
 8009000:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009004:	00d4      	lsls	r4, r2, #3
 8009006:	4622      	mov	r2, r4
 8009008:	462b      	mov	r3, r5
 800900a:	1814      	adds	r4, r2, r0
 800900c:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8009010:	414b      	adcs	r3, r1
 8009012:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	461a      	mov	r2, r3
 800901e:	f04f 0300 	mov.w	r3, #0
 8009022:	1891      	adds	r1, r2, r2
 8009024:	6639      	str	r1, [r7, #96]	; 0x60
 8009026:	415b      	adcs	r3, r3
 8009028:	667b      	str	r3, [r7, #100]	; 0x64
 800902a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800902e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009032:	f7f7 fdc9 	bl	8000bc8 <__aeabi_uldivmod>
 8009036:	4602      	mov	r2, r0
 8009038:	460b      	mov	r3, r1
 800903a:	4b70      	ldr	r3, [pc, #448]	; (80091fc <UART_SetConfig+0x3dc>)
 800903c:	fba3 1302 	umull	r1, r3, r3, r2
 8009040:	095b      	lsrs	r3, r3, #5
 8009042:	2164      	movs	r1, #100	; 0x64
 8009044:	fb01 f303 	mul.w	r3, r1, r3
 8009048:	1ad3      	subs	r3, r2, r3
 800904a:	00db      	lsls	r3, r3, #3
 800904c:	3332      	adds	r3, #50	; 0x32
 800904e:	4a6b      	ldr	r2, [pc, #428]	; (80091fc <UART_SetConfig+0x3dc>)
 8009050:	fba2 2303 	umull	r2, r3, r2, r3
 8009054:	095b      	lsrs	r3, r3, #5
 8009056:	f003 0207 	and.w	r2, r3, #7
 800905a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4432      	add	r2, r6
 8009062:	609a      	str	r2, [r3, #8]
 8009064:	e26d      	b.n	8009542 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009066:	f7fd ff3b 	bl	8006ee0 <HAL_RCC_GetPCLK1Freq>
 800906a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800906e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009072:	461c      	mov	r4, r3
 8009074:	f04f 0500 	mov.w	r5, #0
 8009078:	4622      	mov	r2, r4
 800907a:	462b      	mov	r3, r5
 800907c:	1891      	adds	r1, r2, r2
 800907e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009080:	415b      	adcs	r3, r3
 8009082:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009084:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009088:	1912      	adds	r2, r2, r4
 800908a:	eb45 0303 	adc.w	r3, r5, r3
 800908e:	f04f 0000 	mov.w	r0, #0
 8009092:	f04f 0100 	mov.w	r1, #0
 8009096:	00d9      	lsls	r1, r3, #3
 8009098:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800909c:	00d0      	lsls	r0, r2, #3
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	1911      	adds	r1, r2, r4
 80090a4:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 80090a8:	416b      	adcs	r3, r5
 80090aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80090ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	461a      	mov	r2, r3
 80090b6:	f04f 0300 	mov.w	r3, #0
 80090ba:	1891      	adds	r1, r2, r2
 80090bc:	6539      	str	r1, [r7, #80]	; 0x50
 80090be:	415b      	adcs	r3, r3
 80090c0:	657b      	str	r3, [r7, #84]	; 0x54
 80090c2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80090c6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80090ca:	f7f7 fd7d 	bl	8000bc8 <__aeabi_uldivmod>
 80090ce:	4602      	mov	r2, r0
 80090d0:	460b      	mov	r3, r1
 80090d2:	4b4a      	ldr	r3, [pc, #296]	; (80091fc <UART_SetConfig+0x3dc>)
 80090d4:	fba3 2302 	umull	r2, r3, r3, r2
 80090d8:	095b      	lsrs	r3, r3, #5
 80090da:	011e      	lsls	r6, r3, #4
 80090dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80090e0:	461c      	mov	r4, r3
 80090e2:	f04f 0500 	mov.w	r5, #0
 80090e6:	4622      	mov	r2, r4
 80090e8:	462b      	mov	r3, r5
 80090ea:	1891      	adds	r1, r2, r2
 80090ec:	64b9      	str	r1, [r7, #72]	; 0x48
 80090ee:	415b      	adcs	r3, r3
 80090f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090f2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80090f6:	1912      	adds	r2, r2, r4
 80090f8:	eb45 0303 	adc.w	r3, r5, r3
 80090fc:	f04f 0000 	mov.w	r0, #0
 8009100:	f04f 0100 	mov.w	r1, #0
 8009104:	00d9      	lsls	r1, r3, #3
 8009106:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800910a:	00d0      	lsls	r0, r2, #3
 800910c:	4602      	mov	r2, r0
 800910e:	460b      	mov	r3, r1
 8009110:	1911      	adds	r1, r2, r4
 8009112:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8009116:	416b      	adcs	r3, r5
 8009118:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800911c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	461a      	mov	r2, r3
 8009124:	f04f 0300 	mov.w	r3, #0
 8009128:	1891      	adds	r1, r2, r2
 800912a:	6439      	str	r1, [r7, #64]	; 0x40
 800912c:	415b      	adcs	r3, r3
 800912e:	647b      	str	r3, [r7, #68]	; 0x44
 8009130:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009134:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8009138:	f7f7 fd46 	bl	8000bc8 <__aeabi_uldivmod>
 800913c:	4602      	mov	r2, r0
 800913e:	460b      	mov	r3, r1
 8009140:	4b2e      	ldr	r3, [pc, #184]	; (80091fc <UART_SetConfig+0x3dc>)
 8009142:	fba3 1302 	umull	r1, r3, r3, r2
 8009146:	095b      	lsrs	r3, r3, #5
 8009148:	2164      	movs	r1, #100	; 0x64
 800914a:	fb01 f303 	mul.w	r3, r1, r3
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	00db      	lsls	r3, r3, #3
 8009152:	3332      	adds	r3, #50	; 0x32
 8009154:	4a29      	ldr	r2, [pc, #164]	; (80091fc <UART_SetConfig+0x3dc>)
 8009156:	fba2 2303 	umull	r2, r3, r2, r3
 800915a:	095b      	lsrs	r3, r3, #5
 800915c:	005b      	lsls	r3, r3, #1
 800915e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009162:	441e      	add	r6, r3
 8009164:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009168:	4618      	mov	r0, r3
 800916a:	f04f 0100 	mov.w	r1, #0
 800916e:	4602      	mov	r2, r0
 8009170:	460b      	mov	r3, r1
 8009172:	1894      	adds	r4, r2, r2
 8009174:	63bc      	str	r4, [r7, #56]	; 0x38
 8009176:	415b      	adcs	r3, r3
 8009178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800917a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800917e:	1812      	adds	r2, r2, r0
 8009180:	eb41 0303 	adc.w	r3, r1, r3
 8009184:	f04f 0400 	mov.w	r4, #0
 8009188:	f04f 0500 	mov.w	r5, #0
 800918c:	00dd      	lsls	r5, r3, #3
 800918e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009192:	00d4      	lsls	r4, r2, #3
 8009194:	4622      	mov	r2, r4
 8009196:	462b      	mov	r3, r5
 8009198:	1814      	adds	r4, r2, r0
 800919a:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800919e:	414b      	adcs	r3, r1
 80091a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80091a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	461a      	mov	r2, r3
 80091ac:	f04f 0300 	mov.w	r3, #0
 80091b0:	1891      	adds	r1, r2, r2
 80091b2:	6339      	str	r1, [r7, #48]	; 0x30
 80091b4:	415b      	adcs	r3, r3
 80091b6:	637b      	str	r3, [r7, #52]	; 0x34
 80091b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80091bc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80091c0:	f7f7 fd02 	bl	8000bc8 <__aeabi_uldivmod>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	4b0c      	ldr	r3, [pc, #48]	; (80091fc <UART_SetConfig+0x3dc>)
 80091ca:	fba3 1302 	umull	r1, r3, r3, r2
 80091ce:	095b      	lsrs	r3, r3, #5
 80091d0:	2164      	movs	r1, #100	; 0x64
 80091d2:	fb01 f303 	mul.w	r3, r1, r3
 80091d6:	1ad3      	subs	r3, r2, r3
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	3332      	adds	r3, #50	; 0x32
 80091dc:	4a07      	ldr	r2, [pc, #28]	; (80091fc <UART_SetConfig+0x3dc>)
 80091de:	fba2 2303 	umull	r2, r3, r2, r3
 80091e2:	095b      	lsrs	r3, r3, #5
 80091e4:	f003 0207 	and.w	r2, r3, #7
 80091e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4432      	add	r2, r6
 80091f0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80091f2:	e1a6      	b.n	8009542 <UART_SetConfig+0x722>
 80091f4:	40011000 	.word	0x40011000
 80091f8:	40011400 	.word	0x40011400
 80091fc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	4bd1      	ldr	r3, [pc, #836]	; (800954c <UART_SetConfig+0x72c>)
 8009208:	429a      	cmp	r2, r3
 800920a:	d006      	beq.n	800921a <UART_SetConfig+0x3fa>
 800920c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	4bcf      	ldr	r3, [pc, #828]	; (8009550 <UART_SetConfig+0x730>)
 8009214:	429a      	cmp	r2, r3
 8009216:	f040 80ca 	bne.w	80093ae <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800921a:	f7fd fe75 	bl	8006f08 <HAL_RCC_GetPCLK2Freq>
 800921e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009222:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009226:	461c      	mov	r4, r3
 8009228:	f04f 0500 	mov.w	r5, #0
 800922c:	4622      	mov	r2, r4
 800922e:	462b      	mov	r3, r5
 8009230:	1891      	adds	r1, r2, r2
 8009232:	62b9      	str	r1, [r7, #40]	; 0x28
 8009234:	415b      	adcs	r3, r3
 8009236:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009238:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800923c:	1912      	adds	r2, r2, r4
 800923e:	eb45 0303 	adc.w	r3, r5, r3
 8009242:	f04f 0000 	mov.w	r0, #0
 8009246:	f04f 0100 	mov.w	r1, #0
 800924a:	00d9      	lsls	r1, r3, #3
 800924c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009250:	00d0      	lsls	r0, r2, #3
 8009252:	4602      	mov	r2, r0
 8009254:	460b      	mov	r3, r1
 8009256:	eb12 0a04 	adds.w	sl, r2, r4
 800925a:	eb43 0b05 	adc.w	fp, r3, r5
 800925e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	4618      	mov	r0, r3
 8009266:	f04f 0100 	mov.w	r1, #0
 800926a:	f04f 0200 	mov.w	r2, #0
 800926e:	f04f 0300 	mov.w	r3, #0
 8009272:	008b      	lsls	r3, r1, #2
 8009274:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009278:	0082      	lsls	r2, r0, #2
 800927a:	4650      	mov	r0, sl
 800927c:	4659      	mov	r1, fp
 800927e:	f7f7 fca3 	bl	8000bc8 <__aeabi_uldivmod>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4bb3      	ldr	r3, [pc, #716]	; (8009554 <UART_SetConfig+0x734>)
 8009288:	fba3 2302 	umull	r2, r3, r3, r2
 800928c:	095b      	lsrs	r3, r3, #5
 800928e:	011e      	lsls	r6, r3, #4
 8009290:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009294:	4618      	mov	r0, r3
 8009296:	f04f 0100 	mov.w	r1, #0
 800929a:	4602      	mov	r2, r0
 800929c:	460b      	mov	r3, r1
 800929e:	1894      	adds	r4, r2, r2
 80092a0:	623c      	str	r4, [r7, #32]
 80092a2:	415b      	adcs	r3, r3
 80092a4:	627b      	str	r3, [r7, #36]	; 0x24
 80092a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092aa:	1812      	adds	r2, r2, r0
 80092ac:	eb41 0303 	adc.w	r3, r1, r3
 80092b0:	f04f 0400 	mov.w	r4, #0
 80092b4:	f04f 0500 	mov.w	r5, #0
 80092b8:	00dd      	lsls	r5, r3, #3
 80092ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80092be:	00d4      	lsls	r4, r2, #3
 80092c0:	4622      	mov	r2, r4
 80092c2:	462b      	mov	r3, r5
 80092c4:	1814      	adds	r4, r2, r0
 80092c6:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80092ca:	414b      	adcs	r3, r1
 80092cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80092d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	4618      	mov	r0, r3
 80092d8:	f04f 0100 	mov.w	r1, #0
 80092dc:	f04f 0200 	mov.w	r2, #0
 80092e0:	f04f 0300 	mov.w	r3, #0
 80092e4:	008b      	lsls	r3, r1, #2
 80092e6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80092ea:	0082      	lsls	r2, r0, #2
 80092ec:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80092f0:	f7f7 fc6a 	bl	8000bc8 <__aeabi_uldivmod>
 80092f4:	4602      	mov	r2, r0
 80092f6:	460b      	mov	r3, r1
 80092f8:	4b96      	ldr	r3, [pc, #600]	; (8009554 <UART_SetConfig+0x734>)
 80092fa:	fba3 1302 	umull	r1, r3, r3, r2
 80092fe:	095b      	lsrs	r3, r3, #5
 8009300:	2164      	movs	r1, #100	; 0x64
 8009302:	fb01 f303 	mul.w	r3, r1, r3
 8009306:	1ad3      	subs	r3, r2, r3
 8009308:	011b      	lsls	r3, r3, #4
 800930a:	3332      	adds	r3, #50	; 0x32
 800930c:	4a91      	ldr	r2, [pc, #580]	; (8009554 <UART_SetConfig+0x734>)
 800930e:	fba2 2303 	umull	r2, r3, r2, r3
 8009312:	095b      	lsrs	r3, r3, #5
 8009314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009318:	441e      	add	r6, r3
 800931a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800931e:	4618      	mov	r0, r3
 8009320:	f04f 0100 	mov.w	r1, #0
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	1894      	adds	r4, r2, r2
 800932a:	61bc      	str	r4, [r7, #24]
 800932c:	415b      	adcs	r3, r3
 800932e:	61fb      	str	r3, [r7, #28]
 8009330:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009334:	1812      	adds	r2, r2, r0
 8009336:	eb41 0303 	adc.w	r3, r1, r3
 800933a:	f04f 0400 	mov.w	r4, #0
 800933e:	f04f 0500 	mov.w	r5, #0
 8009342:	00dd      	lsls	r5, r3, #3
 8009344:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009348:	00d4      	lsls	r4, r2, #3
 800934a:	4622      	mov	r2, r4
 800934c:	462b      	mov	r3, r5
 800934e:	1814      	adds	r4, r2, r0
 8009350:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8009354:	414b      	adcs	r3, r1
 8009356:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800935a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	4618      	mov	r0, r3
 8009362:	f04f 0100 	mov.w	r1, #0
 8009366:	f04f 0200 	mov.w	r2, #0
 800936a:	f04f 0300 	mov.w	r3, #0
 800936e:	008b      	lsls	r3, r1, #2
 8009370:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009374:	0082      	lsls	r2, r0, #2
 8009376:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800937a:	f7f7 fc25 	bl	8000bc8 <__aeabi_uldivmod>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4b74      	ldr	r3, [pc, #464]	; (8009554 <UART_SetConfig+0x734>)
 8009384:	fba3 1302 	umull	r1, r3, r3, r2
 8009388:	095b      	lsrs	r3, r3, #5
 800938a:	2164      	movs	r1, #100	; 0x64
 800938c:	fb01 f303 	mul.w	r3, r1, r3
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	3332      	adds	r3, #50	; 0x32
 8009396:	4a6f      	ldr	r2, [pc, #444]	; (8009554 <UART_SetConfig+0x734>)
 8009398:	fba2 2303 	umull	r2, r3, r2, r3
 800939c:	095b      	lsrs	r3, r3, #5
 800939e:	f003 020f 	and.w	r2, r3, #15
 80093a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4432      	add	r2, r6
 80093aa:	609a      	str	r2, [r3, #8]
 80093ac:	e0c9      	b.n	8009542 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 80093ae:	f7fd fd97 	bl	8006ee0 <HAL_RCC_GetPCLK1Freq>
 80093b2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80093ba:	461c      	mov	r4, r3
 80093bc:	f04f 0500 	mov.w	r5, #0
 80093c0:	4622      	mov	r2, r4
 80093c2:	462b      	mov	r3, r5
 80093c4:	1891      	adds	r1, r2, r2
 80093c6:	6139      	str	r1, [r7, #16]
 80093c8:	415b      	adcs	r3, r3
 80093ca:	617b      	str	r3, [r7, #20]
 80093cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80093d0:	1912      	adds	r2, r2, r4
 80093d2:	eb45 0303 	adc.w	r3, r5, r3
 80093d6:	f04f 0000 	mov.w	r0, #0
 80093da:	f04f 0100 	mov.w	r1, #0
 80093de:	00d9      	lsls	r1, r3, #3
 80093e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80093e4:	00d0      	lsls	r0, r2, #3
 80093e6:	4602      	mov	r2, r0
 80093e8:	460b      	mov	r3, r1
 80093ea:	eb12 0804 	adds.w	r8, r2, r4
 80093ee:	eb43 0905 	adc.w	r9, r3, r5
 80093f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	4618      	mov	r0, r3
 80093fa:	f04f 0100 	mov.w	r1, #0
 80093fe:	f04f 0200 	mov.w	r2, #0
 8009402:	f04f 0300 	mov.w	r3, #0
 8009406:	008b      	lsls	r3, r1, #2
 8009408:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800940c:	0082      	lsls	r2, r0, #2
 800940e:	4640      	mov	r0, r8
 8009410:	4649      	mov	r1, r9
 8009412:	f7f7 fbd9 	bl	8000bc8 <__aeabi_uldivmod>
 8009416:	4602      	mov	r2, r0
 8009418:	460b      	mov	r3, r1
 800941a:	4b4e      	ldr	r3, [pc, #312]	; (8009554 <UART_SetConfig+0x734>)
 800941c:	fba3 2302 	umull	r2, r3, r3, r2
 8009420:	095b      	lsrs	r3, r3, #5
 8009422:	011e      	lsls	r6, r3, #4
 8009424:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009428:	4618      	mov	r0, r3
 800942a:	f04f 0100 	mov.w	r1, #0
 800942e:	4602      	mov	r2, r0
 8009430:	460b      	mov	r3, r1
 8009432:	1894      	adds	r4, r2, r2
 8009434:	60bc      	str	r4, [r7, #8]
 8009436:	415b      	adcs	r3, r3
 8009438:	60fb      	str	r3, [r7, #12]
 800943a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800943e:	1812      	adds	r2, r2, r0
 8009440:	eb41 0303 	adc.w	r3, r1, r3
 8009444:	f04f 0400 	mov.w	r4, #0
 8009448:	f04f 0500 	mov.w	r5, #0
 800944c:	00dd      	lsls	r5, r3, #3
 800944e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009452:	00d4      	lsls	r4, r2, #3
 8009454:	4622      	mov	r2, r4
 8009456:	462b      	mov	r3, r5
 8009458:	1814      	adds	r4, r2, r0
 800945a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800945e:	414b      	adcs	r3, r1
 8009460:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009468:	685b      	ldr	r3, [r3, #4]
 800946a:	4618      	mov	r0, r3
 800946c:	f04f 0100 	mov.w	r1, #0
 8009470:	f04f 0200 	mov.w	r2, #0
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	008b      	lsls	r3, r1, #2
 800947a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800947e:	0082      	lsls	r2, r0, #2
 8009480:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009484:	f7f7 fba0 	bl	8000bc8 <__aeabi_uldivmod>
 8009488:	4602      	mov	r2, r0
 800948a:	460b      	mov	r3, r1
 800948c:	4b31      	ldr	r3, [pc, #196]	; (8009554 <UART_SetConfig+0x734>)
 800948e:	fba3 1302 	umull	r1, r3, r3, r2
 8009492:	095b      	lsrs	r3, r3, #5
 8009494:	2164      	movs	r1, #100	; 0x64
 8009496:	fb01 f303 	mul.w	r3, r1, r3
 800949a:	1ad3      	subs	r3, r2, r3
 800949c:	011b      	lsls	r3, r3, #4
 800949e:	3332      	adds	r3, #50	; 0x32
 80094a0:	4a2c      	ldr	r2, [pc, #176]	; (8009554 <UART_SetConfig+0x734>)
 80094a2:	fba2 2303 	umull	r2, r3, r2, r3
 80094a6:	095b      	lsrs	r3, r3, #5
 80094a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094ac:	441e      	add	r6, r3
 80094ae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80094b2:	4618      	mov	r0, r3
 80094b4:	f04f 0100 	mov.w	r1, #0
 80094b8:	4602      	mov	r2, r0
 80094ba:	460b      	mov	r3, r1
 80094bc:	1894      	adds	r4, r2, r2
 80094be:	603c      	str	r4, [r7, #0]
 80094c0:	415b      	adcs	r3, r3
 80094c2:	607b      	str	r3, [r7, #4]
 80094c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094c8:	1812      	adds	r2, r2, r0
 80094ca:	eb41 0303 	adc.w	r3, r1, r3
 80094ce:	f04f 0400 	mov.w	r4, #0
 80094d2:	f04f 0500 	mov.w	r5, #0
 80094d6:	00dd      	lsls	r5, r3, #3
 80094d8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80094dc:	00d4      	lsls	r4, r2, #3
 80094de:	4622      	mov	r2, r4
 80094e0:	462b      	mov	r3, r5
 80094e2:	1814      	adds	r4, r2, r0
 80094e4:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 80094e8:	414b      	adcs	r3, r1
 80094ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80094ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	4618      	mov	r0, r3
 80094f6:	f04f 0100 	mov.w	r1, #0
 80094fa:	f04f 0200 	mov.w	r2, #0
 80094fe:	f04f 0300 	mov.w	r3, #0
 8009502:	008b      	lsls	r3, r1, #2
 8009504:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009508:	0082      	lsls	r2, r0, #2
 800950a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800950e:	f7f7 fb5b 	bl	8000bc8 <__aeabi_uldivmod>
 8009512:	4602      	mov	r2, r0
 8009514:	460b      	mov	r3, r1
 8009516:	4b0f      	ldr	r3, [pc, #60]	; (8009554 <UART_SetConfig+0x734>)
 8009518:	fba3 1302 	umull	r1, r3, r3, r2
 800951c:	095b      	lsrs	r3, r3, #5
 800951e:	2164      	movs	r1, #100	; 0x64
 8009520:	fb01 f303 	mul.w	r3, r1, r3
 8009524:	1ad3      	subs	r3, r2, r3
 8009526:	011b      	lsls	r3, r3, #4
 8009528:	3332      	adds	r3, #50	; 0x32
 800952a:	4a0a      	ldr	r2, [pc, #40]	; (8009554 <UART_SetConfig+0x734>)
 800952c:	fba2 2303 	umull	r2, r3, r2, r3
 8009530:	095b      	lsrs	r3, r3, #5
 8009532:	f003 020f 	and.w	r2, r3, #15
 8009536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4432      	add	r2, r6
 800953e:	609a      	str	r2, [r3, #8]
}
 8009540:	e7ff      	b.n	8009542 <UART_SetConfig+0x722>
 8009542:	bf00      	nop
 8009544:	37f4      	adds	r7, #244	; 0xf4
 8009546:	46bd      	mov	sp, r7
 8009548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954c:	40011000 	.word	0x40011000
 8009550:	40011400 	.word	0x40011400
 8009554:	51eb851f 	.word	0x51eb851f

08009558 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8009562:	2300      	movs	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8009566:	2300      	movs	r3, #0
 8009568:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2b01      	cmp	r3, #1
 8009570:	d029      	beq.n	80095c6 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800957e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009582:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800958c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8009592:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8009598:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800959e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 80095a4:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 80095aa:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80095b0:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80095b6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80095b8:	68fa      	ldr	r2, [r7, #12]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	e034      	b.n	8009630 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80095d2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80095dc:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80095e2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80095e4:	68fa      	ldr	r2, [r7, #12]
 80095e6:	4313      	orrs	r3, r2
 80095e8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80095f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80095fa:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009604:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800960a:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8009610:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8009616:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800961c:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	4313      	orrs	r3, r2
 8009622:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3714      	adds	r7, #20
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800963e:	b480      	push	{r7}
 8009640:	b087      	sub	sp, #28
 8009642:	af00      	add	r7, sp, #0
 8009644:	60f8      	str	r0, [r7, #12]
 8009646:	60b9      	str	r1, [r7, #8]
 8009648:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800964a:	2300      	movs	r3, #0
 800964c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800964e:	2300      	movs	r3, #0
 8009650:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2b01      	cmp	r3, #1
 8009656:	d02e      	beq.n	80096b6 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009664:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	3b01      	subs	r3, #1
 8009672:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009674:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	3b01      	subs	r3, #1
 800967c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800967e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	3b01      	subs	r3, #1
 8009686:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8009688:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	3b01      	subs	r3, #1
 8009690:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8009692:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	695b      	ldr	r3, [r3, #20]
 8009698:	3b01      	subs	r3, #1
 800969a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800969c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	699b      	ldr	r3, [r3, #24]
 80096a2:	3b01      	subs	r3, #1
 80096a4:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80096a6:	4313      	orrs	r3, r2
 80096a8:	697a      	ldr	r2, [r7, #20]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	609a      	str	r2, [r3, #8]
 80096b4:	e03b      	b.n	800972e <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80096c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80096c6:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	68db      	ldr	r3, [r3, #12]
 80096cc:	3b01      	subs	r3, #1
 80096ce:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	695b      	ldr	r3, [r3, #20]
 80096d4:	3b01      	subs	r3, #1
 80096d6:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80096d8:	4313      	orrs	r3, r2
 80096da:	697a      	ldr	r2, [r7, #20]
 80096dc:	4313      	orrs	r3, r2
 80096de:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80096ec:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	3b01      	subs	r3, #1
 80096fa:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80096fc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	3b01      	subs	r3, #1
 8009704:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8009706:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	3b01      	subs	r3, #1
 800970e:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8009710:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	3b01      	subs	r3, #1
 8009718:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800971a:	4313      	orrs	r3, r2
 800971c:	693a      	ldr	r2, [r7, #16]
 800971e:	4313      	orrs	r3, r2
 8009720:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	693a      	ldr	r2, [r7, #16]
 800972c:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	371c      	adds	r7, #28
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b086      	sub	sp, #24
 8009740:	af00      	add	r7, sp, #0
 8009742:	60f8      	str	r0, [r7, #12]
 8009744:	60b9      	str	r1, [r7, #8]
 8009746:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8009748:	2300      	movs	r3, #0
 800974a:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800974c:	2300      	movs	r3, #0
 800974e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009758:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	3b01      	subs	r3, #1
 8009760:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8009762:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800976a:	4313      	orrs	r3, r2
 800976c:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8009774:	f7fa f8c6 	bl	8003904 <HAL_GetTick>
 8009778:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800977a:	e010      	b.n	800979e <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009782:	d00c      	beq.n	800979e <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d007      	beq.n	800979a <FMC_SDRAM_SendCommand+0x5e>
 800978a:	f7fa f8bb 	bl	8003904 <HAL_GetTick>
 800978e:	4602      	mov	r2, r0
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	1ad3      	subs	r3, r2, r3
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	429a      	cmp	r2, r3
 8009798:	d201      	bcs.n	800979e <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800979a:	2303      	movs	r3, #3
 800979c:	e006      	b.n	80097ac <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	699b      	ldr	r3, [r3, #24]
 80097a2:	f003 0320 	and.w	r3, r3, #32
 80097a6:	2b20      	cmp	r3, #32
 80097a8:	d0e8      	beq.n	800977c <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3718      	adds	r7, #24
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	695a      	ldr	r2, [r3, #20]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	005b      	lsls	r3, r3, #1
 80097c6:	431a      	orrs	r2, r3
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	370c      	adds	r7, #12
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	68fa      	ldr	r2, [r7, #12]
 80097ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	689a      	ldr	r2, [r3, #8]
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	683a      	ldr	r2, [r7, #0]
 8009804:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	1c5a      	adds	r2, r3, #1
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	601a      	str	r2, [r3, #0]
}
 8009816:	bf00      	nop
 8009818:	3714      	adds	r7, #20
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr

08009822 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009822:	b480      	push	{r7}
 8009824:	b085      	sub	sp, #20
 8009826:	af00      	add	r7, sp, #0
 8009828:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	6892      	ldr	r2, [r2, #8]
 8009838:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	6852      	ldr	r2, [r2, #4]
 8009842:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	429a      	cmp	r2, r3
 800984c:	d103      	bne.n	8009856 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	689a      	ldr	r2, [r3, #8]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2200      	movs	r2, #0
 800985a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	1e5a      	subs	r2, r3, #1
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
}
 800986a:	4618      	mov	r0, r3
 800986c:	3714      	adds	r7, #20
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
	...

08009878 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b086      	sub	sp, #24
 800987c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800987e:	2300      	movs	r3, #0
 8009880:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009882:	4b4e      	ldr	r3, [pc, #312]	; (80099bc <xTaskIncrementTick+0x144>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	f040 8088 	bne.w	800999c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800988c:	4b4c      	ldr	r3, [pc, #304]	; (80099c0 <xTaskIncrementTick+0x148>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	3301      	adds	r3, #1
 8009892:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009894:	4a4a      	ldr	r2, [pc, #296]	; (80099c0 <xTaskIncrementTick+0x148>)
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d120      	bne.n	80098e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80098a0:	4b48      	ldr	r3, [pc, #288]	; (80099c4 <xTaskIncrementTick+0x14c>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00a      	beq.n	80098c0 <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80098bc:	bf00      	nop
 80098be:	e7fe      	b.n	80098be <xTaskIncrementTick+0x46>
 80098c0:	4b40      	ldr	r3, [pc, #256]	; (80099c4 <xTaskIncrementTick+0x14c>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	60fb      	str	r3, [r7, #12]
 80098c6:	4b40      	ldr	r3, [pc, #256]	; (80099c8 <xTaskIncrementTick+0x150>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a3e      	ldr	r2, [pc, #248]	; (80099c4 <xTaskIncrementTick+0x14c>)
 80098cc:	6013      	str	r3, [r2, #0]
 80098ce:	4a3e      	ldr	r2, [pc, #248]	; (80099c8 <xTaskIncrementTick+0x150>)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	6013      	str	r3, [r2, #0]
 80098d4:	4b3d      	ldr	r3, [pc, #244]	; (80099cc <xTaskIncrementTick+0x154>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	3301      	adds	r3, #1
 80098da:	4a3c      	ldr	r2, [pc, #240]	; (80099cc <xTaskIncrementTick+0x154>)
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	f000 f8f9 	bl	8009ad4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80098e2:	4b3b      	ldr	r3, [pc, #236]	; (80099d0 <xTaskIncrementTick+0x158>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	693a      	ldr	r2, [r7, #16]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d348      	bcc.n	800997e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80098ec:	4b35      	ldr	r3, [pc, #212]	; (80099c4 <xTaskIncrementTick+0x14c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d104      	bne.n	8009900 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098f6:	4b36      	ldr	r3, [pc, #216]	; (80099d0 <xTaskIncrementTick+0x158>)
 80098f8:	f04f 32ff 	mov.w	r2, #4294967295
 80098fc:	601a      	str	r2, [r3, #0]
					break;
 80098fe:	e03e      	b.n	800997e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009900:	4b30      	ldr	r3, [pc, #192]	; (80099c4 <xTaskIncrementTick+0x14c>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	68db      	ldr	r3, [r3, #12]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009910:	693a      	ldr	r2, [r7, #16]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	429a      	cmp	r2, r3
 8009916:	d203      	bcs.n	8009920 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009918:	4a2d      	ldr	r2, [pc, #180]	; (80099d0 <xTaskIncrementTick+0x158>)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800991e:	e02e      	b.n	800997e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	3304      	adds	r3, #4
 8009924:	4618      	mov	r0, r3
 8009926:	f7ff ff7c 	bl	8009822 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800992e:	2b00      	cmp	r3, #0
 8009930:	d004      	beq.n	800993c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	3318      	adds	r3, #24
 8009936:	4618      	mov	r0, r3
 8009938:	f7ff ff73 	bl	8009822 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009940:	2201      	movs	r2, #1
 8009942:	409a      	lsls	r2, r3
 8009944:	4b23      	ldr	r3, [pc, #140]	; (80099d4 <xTaskIncrementTick+0x15c>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4313      	orrs	r3, r2
 800994a:	4a22      	ldr	r2, [pc, #136]	; (80099d4 <xTaskIncrementTick+0x15c>)
 800994c:	6013      	str	r3, [r2, #0]
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009952:	4613      	mov	r3, r2
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	4413      	add	r3, r2
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	4a1f      	ldr	r2, [pc, #124]	; (80099d8 <xTaskIncrementTick+0x160>)
 800995c:	441a      	add	r2, r3
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	3304      	adds	r3, #4
 8009962:	4619      	mov	r1, r3
 8009964:	4610      	mov	r0, r2
 8009966:	f7ff ff38 	bl	80097da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800996e:	4b1b      	ldr	r3, [pc, #108]	; (80099dc <xTaskIncrementTick+0x164>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009974:	429a      	cmp	r2, r3
 8009976:	d3b9      	bcc.n	80098ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009978:	2301      	movs	r3, #1
 800997a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800997c:	e7b6      	b.n	80098ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800997e:	4b17      	ldr	r3, [pc, #92]	; (80099dc <xTaskIncrementTick+0x164>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009984:	4914      	ldr	r1, [pc, #80]	; (80099d8 <xTaskIncrementTick+0x160>)
 8009986:	4613      	mov	r3, r2
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	4413      	add	r3, r2
 800998c:	009b      	lsls	r3, r3, #2
 800998e:	440b      	add	r3, r1
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2b01      	cmp	r3, #1
 8009994:	d907      	bls.n	80099a6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8009996:	2301      	movs	r3, #1
 8009998:	617b      	str	r3, [r7, #20]
 800999a:	e004      	b.n	80099a6 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800999c:	4b10      	ldr	r3, [pc, #64]	; (80099e0 <xTaskIncrementTick+0x168>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	3301      	adds	r3, #1
 80099a2:	4a0f      	ldr	r2, [pc, #60]	; (80099e0 <xTaskIncrementTick+0x168>)
 80099a4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80099a6:	4b0f      	ldr	r3, [pc, #60]	; (80099e4 <xTaskIncrementTick+0x16c>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d001      	beq.n	80099b2 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80099ae:	2301      	movs	r3, #1
 80099b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80099b2:	697b      	ldr	r3, [r7, #20]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3718      	adds	r7, #24
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	200004b0 	.word	0x200004b0
 80099c0:	20000498 	.word	0x20000498
 80099c4:	20000490 	.word	0x20000490
 80099c8:	20000494 	.word	0x20000494
 80099cc:	200004a8 	.word	0x200004a8
 80099d0:	200004ac 	.word	0x200004ac
 80099d4:	2000049c 	.word	0x2000049c
 80099d8:	20000404 	.word	0x20000404
 80099dc:	20000400 	.word	0x20000400
 80099e0:	200004a0 	.word	0x200004a0
 80099e4:	200004a4 	.word	0x200004a4

080099e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80099ee:	4b32      	ldr	r3, [pc, #200]	; (8009ab8 <vTaskSwitchContext+0xd0>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d003      	beq.n	80099fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80099f6:	4b31      	ldr	r3, [pc, #196]	; (8009abc <vTaskSwitchContext+0xd4>)
 80099f8:	2201      	movs	r2, #1
 80099fa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80099fc:	e058      	b.n	8009ab0 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 80099fe:	4b2f      	ldr	r3, [pc, #188]	; (8009abc <vTaskSwitchContext+0xd4>)
 8009a00:	2200      	movs	r2, #0
 8009a02:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009a04:	f7f7 ff10 	bl	8001828 <RTOS_AppGetRuntimeCounterValueFromISR>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	4a2d      	ldr	r2, [pc, #180]	; (8009ac0 <vTaskSwitchContext+0xd8>)
 8009a0c:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009a0e:	4b2c      	ldr	r3, [pc, #176]	; (8009ac0 <vTaskSwitchContext+0xd8>)
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	4b2c      	ldr	r3, [pc, #176]	; (8009ac4 <vTaskSwitchContext+0xdc>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d909      	bls.n	8009a2e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009a1a:	4b2b      	ldr	r3, [pc, #172]	; (8009ac8 <vTaskSwitchContext+0xe0>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8009a20:	4a27      	ldr	r2, [pc, #156]	; (8009ac0 <vTaskSwitchContext+0xd8>)
 8009a22:	6810      	ldr	r0, [r2, #0]
 8009a24:	4a27      	ldr	r2, [pc, #156]	; (8009ac4 <vTaskSwitchContext+0xdc>)
 8009a26:	6812      	ldr	r2, [r2, #0]
 8009a28:	1a82      	subs	r2, r0, r2
 8009a2a:	440a      	add	r2, r1
 8009a2c:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009a2e:	4b24      	ldr	r3, [pc, #144]	; (8009ac0 <vTaskSwitchContext+0xd8>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a24      	ldr	r2, [pc, #144]	; (8009ac4 <vTaskSwitchContext+0xdc>)
 8009a34:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a36:	4b25      	ldr	r3, [pc, #148]	; (8009acc <vTaskSwitchContext+0xe4>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	fab3 f383 	clz	r3, r3
 8009a42:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009a44:	7afb      	ldrb	r3, [r7, #11]
 8009a46:	f1c3 031f 	rsb	r3, r3, #31
 8009a4a:	617b      	str	r3, [r7, #20]
 8009a4c:	4920      	ldr	r1, [pc, #128]	; (8009ad0 <vTaskSwitchContext+0xe8>)
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	4613      	mov	r3, r2
 8009a52:	009b      	lsls	r3, r3, #2
 8009a54:	4413      	add	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	440b      	add	r3, r1
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d10a      	bne.n	8009a76 <vTaskSwitchContext+0x8e>
	__asm volatile
 8009a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a64:	f383 8811 	msr	BASEPRI, r3
 8009a68:	f3bf 8f6f 	isb	sy
 8009a6c:	f3bf 8f4f 	dsb	sy
 8009a70:	607b      	str	r3, [r7, #4]
}
 8009a72:	bf00      	nop
 8009a74:	e7fe      	b.n	8009a74 <vTaskSwitchContext+0x8c>
 8009a76:	697a      	ldr	r2, [r7, #20]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	4413      	add	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	4a13      	ldr	r2, [pc, #76]	; (8009ad0 <vTaskSwitchContext+0xe8>)
 8009a82:	4413      	add	r3, r2
 8009a84:	613b      	str	r3, [r7, #16]
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	685a      	ldr	r2, [r3, #4]
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	605a      	str	r2, [r3, #4]
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	685a      	ldr	r2, [r3, #4]
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	3308      	adds	r3, #8
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d104      	bne.n	8009aa6 <vTaskSwitchContext+0xbe>
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	685a      	ldr	r2, [r3, #4]
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	605a      	str	r2, [r3, #4]
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	68db      	ldr	r3, [r3, #12]
 8009aac:	4a06      	ldr	r2, [pc, #24]	; (8009ac8 <vTaskSwitchContext+0xe0>)
 8009aae:	6013      	str	r3, [r2, #0]
}
 8009ab0:	bf00      	nop
 8009ab2:	3718      	adds	r7, #24
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	200004b0 	.word	0x200004b0
 8009abc:	200004a4 	.word	0x200004a4
 8009ac0:	200004b8 	.word	0x200004b8
 8009ac4:	200004b4 	.word	0x200004b4
 8009ac8:	20000400 	.word	0x20000400
 8009acc:	2000049c 	.word	0x2000049c
 8009ad0:	20000404 	.word	0x20000404

08009ad4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ada:	4b0c      	ldr	r3, [pc, #48]	; (8009b0c <prvResetNextTaskUnblockTime+0x38>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d104      	bne.n	8009aee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ae4:	4b0a      	ldr	r3, [pc, #40]	; (8009b10 <prvResetNextTaskUnblockTime+0x3c>)
 8009ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009aec:	e008      	b.n	8009b00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aee:	4b07      	ldr	r3, [pc, #28]	; (8009b0c <prvResetNextTaskUnblockTime+0x38>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	68db      	ldr	r3, [r3, #12]
 8009af6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	4a04      	ldr	r2, [pc, #16]	; (8009b10 <prvResetNextTaskUnblockTime+0x3c>)
 8009afe:	6013      	str	r3, [r2, #0]
}
 8009b00:	bf00      	nop
 8009b02:	370c      	adds	r7, #12
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr
 8009b0c:	20000490 	.word	0x20000490
 8009b10:	200004ac 	.word	0x200004ac
	...

08009b20 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009b20:	4b07      	ldr	r3, [pc, #28]	; (8009b40 <pxCurrentTCBConst2>)
 8009b22:	6819      	ldr	r1, [r3, #0]
 8009b24:	6808      	ldr	r0, [r1, #0]
 8009b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b2a:	f380 8809 	msr	PSP, r0
 8009b2e:	f3bf 8f6f 	isb	sy
 8009b32:	f04f 0000 	mov.w	r0, #0
 8009b36:	f380 8811 	msr	BASEPRI, r0
 8009b3a:	4770      	bx	lr
 8009b3c:	f3af 8000 	nop.w

08009b40 <pxCurrentTCBConst2>:
 8009b40:	20000400 	.word	0x20000400
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009b44:	bf00      	nop
 8009b46:	bf00      	nop
	...

08009b50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009b50:	f3ef 8009 	mrs	r0, PSP
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	4b15      	ldr	r3, [pc, #84]	; (8009bb0 <pxCurrentTCBConst>)
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	f01e 0f10 	tst.w	lr, #16
 8009b60:	bf08      	it	eq
 8009b62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009b66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b6a:	6010      	str	r0, [r2, #0]
 8009b6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009b70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009b74:	f380 8811 	msr	BASEPRI, r0
 8009b78:	f3bf 8f4f 	dsb	sy
 8009b7c:	f3bf 8f6f 	isb	sy
 8009b80:	f7ff ff32 	bl	80099e8 <vTaskSwitchContext>
 8009b84:	f04f 0000 	mov.w	r0, #0
 8009b88:	f380 8811 	msr	BASEPRI, r0
 8009b8c:	bc09      	pop	{r0, r3}
 8009b8e:	6819      	ldr	r1, [r3, #0]
 8009b90:	6808      	ldr	r0, [r1, #0]
 8009b92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b96:	f01e 0f10 	tst.w	lr, #16
 8009b9a:	bf08      	it	eq
 8009b9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ba0:	f380 8809 	msr	PSP, r0
 8009ba4:	f3bf 8f6f 	isb	sy
 8009ba8:	4770      	bx	lr
 8009baa:	bf00      	nop
 8009bac:	f3af 8000 	nop.w

08009bb0 <pxCurrentTCBConst>:
 8009bb0:	20000400 	.word	0x20000400
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009bb4:	bf00      	nop
 8009bb6:	bf00      	nop

08009bb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b082      	sub	sp, #8
 8009bbc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc2:	f383 8811 	msr	BASEPRI, r3
 8009bc6:	f3bf 8f6f 	isb	sy
 8009bca:	f3bf 8f4f 	dsb	sy
 8009bce:	607b      	str	r3, [r7, #4]
}
 8009bd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009bd2:	f7ff fe51 	bl	8009878 <xTaskIncrementTick>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d003      	beq.n	8009be4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009bdc:	4b06      	ldr	r3, [pc, #24]	; (8009bf8 <SysTick_Handler+0x40>)
 8009bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009be2:	601a      	str	r2, [r3, #0]
 8009be4:	2300      	movs	r3, #0
 8009be6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009bee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009bf0:	bf00      	nop
 8009bf2:	3708      	adds	r7, #8
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	e000ed04 	.word	0xe000ed04

08009bfc <I2C_Scan>:
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
 8009c06:	2300      	movs	r3, #0
 8009c08:	81fb      	strh	r3, [r7, #14]
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	737b      	strb	r3, [r7, #13]
 8009c0e:	2300      	movs	r3, #0
 8009c10:	81fb      	strh	r3, [r7, #14]
 8009c12:	e014      	b.n	8009c3e <I2C_Scan+0x42>
 8009c14:	89f9      	ldrh	r1, [r7, #14]
 8009c16:	2314      	movs	r3, #20
 8009c18:	2201      	movs	r2, #1
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f7fb fc36 	bl	800548c <HAL_I2C_IsDeviceReady>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d108      	bne.n	8009c38 <I2C_Scan+0x3c>
 8009c26:	7b7b      	ldrb	r3, [r7, #13]
 8009c28:	683a      	ldr	r2, [r7, #0]
 8009c2a:	4413      	add	r3, r2
 8009c2c:	89fa      	ldrh	r2, [r7, #14]
 8009c2e:	b2d2      	uxtb	r2, r2
 8009c30:	701a      	strb	r2, [r3, #0]
 8009c32:	7b7b      	ldrb	r3, [r7, #13]
 8009c34:	3301      	adds	r3, #1
 8009c36:	737b      	strb	r3, [r7, #13]
 8009c38:	89fb      	ldrh	r3, [r7, #14]
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	81fb      	strh	r3, [r7, #14]
 8009c3e:	89fb      	ldrh	r3, [r7, #14]
 8009c40:	2bff      	cmp	r3, #255	; 0xff
 8009c42:	d9e7      	bls.n	8009c14 <I2C_Scan+0x18>
 8009c44:	bf00      	nop
 8009c46:	3710      	adds	r7, #16
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <Init_BMP280>:
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b088      	sub	sp, #32
 8009c50:	af04      	add	r7, sp, #16
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	23b6      	movs	r3, #182	; 0xb6
 8009c56:	733b      	strb	r3, [r7, #12]
 8009c58:	2332      	movs	r3, #50	; 0x32
 8009c5a:	9302      	str	r3, [sp, #8]
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	9301      	str	r3, [sp, #4]
 8009c60:	f107 030c 	add.w	r3, r7, #12
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	2301      	movs	r3, #1
 8009c68:	22e0      	movs	r2, #224	; 0xe0
 8009c6a:	21ee      	movs	r1, #238	; 0xee
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f7fb f8ed 	bl	8004e4c <HAL_I2C_Mem_Write>
 8009c72:	4603      	mov	r3, r0
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d001      	beq.n	8009c7c <Init_BMP280+0x30>
 8009c78:	f7f8 f834 	bl	8001ce4 <Error_Handler>
 8009c7c:	232f      	movs	r3, #47	; 0x2f
 8009c7e:	733b      	strb	r3, [r7, #12]
 8009c80:	2332      	movs	r3, #50	; 0x32
 8009c82:	9302      	str	r3, [sp, #8]
 8009c84:	2301      	movs	r3, #1
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	f107 030c 	add.w	r3, r7, #12
 8009c8c:	9300      	str	r3, [sp, #0]
 8009c8e:	2301      	movs	r3, #1
 8009c90:	22f4      	movs	r2, #244	; 0xf4
 8009c92:	21ee      	movs	r1, #238	; 0xee
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7fb f8d9 	bl	8004e4c <HAL_I2C_Mem_Write>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <Init_BMP280+0x58>
 8009ca0:	f7f8 f820 	bl	8001ce4 <Error_Handler>
 8009ca4:	bf00      	nop
 8009ca6:	3710      	adds	r7, #16
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <Init_MPU9250>:
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b088      	sub	sp, #32
 8009cb0:	af04      	add	r7, sp, #16
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	2380      	movs	r3, #128	; 0x80
 8009cb6:	733b      	strb	r3, [r7, #12]
 8009cb8:	2332      	movs	r3, #50	; 0x32
 8009cba:	9302      	str	r3, [sp, #8]
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	9301      	str	r3, [sp, #4]
 8009cc0:	f107 030c 	add.w	r3, r7, #12
 8009cc4:	9300      	str	r3, [sp, #0]
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	226b      	movs	r2, #107	; 0x6b
 8009cca:	21d0      	movs	r1, #208	; 0xd0
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7fb f8bd 	bl	8004e4c <HAL_I2C_Mem_Write>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d001      	beq.n	8009cdc <Init_MPU9250+0x30>
 8009cd8:	f7f8 f804 	bl	8001ce4 <Error_Handler>
 8009cdc:	2064      	movs	r0, #100	; 0x64
 8009cde:	f7f9 fe1d 	bl	800391c <HAL_Delay>
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	733b      	strb	r3, [r7, #12]
 8009ce6:	2332      	movs	r3, #50	; 0x32
 8009ce8:	9302      	str	r3, [sp, #8]
 8009cea:	2301      	movs	r3, #1
 8009cec:	9301      	str	r3, [sp, #4]
 8009cee:	f107 030c 	add.w	r3, r7, #12
 8009cf2:	9300      	str	r3, [sp, #0]
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	226b      	movs	r2, #107	; 0x6b
 8009cf8:	21d0      	movs	r1, #208	; 0xd0
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f7fb f8a6 	bl	8004e4c <HAL_I2C_Mem_Write>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d001      	beq.n	8009d0a <Init_MPU9250+0x5e>
 8009d06:	f7f7 ffed 	bl	8001ce4 <Error_Handler>
 8009d0a:	2302      	movs	r3, #2
 8009d0c:	733b      	strb	r3, [r7, #12]
 8009d0e:	2332      	movs	r3, #50	; 0x32
 8009d10:	9302      	str	r3, [sp, #8]
 8009d12:	2301      	movs	r3, #1
 8009d14:	9301      	str	r3, [sp, #4]
 8009d16:	f107 030c 	add.w	r3, r7, #12
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	2237      	movs	r2, #55	; 0x37
 8009d20:	21d0      	movs	r1, #208	; 0xd0
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f7fb f892 	bl	8004e4c <HAL_I2C_Mem_Write>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d001      	beq.n	8009d32 <Init_MPU9250+0x86>
 8009d2e:	f7f7 ffd9 	bl	8001ce4 <Error_Handler>
 8009d32:	2316      	movs	r3, #22
 8009d34:	733b      	strb	r3, [r7, #12]
 8009d36:	2332      	movs	r3, #50	; 0x32
 8009d38:	9302      	str	r3, [sp, #8]
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	9301      	str	r3, [sp, #4]
 8009d3e:	f107 030c 	add.w	r3, r7, #12
 8009d42:	9300      	str	r3, [sp, #0]
 8009d44:	2301      	movs	r3, #1
 8009d46:	220a      	movs	r2, #10
 8009d48:	2118      	movs	r1, #24
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f7fb f87e 	bl	8004e4c <HAL_I2C_Mem_Write>
 8009d50:	4603      	mov	r3, r0
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d001      	beq.n	8009d5a <Init_MPU9250+0xae>
 8009d56:	f7f7 ffc5 	bl	8001ce4 <Error_Handler>
 8009d5a:	bf00      	nop
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
	...

08009d64 <__errno>:
 8009d64:	4b01      	ldr	r3, [pc, #4]	; (8009d6c <__errno+0x8>)
 8009d66:	6818      	ldr	r0, [r3, #0]
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	20000064 	.word	0x20000064

08009d70 <__libc_init_array>:
 8009d70:	b570      	push	{r4, r5, r6, lr}
 8009d72:	4d0d      	ldr	r5, [pc, #52]	; (8009da8 <__libc_init_array+0x38>)
 8009d74:	4c0d      	ldr	r4, [pc, #52]	; (8009dac <__libc_init_array+0x3c>)
 8009d76:	1b64      	subs	r4, r4, r5
 8009d78:	10a4      	asrs	r4, r4, #2
 8009d7a:	2600      	movs	r6, #0
 8009d7c:	42a6      	cmp	r6, r4
 8009d7e:	d109      	bne.n	8009d94 <__libc_init_array+0x24>
 8009d80:	4d0b      	ldr	r5, [pc, #44]	; (8009db0 <__libc_init_array+0x40>)
 8009d82:	4c0c      	ldr	r4, [pc, #48]	; (8009db4 <__libc_init_array+0x44>)
 8009d84:	f002 fd08 	bl	800c798 <_init>
 8009d88:	1b64      	subs	r4, r4, r5
 8009d8a:	10a4      	asrs	r4, r4, #2
 8009d8c:	2600      	movs	r6, #0
 8009d8e:	42a6      	cmp	r6, r4
 8009d90:	d105      	bne.n	8009d9e <__libc_init_array+0x2e>
 8009d92:	bd70      	pop	{r4, r5, r6, pc}
 8009d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d98:	4798      	blx	r3
 8009d9a:	3601      	adds	r6, #1
 8009d9c:	e7ee      	b.n	8009d7c <__libc_init_array+0xc>
 8009d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009da2:	4798      	blx	r3
 8009da4:	3601      	adds	r6, #1
 8009da6:	e7f2      	b.n	8009d8e <__libc_init_array+0x1e>
 8009da8:	0800f75c 	.word	0x0800f75c
 8009dac:	0800f75c 	.word	0x0800f75c
 8009db0:	0800f75c 	.word	0x0800f75c
 8009db4:	0800f760 	.word	0x0800f760

08009db8 <memcpy>:
 8009db8:	440a      	add	r2, r1
 8009dba:	4291      	cmp	r1, r2
 8009dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dc0:	d100      	bne.n	8009dc4 <memcpy+0xc>
 8009dc2:	4770      	bx	lr
 8009dc4:	b510      	push	{r4, lr}
 8009dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dce:	4291      	cmp	r1, r2
 8009dd0:	d1f9      	bne.n	8009dc6 <memcpy+0xe>
 8009dd2:	bd10      	pop	{r4, pc}

08009dd4 <memset>:
 8009dd4:	4402      	add	r2, r0
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d100      	bne.n	8009dde <memset+0xa>
 8009ddc:	4770      	bx	lr
 8009dde:	f803 1b01 	strb.w	r1, [r3], #1
 8009de2:	e7f9      	b.n	8009dd8 <memset+0x4>

08009de4 <__cvt>:
 8009de4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009de8:	ec55 4b10 	vmov	r4, r5, d0
 8009dec:	2d00      	cmp	r5, #0
 8009dee:	460e      	mov	r6, r1
 8009df0:	4619      	mov	r1, r3
 8009df2:	462b      	mov	r3, r5
 8009df4:	bfbb      	ittet	lt
 8009df6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009dfa:	461d      	movlt	r5, r3
 8009dfc:	2300      	movge	r3, #0
 8009dfe:	232d      	movlt	r3, #45	; 0x2d
 8009e00:	700b      	strb	r3, [r1, #0]
 8009e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009e08:	4691      	mov	r9, r2
 8009e0a:	f023 0820 	bic.w	r8, r3, #32
 8009e0e:	bfbc      	itt	lt
 8009e10:	4622      	movlt	r2, r4
 8009e12:	4614      	movlt	r4, r2
 8009e14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e18:	d005      	beq.n	8009e26 <__cvt+0x42>
 8009e1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009e1e:	d100      	bne.n	8009e22 <__cvt+0x3e>
 8009e20:	3601      	adds	r6, #1
 8009e22:	2102      	movs	r1, #2
 8009e24:	e000      	b.n	8009e28 <__cvt+0x44>
 8009e26:	2103      	movs	r1, #3
 8009e28:	ab03      	add	r3, sp, #12
 8009e2a:	9301      	str	r3, [sp, #4]
 8009e2c:	ab02      	add	r3, sp, #8
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	ec45 4b10 	vmov	d0, r4, r5
 8009e34:	4653      	mov	r3, sl
 8009e36:	4632      	mov	r2, r6
 8009e38:	f000 fda2 	bl	800a980 <_dtoa_r>
 8009e3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009e40:	4607      	mov	r7, r0
 8009e42:	d102      	bne.n	8009e4a <__cvt+0x66>
 8009e44:	f019 0f01 	tst.w	r9, #1
 8009e48:	d022      	beq.n	8009e90 <__cvt+0xac>
 8009e4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e4e:	eb07 0906 	add.w	r9, r7, r6
 8009e52:	d110      	bne.n	8009e76 <__cvt+0x92>
 8009e54:	783b      	ldrb	r3, [r7, #0]
 8009e56:	2b30      	cmp	r3, #48	; 0x30
 8009e58:	d10a      	bne.n	8009e70 <__cvt+0x8c>
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	4620      	mov	r0, r4
 8009e60:	4629      	mov	r1, r5
 8009e62:	f7f6 fe41 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e66:	b918      	cbnz	r0, 8009e70 <__cvt+0x8c>
 8009e68:	f1c6 0601 	rsb	r6, r6, #1
 8009e6c:	f8ca 6000 	str.w	r6, [sl]
 8009e70:	f8da 3000 	ldr.w	r3, [sl]
 8009e74:	4499      	add	r9, r3
 8009e76:	2200      	movs	r2, #0
 8009e78:	2300      	movs	r3, #0
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	4629      	mov	r1, r5
 8009e7e:	f7f6 fe33 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e82:	b108      	cbz	r0, 8009e88 <__cvt+0xa4>
 8009e84:	f8cd 900c 	str.w	r9, [sp, #12]
 8009e88:	2230      	movs	r2, #48	; 0x30
 8009e8a:	9b03      	ldr	r3, [sp, #12]
 8009e8c:	454b      	cmp	r3, r9
 8009e8e:	d307      	bcc.n	8009ea0 <__cvt+0xbc>
 8009e90:	9b03      	ldr	r3, [sp, #12]
 8009e92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e94:	1bdb      	subs	r3, r3, r7
 8009e96:	4638      	mov	r0, r7
 8009e98:	6013      	str	r3, [r2, #0]
 8009e9a:	b004      	add	sp, #16
 8009e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea0:	1c59      	adds	r1, r3, #1
 8009ea2:	9103      	str	r1, [sp, #12]
 8009ea4:	701a      	strb	r2, [r3, #0]
 8009ea6:	e7f0      	b.n	8009e8a <__cvt+0xa6>

08009ea8 <__exponent>:
 8009ea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2900      	cmp	r1, #0
 8009eae:	bfb8      	it	lt
 8009eb0:	4249      	neglt	r1, r1
 8009eb2:	f803 2b02 	strb.w	r2, [r3], #2
 8009eb6:	bfb4      	ite	lt
 8009eb8:	222d      	movlt	r2, #45	; 0x2d
 8009eba:	222b      	movge	r2, #43	; 0x2b
 8009ebc:	2909      	cmp	r1, #9
 8009ebe:	7042      	strb	r2, [r0, #1]
 8009ec0:	dd2a      	ble.n	8009f18 <__exponent+0x70>
 8009ec2:	f10d 0407 	add.w	r4, sp, #7
 8009ec6:	46a4      	mov	ip, r4
 8009ec8:	270a      	movs	r7, #10
 8009eca:	46a6      	mov	lr, r4
 8009ecc:	460a      	mov	r2, r1
 8009ece:	fb91 f6f7 	sdiv	r6, r1, r7
 8009ed2:	fb07 1516 	mls	r5, r7, r6, r1
 8009ed6:	3530      	adds	r5, #48	; 0x30
 8009ed8:	2a63      	cmp	r2, #99	; 0x63
 8009eda:	f104 34ff 	add.w	r4, r4, #4294967295
 8009ede:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009ee2:	4631      	mov	r1, r6
 8009ee4:	dcf1      	bgt.n	8009eca <__exponent+0x22>
 8009ee6:	3130      	adds	r1, #48	; 0x30
 8009ee8:	f1ae 0502 	sub.w	r5, lr, #2
 8009eec:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009ef0:	1c44      	adds	r4, r0, #1
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	4561      	cmp	r1, ip
 8009ef6:	d30a      	bcc.n	8009f0e <__exponent+0x66>
 8009ef8:	f10d 0209 	add.w	r2, sp, #9
 8009efc:	eba2 020e 	sub.w	r2, r2, lr
 8009f00:	4565      	cmp	r5, ip
 8009f02:	bf88      	it	hi
 8009f04:	2200      	movhi	r2, #0
 8009f06:	4413      	add	r3, r2
 8009f08:	1a18      	subs	r0, r3, r0
 8009f0a:	b003      	add	sp, #12
 8009f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009f16:	e7ed      	b.n	8009ef4 <__exponent+0x4c>
 8009f18:	2330      	movs	r3, #48	; 0x30
 8009f1a:	3130      	adds	r1, #48	; 0x30
 8009f1c:	7083      	strb	r3, [r0, #2]
 8009f1e:	70c1      	strb	r1, [r0, #3]
 8009f20:	1d03      	adds	r3, r0, #4
 8009f22:	e7f1      	b.n	8009f08 <__exponent+0x60>

08009f24 <_printf_float>:
 8009f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f28:	ed2d 8b02 	vpush	{d8}
 8009f2c:	b08d      	sub	sp, #52	; 0x34
 8009f2e:	460c      	mov	r4, r1
 8009f30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009f34:	4616      	mov	r6, r2
 8009f36:	461f      	mov	r7, r3
 8009f38:	4605      	mov	r5, r0
 8009f3a:	f001 fcc5 	bl	800b8c8 <_localeconv_r>
 8009f3e:	f8d0 a000 	ldr.w	sl, [r0]
 8009f42:	4650      	mov	r0, sl
 8009f44:	f7f6 f954 	bl	80001f0 <strlen>
 8009f48:	2300      	movs	r3, #0
 8009f4a:	930a      	str	r3, [sp, #40]	; 0x28
 8009f4c:	6823      	ldr	r3, [r4, #0]
 8009f4e:	9305      	str	r3, [sp, #20]
 8009f50:	f8d8 3000 	ldr.w	r3, [r8]
 8009f54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009f58:	3307      	adds	r3, #7
 8009f5a:	f023 0307 	bic.w	r3, r3, #7
 8009f5e:	f103 0208 	add.w	r2, r3, #8
 8009f62:	f8c8 2000 	str.w	r2, [r8]
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009f6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009f72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f76:	9307      	str	r3, [sp, #28]
 8009f78:	f8cd 8018 	str.w	r8, [sp, #24]
 8009f7c:	ee08 0a10 	vmov	s16, r0
 8009f80:	4b9f      	ldr	r3, [pc, #636]	; (800a200 <_printf_float+0x2dc>)
 8009f82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f86:	f04f 32ff 	mov.w	r2, #4294967295
 8009f8a:	f7f6 fddf 	bl	8000b4c <__aeabi_dcmpun>
 8009f8e:	bb88      	cbnz	r0, 8009ff4 <_printf_float+0xd0>
 8009f90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f94:	4b9a      	ldr	r3, [pc, #616]	; (800a200 <_printf_float+0x2dc>)
 8009f96:	f04f 32ff 	mov.w	r2, #4294967295
 8009f9a:	f7f6 fdb9 	bl	8000b10 <__aeabi_dcmple>
 8009f9e:	bb48      	cbnz	r0, 8009ff4 <_printf_float+0xd0>
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	4640      	mov	r0, r8
 8009fa6:	4649      	mov	r1, r9
 8009fa8:	f7f6 fda8 	bl	8000afc <__aeabi_dcmplt>
 8009fac:	b110      	cbz	r0, 8009fb4 <_printf_float+0x90>
 8009fae:	232d      	movs	r3, #45	; 0x2d
 8009fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fb4:	4b93      	ldr	r3, [pc, #588]	; (800a204 <_printf_float+0x2e0>)
 8009fb6:	4894      	ldr	r0, [pc, #592]	; (800a208 <_printf_float+0x2e4>)
 8009fb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009fbc:	bf94      	ite	ls
 8009fbe:	4698      	movls	r8, r3
 8009fc0:	4680      	movhi	r8, r0
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	6123      	str	r3, [r4, #16]
 8009fc6:	9b05      	ldr	r3, [sp, #20]
 8009fc8:	f023 0204 	bic.w	r2, r3, #4
 8009fcc:	6022      	str	r2, [r4, #0]
 8009fce:	f04f 0900 	mov.w	r9, #0
 8009fd2:	9700      	str	r7, [sp, #0]
 8009fd4:	4633      	mov	r3, r6
 8009fd6:	aa0b      	add	r2, sp, #44	; 0x2c
 8009fd8:	4621      	mov	r1, r4
 8009fda:	4628      	mov	r0, r5
 8009fdc:	f000 f9d8 	bl	800a390 <_printf_common>
 8009fe0:	3001      	adds	r0, #1
 8009fe2:	f040 8090 	bne.w	800a106 <_printf_float+0x1e2>
 8009fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8009fea:	b00d      	add	sp, #52	; 0x34
 8009fec:	ecbd 8b02 	vpop	{d8}
 8009ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff4:	4642      	mov	r2, r8
 8009ff6:	464b      	mov	r3, r9
 8009ff8:	4640      	mov	r0, r8
 8009ffa:	4649      	mov	r1, r9
 8009ffc:	f7f6 fda6 	bl	8000b4c <__aeabi_dcmpun>
 800a000:	b140      	cbz	r0, 800a014 <_printf_float+0xf0>
 800a002:	464b      	mov	r3, r9
 800a004:	2b00      	cmp	r3, #0
 800a006:	bfbc      	itt	lt
 800a008:	232d      	movlt	r3, #45	; 0x2d
 800a00a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a00e:	487f      	ldr	r0, [pc, #508]	; (800a20c <_printf_float+0x2e8>)
 800a010:	4b7f      	ldr	r3, [pc, #508]	; (800a210 <_printf_float+0x2ec>)
 800a012:	e7d1      	b.n	8009fb8 <_printf_float+0x94>
 800a014:	6863      	ldr	r3, [r4, #4]
 800a016:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a01a:	9206      	str	r2, [sp, #24]
 800a01c:	1c5a      	adds	r2, r3, #1
 800a01e:	d13f      	bne.n	800a0a0 <_printf_float+0x17c>
 800a020:	2306      	movs	r3, #6
 800a022:	6063      	str	r3, [r4, #4]
 800a024:	9b05      	ldr	r3, [sp, #20]
 800a026:	6861      	ldr	r1, [r4, #4]
 800a028:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a02c:	2300      	movs	r3, #0
 800a02e:	9303      	str	r3, [sp, #12]
 800a030:	ab0a      	add	r3, sp, #40	; 0x28
 800a032:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a036:	ab09      	add	r3, sp, #36	; 0x24
 800a038:	ec49 8b10 	vmov	d0, r8, r9
 800a03c:	9300      	str	r3, [sp, #0]
 800a03e:	6022      	str	r2, [r4, #0]
 800a040:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a044:	4628      	mov	r0, r5
 800a046:	f7ff fecd 	bl	8009de4 <__cvt>
 800a04a:	9b06      	ldr	r3, [sp, #24]
 800a04c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a04e:	2b47      	cmp	r3, #71	; 0x47
 800a050:	4680      	mov	r8, r0
 800a052:	d108      	bne.n	800a066 <_printf_float+0x142>
 800a054:	1cc8      	adds	r0, r1, #3
 800a056:	db02      	blt.n	800a05e <_printf_float+0x13a>
 800a058:	6863      	ldr	r3, [r4, #4]
 800a05a:	4299      	cmp	r1, r3
 800a05c:	dd41      	ble.n	800a0e2 <_printf_float+0x1be>
 800a05e:	f1ab 0b02 	sub.w	fp, fp, #2
 800a062:	fa5f fb8b 	uxtb.w	fp, fp
 800a066:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a06a:	d820      	bhi.n	800a0ae <_printf_float+0x18a>
 800a06c:	3901      	subs	r1, #1
 800a06e:	465a      	mov	r2, fp
 800a070:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a074:	9109      	str	r1, [sp, #36]	; 0x24
 800a076:	f7ff ff17 	bl	8009ea8 <__exponent>
 800a07a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a07c:	1813      	adds	r3, r2, r0
 800a07e:	2a01      	cmp	r2, #1
 800a080:	4681      	mov	r9, r0
 800a082:	6123      	str	r3, [r4, #16]
 800a084:	dc02      	bgt.n	800a08c <_printf_float+0x168>
 800a086:	6822      	ldr	r2, [r4, #0]
 800a088:	07d2      	lsls	r2, r2, #31
 800a08a:	d501      	bpl.n	800a090 <_printf_float+0x16c>
 800a08c:	3301      	adds	r3, #1
 800a08e:	6123      	str	r3, [r4, #16]
 800a090:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a094:	2b00      	cmp	r3, #0
 800a096:	d09c      	beq.n	8009fd2 <_printf_float+0xae>
 800a098:	232d      	movs	r3, #45	; 0x2d
 800a09a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a09e:	e798      	b.n	8009fd2 <_printf_float+0xae>
 800a0a0:	9a06      	ldr	r2, [sp, #24]
 800a0a2:	2a47      	cmp	r2, #71	; 0x47
 800a0a4:	d1be      	bne.n	800a024 <_printf_float+0x100>
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d1bc      	bne.n	800a024 <_printf_float+0x100>
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e7b9      	b.n	800a022 <_printf_float+0xfe>
 800a0ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a0b2:	d118      	bne.n	800a0e6 <_printf_float+0x1c2>
 800a0b4:	2900      	cmp	r1, #0
 800a0b6:	6863      	ldr	r3, [r4, #4]
 800a0b8:	dd0b      	ble.n	800a0d2 <_printf_float+0x1ae>
 800a0ba:	6121      	str	r1, [r4, #16]
 800a0bc:	b913      	cbnz	r3, 800a0c4 <_printf_float+0x1a0>
 800a0be:	6822      	ldr	r2, [r4, #0]
 800a0c0:	07d0      	lsls	r0, r2, #31
 800a0c2:	d502      	bpl.n	800a0ca <_printf_float+0x1a6>
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	440b      	add	r3, r1
 800a0c8:	6123      	str	r3, [r4, #16]
 800a0ca:	65a1      	str	r1, [r4, #88]	; 0x58
 800a0cc:	f04f 0900 	mov.w	r9, #0
 800a0d0:	e7de      	b.n	800a090 <_printf_float+0x16c>
 800a0d2:	b913      	cbnz	r3, 800a0da <_printf_float+0x1b6>
 800a0d4:	6822      	ldr	r2, [r4, #0]
 800a0d6:	07d2      	lsls	r2, r2, #31
 800a0d8:	d501      	bpl.n	800a0de <_printf_float+0x1ba>
 800a0da:	3302      	adds	r3, #2
 800a0dc:	e7f4      	b.n	800a0c8 <_printf_float+0x1a4>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e7f2      	b.n	800a0c8 <_printf_float+0x1a4>
 800a0e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a0e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0e8:	4299      	cmp	r1, r3
 800a0ea:	db05      	blt.n	800a0f8 <_printf_float+0x1d4>
 800a0ec:	6823      	ldr	r3, [r4, #0]
 800a0ee:	6121      	str	r1, [r4, #16]
 800a0f0:	07d8      	lsls	r0, r3, #31
 800a0f2:	d5ea      	bpl.n	800a0ca <_printf_float+0x1a6>
 800a0f4:	1c4b      	adds	r3, r1, #1
 800a0f6:	e7e7      	b.n	800a0c8 <_printf_float+0x1a4>
 800a0f8:	2900      	cmp	r1, #0
 800a0fa:	bfd4      	ite	le
 800a0fc:	f1c1 0202 	rsble	r2, r1, #2
 800a100:	2201      	movgt	r2, #1
 800a102:	4413      	add	r3, r2
 800a104:	e7e0      	b.n	800a0c8 <_printf_float+0x1a4>
 800a106:	6823      	ldr	r3, [r4, #0]
 800a108:	055a      	lsls	r2, r3, #21
 800a10a:	d407      	bmi.n	800a11c <_printf_float+0x1f8>
 800a10c:	6923      	ldr	r3, [r4, #16]
 800a10e:	4642      	mov	r2, r8
 800a110:	4631      	mov	r1, r6
 800a112:	4628      	mov	r0, r5
 800a114:	47b8      	blx	r7
 800a116:	3001      	adds	r0, #1
 800a118:	d12c      	bne.n	800a174 <_printf_float+0x250>
 800a11a:	e764      	b.n	8009fe6 <_printf_float+0xc2>
 800a11c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a120:	f240 80e0 	bls.w	800a2e4 <_printf_float+0x3c0>
 800a124:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a128:	2200      	movs	r2, #0
 800a12a:	2300      	movs	r3, #0
 800a12c:	f7f6 fcdc 	bl	8000ae8 <__aeabi_dcmpeq>
 800a130:	2800      	cmp	r0, #0
 800a132:	d034      	beq.n	800a19e <_printf_float+0x27a>
 800a134:	4a37      	ldr	r2, [pc, #220]	; (800a214 <_printf_float+0x2f0>)
 800a136:	2301      	movs	r3, #1
 800a138:	4631      	mov	r1, r6
 800a13a:	4628      	mov	r0, r5
 800a13c:	47b8      	blx	r7
 800a13e:	3001      	adds	r0, #1
 800a140:	f43f af51 	beq.w	8009fe6 <_printf_float+0xc2>
 800a144:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a148:	429a      	cmp	r2, r3
 800a14a:	db02      	blt.n	800a152 <_printf_float+0x22e>
 800a14c:	6823      	ldr	r3, [r4, #0]
 800a14e:	07d8      	lsls	r0, r3, #31
 800a150:	d510      	bpl.n	800a174 <_printf_float+0x250>
 800a152:	ee18 3a10 	vmov	r3, s16
 800a156:	4652      	mov	r2, sl
 800a158:	4631      	mov	r1, r6
 800a15a:	4628      	mov	r0, r5
 800a15c:	47b8      	blx	r7
 800a15e:	3001      	adds	r0, #1
 800a160:	f43f af41 	beq.w	8009fe6 <_printf_float+0xc2>
 800a164:	f04f 0800 	mov.w	r8, #0
 800a168:	f104 091a 	add.w	r9, r4, #26
 800a16c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a16e:	3b01      	subs	r3, #1
 800a170:	4543      	cmp	r3, r8
 800a172:	dc09      	bgt.n	800a188 <_printf_float+0x264>
 800a174:	6823      	ldr	r3, [r4, #0]
 800a176:	079b      	lsls	r3, r3, #30
 800a178:	f100 8105 	bmi.w	800a386 <_printf_float+0x462>
 800a17c:	68e0      	ldr	r0, [r4, #12]
 800a17e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a180:	4298      	cmp	r0, r3
 800a182:	bfb8      	it	lt
 800a184:	4618      	movlt	r0, r3
 800a186:	e730      	b.n	8009fea <_printf_float+0xc6>
 800a188:	2301      	movs	r3, #1
 800a18a:	464a      	mov	r2, r9
 800a18c:	4631      	mov	r1, r6
 800a18e:	4628      	mov	r0, r5
 800a190:	47b8      	blx	r7
 800a192:	3001      	adds	r0, #1
 800a194:	f43f af27 	beq.w	8009fe6 <_printf_float+0xc2>
 800a198:	f108 0801 	add.w	r8, r8, #1
 800a19c:	e7e6      	b.n	800a16c <_printf_float+0x248>
 800a19e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	dc39      	bgt.n	800a218 <_printf_float+0x2f4>
 800a1a4:	4a1b      	ldr	r2, [pc, #108]	; (800a214 <_printf_float+0x2f0>)
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	4631      	mov	r1, r6
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	47b8      	blx	r7
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	f43f af19 	beq.w	8009fe6 <_printf_float+0xc2>
 800a1b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	d102      	bne.n	800a1c2 <_printf_float+0x29e>
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	07d9      	lsls	r1, r3, #31
 800a1c0:	d5d8      	bpl.n	800a174 <_printf_float+0x250>
 800a1c2:	ee18 3a10 	vmov	r3, s16
 800a1c6:	4652      	mov	r2, sl
 800a1c8:	4631      	mov	r1, r6
 800a1ca:	4628      	mov	r0, r5
 800a1cc:	47b8      	blx	r7
 800a1ce:	3001      	adds	r0, #1
 800a1d0:	f43f af09 	beq.w	8009fe6 <_printf_float+0xc2>
 800a1d4:	f04f 0900 	mov.w	r9, #0
 800a1d8:	f104 0a1a 	add.w	sl, r4, #26
 800a1dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1de:	425b      	negs	r3, r3
 800a1e0:	454b      	cmp	r3, r9
 800a1e2:	dc01      	bgt.n	800a1e8 <_printf_float+0x2c4>
 800a1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e6:	e792      	b.n	800a10e <_printf_float+0x1ea>
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	4652      	mov	r2, sl
 800a1ec:	4631      	mov	r1, r6
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	47b8      	blx	r7
 800a1f2:	3001      	adds	r0, #1
 800a1f4:	f43f aef7 	beq.w	8009fe6 <_printf_float+0xc2>
 800a1f8:	f109 0901 	add.w	r9, r9, #1
 800a1fc:	e7ee      	b.n	800a1dc <_printf_float+0x2b8>
 800a1fe:	bf00      	nop
 800a200:	7fefffff 	.word	0x7fefffff
 800a204:	0800f374 	.word	0x0800f374
 800a208:	0800f378 	.word	0x0800f378
 800a20c:	0800f380 	.word	0x0800f380
 800a210:	0800f37c 	.word	0x0800f37c
 800a214:	0800f384 	.word	0x0800f384
 800a218:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a21a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a21c:	429a      	cmp	r2, r3
 800a21e:	bfa8      	it	ge
 800a220:	461a      	movge	r2, r3
 800a222:	2a00      	cmp	r2, #0
 800a224:	4691      	mov	r9, r2
 800a226:	dc37      	bgt.n	800a298 <_printf_float+0x374>
 800a228:	f04f 0b00 	mov.w	fp, #0
 800a22c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a230:	f104 021a 	add.w	r2, r4, #26
 800a234:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a236:	9305      	str	r3, [sp, #20]
 800a238:	eba3 0309 	sub.w	r3, r3, r9
 800a23c:	455b      	cmp	r3, fp
 800a23e:	dc33      	bgt.n	800a2a8 <_printf_float+0x384>
 800a240:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a244:	429a      	cmp	r2, r3
 800a246:	db3b      	blt.n	800a2c0 <_printf_float+0x39c>
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	07da      	lsls	r2, r3, #31
 800a24c:	d438      	bmi.n	800a2c0 <_printf_float+0x39c>
 800a24e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a250:	9b05      	ldr	r3, [sp, #20]
 800a252:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a254:	1ad3      	subs	r3, r2, r3
 800a256:	eba2 0901 	sub.w	r9, r2, r1
 800a25a:	4599      	cmp	r9, r3
 800a25c:	bfa8      	it	ge
 800a25e:	4699      	movge	r9, r3
 800a260:	f1b9 0f00 	cmp.w	r9, #0
 800a264:	dc35      	bgt.n	800a2d2 <_printf_float+0x3ae>
 800a266:	f04f 0800 	mov.w	r8, #0
 800a26a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a26e:	f104 0a1a 	add.w	sl, r4, #26
 800a272:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a276:	1a9b      	subs	r3, r3, r2
 800a278:	eba3 0309 	sub.w	r3, r3, r9
 800a27c:	4543      	cmp	r3, r8
 800a27e:	f77f af79 	ble.w	800a174 <_printf_float+0x250>
 800a282:	2301      	movs	r3, #1
 800a284:	4652      	mov	r2, sl
 800a286:	4631      	mov	r1, r6
 800a288:	4628      	mov	r0, r5
 800a28a:	47b8      	blx	r7
 800a28c:	3001      	adds	r0, #1
 800a28e:	f43f aeaa 	beq.w	8009fe6 <_printf_float+0xc2>
 800a292:	f108 0801 	add.w	r8, r8, #1
 800a296:	e7ec      	b.n	800a272 <_printf_float+0x34e>
 800a298:	4613      	mov	r3, r2
 800a29a:	4631      	mov	r1, r6
 800a29c:	4642      	mov	r2, r8
 800a29e:	4628      	mov	r0, r5
 800a2a0:	47b8      	blx	r7
 800a2a2:	3001      	adds	r0, #1
 800a2a4:	d1c0      	bne.n	800a228 <_printf_float+0x304>
 800a2a6:	e69e      	b.n	8009fe6 <_printf_float+0xc2>
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	9205      	str	r2, [sp, #20]
 800a2b0:	47b8      	blx	r7
 800a2b2:	3001      	adds	r0, #1
 800a2b4:	f43f ae97 	beq.w	8009fe6 <_printf_float+0xc2>
 800a2b8:	9a05      	ldr	r2, [sp, #20]
 800a2ba:	f10b 0b01 	add.w	fp, fp, #1
 800a2be:	e7b9      	b.n	800a234 <_printf_float+0x310>
 800a2c0:	ee18 3a10 	vmov	r3, s16
 800a2c4:	4652      	mov	r2, sl
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	47b8      	blx	r7
 800a2cc:	3001      	adds	r0, #1
 800a2ce:	d1be      	bne.n	800a24e <_printf_float+0x32a>
 800a2d0:	e689      	b.n	8009fe6 <_printf_float+0xc2>
 800a2d2:	9a05      	ldr	r2, [sp, #20]
 800a2d4:	464b      	mov	r3, r9
 800a2d6:	4442      	add	r2, r8
 800a2d8:	4631      	mov	r1, r6
 800a2da:	4628      	mov	r0, r5
 800a2dc:	47b8      	blx	r7
 800a2de:	3001      	adds	r0, #1
 800a2e0:	d1c1      	bne.n	800a266 <_printf_float+0x342>
 800a2e2:	e680      	b.n	8009fe6 <_printf_float+0xc2>
 800a2e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2e6:	2a01      	cmp	r2, #1
 800a2e8:	dc01      	bgt.n	800a2ee <_printf_float+0x3ca>
 800a2ea:	07db      	lsls	r3, r3, #31
 800a2ec:	d538      	bpl.n	800a360 <_printf_float+0x43c>
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	4642      	mov	r2, r8
 800a2f2:	4631      	mov	r1, r6
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	47b8      	blx	r7
 800a2f8:	3001      	adds	r0, #1
 800a2fa:	f43f ae74 	beq.w	8009fe6 <_printf_float+0xc2>
 800a2fe:	ee18 3a10 	vmov	r3, s16
 800a302:	4652      	mov	r2, sl
 800a304:	4631      	mov	r1, r6
 800a306:	4628      	mov	r0, r5
 800a308:	47b8      	blx	r7
 800a30a:	3001      	adds	r0, #1
 800a30c:	f43f ae6b 	beq.w	8009fe6 <_printf_float+0xc2>
 800a310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a314:	2200      	movs	r2, #0
 800a316:	2300      	movs	r3, #0
 800a318:	f7f6 fbe6 	bl	8000ae8 <__aeabi_dcmpeq>
 800a31c:	b9d8      	cbnz	r0, 800a356 <_printf_float+0x432>
 800a31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a320:	f108 0201 	add.w	r2, r8, #1
 800a324:	3b01      	subs	r3, #1
 800a326:	4631      	mov	r1, r6
 800a328:	4628      	mov	r0, r5
 800a32a:	47b8      	blx	r7
 800a32c:	3001      	adds	r0, #1
 800a32e:	d10e      	bne.n	800a34e <_printf_float+0x42a>
 800a330:	e659      	b.n	8009fe6 <_printf_float+0xc2>
 800a332:	2301      	movs	r3, #1
 800a334:	4652      	mov	r2, sl
 800a336:	4631      	mov	r1, r6
 800a338:	4628      	mov	r0, r5
 800a33a:	47b8      	blx	r7
 800a33c:	3001      	adds	r0, #1
 800a33e:	f43f ae52 	beq.w	8009fe6 <_printf_float+0xc2>
 800a342:	f108 0801 	add.w	r8, r8, #1
 800a346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a348:	3b01      	subs	r3, #1
 800a34a:	4543      	cmp	r3, r8
 800a34c:	dcf1      	bgt.n	800a332 <_printf_float+0x40e>
 800a34e:	464b      	mov	r3, r9
 800a350:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a354:	e6dc      	b.n	800a110 <_printf_float+0x1ec>
 800a356:	f04f 0800 	mov.w	r8, #0
 800a35a:	f104 0a1a 	add.w	sl, r4, #26
 800a35e:	e7f2      	b.n	800a346 <_printf_float+0x422>
 800a360:	2301      	movs	r3, #1
 800a362:	4642      	mov	r2, r8
 800a364:	e7df      	b.n	800a326 <_printf_float+0x402>
 800a366:	2301      	movs	r3, #1
 800a368:	464a      	mov	r2, r9
 800a36a:	4631      	mov	r1, r6
 800a36c:	4628      	mov	r0, r5
 800a36e:	47b8      	blx	r7
 800a370:	3001      	adds	r0, #1
 800a372:	f43f ae38 	beq.w	8009fe6 <_printf_float+0xc2>
 800a376:	f108 0801 	add.w	r8, r8, #1
 800a37a:	68e3      	ldr	r3, [r4, #12]
 800a37c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a37e:	1a5b      	subs	r3, r3, r1
 800a380:	4543      	cmp	r3, r8
 800a382:	dcf0      	bgt.n	800a366 <_printf_float+0x442>
 800a384:	e6fa      	b.n	800a17c <_printf_float+0x258>
 800a386:	f04f 0800 	mov.w	r8, #0
 800a38a:	f104 0919 	add.w	r9, r4, #25
 800a38e:	e7f4      	b.n	800a37a <_printf_float+0x456>

0800a390 <_printf_common>:
 800a390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a394:	4616      	mov	r6, r2
 800a396:	4699      	mov	r9, r3
 800a398:	688a      	ldr	r2, [r1, #8]
 800a39a:	690b      	ldr	r3, [r1, #16]
 800a39c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	bfb8      	it	lt
 800a3a4:	4613      	movlt	r3, r2
 800a3a6:	6033      	str	r3, [r6, #0]
 800a3a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3ac:	4607      	mov	r7, r0
 800a3ae:	460c      	mov	r4, r1
 800a3b0:	b10a      	cbz	r2, 800a3b6 <_printf_common+0x26>
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	6033      	str	r3, [r6, #0]
 800a3b6:	6823      	ldr	r3, [r4, #0]
 800a3b8:	0699      	lsls	r1, r3, #26
 800a3ba:	bf42      	ittt	mi
 800a3bc:	6833      	ldrmi	r3, [r6, #0]
 800a3be:	3302      	addmi	r3, #2
 800a3c0:	6033      	strmi	r3, [r6, #0]
 800a3c2:	6825      	ldr	r5, [r4, #0]
 800a3c4:	f015 0506 	ands.w	r5, r5, #6
 800a3c8:	d106      	bne.n	800a3d8 <_printf_common+0x48>
 800a3ca:	f104 0a19 	add.w	sl, r4, #25
 800a3ce:	68e3      	ldr	r3, [r4, #12]
 800a3d0:	6832      	ldr	r2, [r6, #0]
 800a3d2:	1a9b      	subs	r3, r3, r2
 800a3d4:	42ab      	cmp	r3, r5
 800a3d6:	dc26      	bgt.n	800a426 <_printf_common+0x96>
 800a3d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a3dc:	1e13      	subs	r3, r2, #0
 800a3de:	6822      	ldr	r2, [r4, #0]
 800a3e0:	bf18      	it	ne
 800a3e2:	2301      	movne	r3, #1
 800a3e4:	0692      	lsls	r2, r2, #26
 800a3e6:	d42b      	bmi.n	800a440 <_printf_common+0xb0>
 800a3e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3ec:	4649      	mov	r1, r9
 800a3ee:	4638      	mov	r0, r7
 800a3f0:	47c0      	blx	r8
 800a3f2:	3001      	adds	r0, #1
 800a3f4:	d01e      	beq.n	800a434 <_printf_common+0xa4>
 800a3f6:	6823      	ldr	r3, [r4, #0]
 800a3f8:	68e5      	ldr	r5, [r4, #12]
 800a3fa:	6832      	ldr	r2, [r6, #0]
 800a3fc:	f003 0306 	and.w	r3, r3, #6
 800a400:	2b04      	cmp	r3, #4
 800a402:	bf08      	it	eq
 800a404:	1aad      	subeq	r5, r5, r2
 800a406:	68a3      	ldr	r3, [r4, #8]
 800a408:	6922      	ldr	r2, [r4, #16]
 800a40a:	bf0c      	ite	eq
 800a40c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a410:	2500      	movne	r5, #0
 800a412:	4293      	cmp	r3, r2
 800a414:	bfc4      	itt	gt
 800a416:	1a9b      	subgt	r3, r3, r2
 800a418:	18ed      	addgt	r5, r5, r3
 800a41a:	2600      	movs	r6, #0
 800a41c:	341a      	adds	r4, #26
 800a41e:	42b5      	cmp	r5, r6
 800a420:	d11a      	bne.n	800a458 <_printf_common+0xc8>
 800a422:	2000      	movs	r0, #0
 800a424:	e008      	b.n	800a438 <_printf_common+0xa8>
 800a426:	2301      	movs	r3, #1
 800a428:	4652      	mov	r2, sl
 800a42a:	4649      	mov	r1, r9
 800a42c:	4638      	mov	r0, r7
 800a42e:	47c0      	blx	r8
 800a430:	3001      	adds	r0, #1
 800a432:	d103      	bne.n	800a43c <_printf_common+0xac>
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a43c:	3501      	adds	r5, #1
 800a43e:	e7c6      	b.n	800a3ce <_printf_common+0x3e>
 800a440:	18e1      	adds	r1, r4, r3
 800a442:	1c5a      	adds	r2, r3, #1
 800a444:	2030      	movs	r0, #48	; 0x30
 800a446:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a44a:	4422      	add	r2, r4
 800a44c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a450:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a454:	3302      	adds	r3, #2
 800a456:	e7c7      	b.n	800a3e8 <_printf_common+0x58>
 800a458:	2301      	movs	r3, #1
 800a45a:	4622      	mov	r2, r4
 800a45c:	4649      	mov	r1, r9
 800a45e:	4638      	mov	r0, r7
 800a460:	47c0      	blx	r8
 800a462:	3001      	adds	r0, #1
 800a464:	d0e6      	beq.n	800a434 <_printf_common+0xa4>
 800a466:	3601      	adds	r6, #1
 800a468:	e7d9      	b.n	800a41e <_printf_common+0x8e>
	...

0800a46c <_printf_i>:
 800a46c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a470:	460c      	mov	r4, r1
 800a472:	4691      	mov	r9, r2
 800a474:	7e27      	ldrb	r7, [r4, #24]
 800a476:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a478:	2f78      	cmp	r7, #120	; 0x78
 800a47a:	4680      	mov	r8, r0
 800a47c:	469a      	mov	sl, r3
 800a47e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a482:	d807      	bhi.n	800a494 <_printf_i+0x28>
 800a484:	2f62      	cmp	r7, #98	; 0x62
 800a486:	d80a      	bhi.n	800a49e <_printf_i+0x32>
 800a488:	2f00      	cmp	r7, #0
 800a48a:	f000 80d8 	beq.w	800a63e <_printf_i+0x1d2>
 800a48e:	2f58      	cmp	r7, #88	; 0x58
 800a490:	f000 80a3 	beq.w	800a5da <_printf_i+0x16e>
 800a494:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a498:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a49c:	e03a      	b.n	800a514 <_printf_i+0xa8>
 800a49e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4a2:	2b15      	cmp	r3, #21
 800a4a4:	d8f6      	bhi.n	800a494 <_printf_i+0x28>
 800a4a6:	a001      	add	r0, pc, #4	; (adr r0, 800a4ac <_printf_i+0x40>)
 800a4a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a4ac:	0800a505 	.word	0x0800a505
 800a4b0:	0800a519 	.word	0x0800a519
 800a4b4:	0800a495 	.word	0x0800a495
 800a4b8:	0800a495 	.word	0x0800a495
 800a4bc:	0800a495 	.word	0x0800a495
 800a4c0:	0800a495 	.word	0x0800a495
 800a4c4:	0800a519 	.word	0x0800a519
 800a4c8:	0800a495 	.word	0x0800a495
 800a4cc:	0800a495 	.word	0x0800a495
 800a4d0:	0800a495 	.word	0x0800a495
 800a4d4:	0800a495 	.word	0x0800a495
 800a4d8:	0800a625 	.word	0x0800a625
 800a4dc:	0800a549 	.word	0x0800a549
 800a4e0:	0800a607 	.word	0x0800a607
 800a4e4:	0800a495 	.word	0x0800a495
 800a4e8:	0800a495 	.word	0x0800a495
 800a4ec:	0800a647 	.word	0x0800a647
 800a4f0:	0800a495 	.word	0x0800a495
 800a4f4:	0800a549 	.word	0x0800a549
 800a4f8:	0800a495 	.word	0x0800a495
 800a4fc:	0800a495 	.word	0x0800a495
 800a500:	0800a60f 	.word	0x0800a60f
 800a504:	680b      	ldr	r3, [r1, #0]
 800a506:	1d1a      	adds	r2, r3, #4
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	600a      	str	r2, [r1, #0]
 800a50c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a510:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a514:	2301      	movs	r3, #1
 800a516:	e0a3      	b.n	800a660 <_printf_i+0x1f4>
 800a518:	6825      	ldr	r5, [r4, #0]
 800a51a:	6808      	ldr	r0, [r1, #0]
 800a51c:	062e      	lsls	r6, r5, #24
 800a51e:	f100 0304 	add.w	r3, r0, #4
 800a522:	d50a      	bpl.n	800a53a <_printf_i+0xce>
 800a524:	6805      	ldr	r5, [r0, #0]
 800a526:	600b      	str	r3, [r1, #0]
 800a528:	2d00      	cmp	r5, #0
 800a52a:	da03      	bge.n	800a534 <_printf_i+0xc8>
 800a52c:	232d      	movs	r3, #45	; 0x2d
 800a52e:	426d      	negs	r5, r5
 800a530:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a534:	485e      	ldr	r0, [pc, #376]	; (800a6b0 <_printf_i+0x244>)
 800a536:	230a      	movs	r3, #10
 800a538:	e019      	b.n	800a56e <_printf_i+0x102>
 800a53a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a53e:	6805      	ldr	r5, [r0, #0]
 800a540:	600b      	str	r3, [r1, #0]
 800a542:	bf18      	it	ne
 800a544:	b22d      	sxthne	r5, r5
 800a546:	e7ef      	b.n	800a528 <_printf_i+0xbc>
 800a548:	680b      	ldr	r3, [r1, #0]
 800a54a:	6825      	ldr	r5, [r4, #0]
 800a54c:	1d18      	adds	r0, r3, #4
 800a54e:	6008      	str	r0, [r1, #0]
 800a550:	0628      	lsls	r0, r5, #24
 800a552:	d501      	bpl.n	800a558 <_printf_i+0xec>
 800a554:	681d      	ldr	r5, [r3, #0]
 800a556:	e002      	b.n	800a55e <_printf_i+0xf2>
 800a558:	0669      	lsls	r1, r5, #25
 800a55a:	d5fb      	bpl.n	800a554 <_printf_i+0xe8>
 800a55c:	881d      	ldrh	r5, [r3, #0]
 800a55e:	4854      	ldr	r0, [pc, #336]	; (800a6b0 <_printf_i+0x244>)
 800a560:	2f6f      	cmp	r7, #111	; 0x6f
 800a562:	bf0c      	ite	eq
 800a564:	2308      	moveq	r3, #8
 800a566:	230a      	movne	r3, #10
 800a568:	2100      	movs	r1, #0
 800a56a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a56e:	6866      	ldr	r6, [r4, #4]
 800a570:	60a6      	str	r6, [r4, #8]
 800a572:	2e00      	cmp	r6, #0
 800a574:	bfa2      	ittt	ge
 800a576:	6821      	ldrge	r1, [r4, #0]
 800a578:	f021 0104 	bicge.w	r1, r1, #4
 800a57c:	6021      	strge	r1, [r4, #0]
 800a57e:	b90d      	cbnz	r5, 800a584 <_printf_i+0x118>
 800a580:	2e00      	cmp	r6, #0
 800a582:	d04d      	beq.n	800a620 <_printf_i+0x1b4>
 800a584:	4616      	mov	r6, r2
 800a586:	fbb5 f1f3 	udiv	r1, r5, r3
 800a58a:	fb03 5711 	mls	r7, r3, r1, r5
 800a58e:	5dc7      	ldrb	r7, [r0, r7]
 800a590:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a594:	462f      	mov	r7, r5
 800a596:	42bb      	cmp	r3, r7
 800a598:	460d      	mov	r5, r1
 800a59a:	d9f4      	bls.n	800a586 <_printf_i+0x11a>
 800a59c:	2b08      	cmp	r3, #8
 800a59e:	d10b      	bne.n	800a5b8 <_printf_i+0x14c>
 800a5a0:	6823      	ldr	r3, [r4, #0]
 800a5a2:	07df      	lsls	r7, r3, #31
 800a5a4:	d508      	bpl.n	800a5b8 <_printf_i+0x14c>
 800a5a6:	6923      	ldr	r3, [r4, #16]
 800a5a8:	6861      	ldr	r1, [r4, #4]
 800a5aa:	4299      	cmp	r1, r3
 800a5ac:	bfde      	ittt	le
 800a5ae:	2330      	movle	r3, #48	; 0x30
 800a5b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a5b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a5b8:	1b92      	subs	r2, r2, r6
 800a5ba:	6122      	str	r2, [r4, #16]
 800a5bc:	f8cd a000 	str.w	sl, [sp]
 800a5c0:	464b      	mov	r3, r9
 800a5c2:	aa03      	add	r2, sp, #12
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	4640      	mov	r0, r8
 800a5c8:	f7ff fee2 	bl	800a390 <_printf_common>
 800a5cc:	3001      	adds	r0, #1
 800a5ce:	d14c      	bne.n	800a66a <_printf_i+0x1fe>
 800a5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d4:	b004      	add	sp, #16
 800a5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5da:	4835      	ldr	r0, [pc, #212]	; (800a6b0 <_printf_i+0x244>)
 800a5dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a5e0:	6823      	ldr	r3, [r4, #0]
 800a5e2:	680e      	ldr	r6, [r1, #0]
 800a5e4:	061f      	lsls	r7, r3, #24
 800a5e6:	f856 5b04 	ldr.w	r5, [r6], #4
 800a5ea:	600e      	str	r6, [r1, #0]
 800a5ec:	d514      	bpl.n	800a618 <_printf_i+0x1ac>
 800a5ee:	07d9      	lsls	r1, r3, #31
 800a5f0:	bf44      	itt	mi
 800a5f2:	f043 0320 	orrmi.w	r3, r3, #32
 800a5f6:	6023      	strmi	r3, [r4, #0]
 800a5f8:	b91d      	cbnz	r5, 800a602 <_printf_i+0x196>
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	f023 0320 	bic.w	r3, r3, #32
 800a600:	6023      	str	r3, [r4, #0]
 800a602:	2310      	movs	r3, #16
 800a604:	e7b0      	b.n	800a568 <_printf_i+0xfc>
 800a606:	6823      	ldr	r3, [r4, #0]
 800a608:	f043 0320 	orr.w	r3, r3, #32
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	2378      	movs	r3, #120	; 0x78
 800a610:	4828      	ldr	r0, [pc, #160]	; (800a6b4 <_printf_i+0x248>)
 800a612:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a616:	e7e3      	b.n	800a5e0 <_printf_i+0x174>
 800a618:	065e      	lsls	r6, r3, #25
 800a61a:	bf48      	it	mi
 800a61c:	b2ad      	uxthmi	r5, r5
 800a61e:	e7e6      	b.n	800a5ee <_printf_i+0x182>
 800a620:	4616      	mov	r6, r2
 800a622:	e7bb      	b.n	800a59c <_printf_i+0x130>
 800a624:	680b      	ldr	r3, [r1, #0]
 800a626:	6826      	ldr	r6, [r4, #0]
 800a628:	6960      	ldr	r0, [r4, #20]
 800a62a:	1d1d      	adds	r5, r3, #4
 800a62c:	600d      	str	r5, [r1, #0]
 800a62e:	0635      	lsls	r5, r6, #24
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	d501      	bpl.n	800a638 <_printf_i+0x1cc>
 800a634:	6018      	str	r0, [r3, #0]
 800a636:	e002      	b.n	800a63e <_printf_i+0x1d2>
 800a638:	0671      	lsls	r1, r6, #25
 800a63a:	d5fb      	bpl.n	800a634 <_printf_i+0x1c8>
 800a63c:	8018      	strh	r0, [r3, #0]
 800a63e:	2300      	movs	r3, #0
 800a640:	6123      	str	r3, [r4, #16]
 800a642:	4616      	mov	r6, r2
 800a644:	e7ba      	b.n	800a5bc <_printf_i+0x150>
 800a646:	680b      	ldr	r3, [r1, #0]
 800a648:	1d1a      	adds	r2, r3, #4
 800a64a:	600a      	str	r2, [r1, #0]
 800a64c:	681e      	ldr	r6, [r3, #0]
 800a64e:	6862      	ldr	r2, [r4, #4]
 800a650:	2100      	movs	r1, #0
 800a652:	4630      	mov	r0, r6
 800a654:	f7f5 fdd4 	bl	8000200 <memchr>
 800a658:	b108      	cbz	r0, 800a65e <_printf_i+0x1f2>
 800a65a:	1b80      	subs	r0, r0, r6
 800a65c:	6060      	str	r0, [r4, #4]
 800a65e:	6863      	ldr	r3, [r4, #4]
 800a660:	6123      	str	r3, [r4, #16]
 800a662:	2300      	movs	r3, #0
 800a664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a668:	e7a8      	b.n	800a5bc <_printf_i+0x150>
 800a66a:	6923      	ldr	r3, [r4, #16]
 800a66c:	4632      	mov	r2, r6
 800a66e:	4649      	mov	r1, r9
 800a670:	4640      	mov	r0, r8
 800a672:	47d0      	blx	sl
 800a674:	3001      	adds	r0, #1
 800a676:	d0ab      	beq.n	800a5d0 <_printf_i+0x164>
 800a678:	6823      	ldr	r3, [r4, #0]
 800a67a:	079b      	lsls	r3, r3, #30
 800a67c:	d413      	bmi.n	800a6a6 <_printf_i+0x23a>
 800a67e:	68e0      	ldr	r0, [r4, #12]
 800a680:	9b03      	ldr	r3, [sp, #12]
 800a682:	4298      	cmp	r0, r3
 800a684:	bfb8      	it	lt
 800a686:	4618      	movlt	r0, r3
 800a688:	e7a4      	b.n	800a5d4 <_printf_i+0x168>
 800a68a:	2301      	movs	r3, #1
 800a68c:	4632      	mov	r2, r6
 800a68e:	4649      	mov	r1, r9
 800a690:	4640      	mov	r0, r8
 800a692:	47d0      	blx	sl
 800a694:	3001      	adds	r0, #1
 800a696:	d09b      	beq.n	800a5d0 <_printf_i+0x164>
 800a698:	3501      	adds	r5, #1
 800a69a:	68e3      	ldr	r3, [r4, #12]
 800a69c:	9903      	ldr	r1, [sp, #12]
 800a69e:	1a5b      	subs	r3, r3, r1
 800a6a0:	42ab      	cmp	r3, r5
 800a6a2:	dcf2      	bgt.n	800a68a <_printf_i+0x21e>
 800a6a4:	e7eb      	b.n	800a67e <_printf_i+0x212>
 800a6a6:	2500      	movs	r5, #0
 800a6a8:	f104 0619 	add.w	r6, r4, #25
 800a6ac:	e7f5      	b.n	800a69a <_printf_i+0x22e>
 800a6ae:	bf00      	nop
 800a6b0:	0800f386 	.word	0x0800f386
 800a6b4:	0800f397 	.word	0x0800f397

0800a6b8 <iprintf>:
 800a6b8:	b40f      	push	{r0, r1, r2, r3}
 800a6ba:	4b0a      	ldr	r3, [pc, #40]	; (800a6e4 <iprintf+0x2c>)
 800a6bc:	b513      	push	{r0, r1, r4, lr}
 800a6be:	681c      	ldr	r4, [r3, #0]
 800a6c0:	b124      	cbz	r4, 800a6cc <iprintf+0x14>
 800a6c2:	69a3      	ldr	r3, [r4, #24]
 800a6c4:	b913      	cbnz	r3, 800a6cc <iprintf+0x14>
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f001 f860 	bl	800b78c <__sinit>
 800a6cc:	ab05      	add	r3, sp, #20
 800a6ce:	9a04      	ldr	r2, [sp, #16]
 800a6d0:	68a1      	ldr	r1, [r4, #8]
 800a6d2:	9301      	str	r3, [sp, #4]
 800a6d4:	4620      	mov	r0, r4
 800a6d6:	f001 fdcd 	bl	800c274 <_vfiprintf_r>
 800a6da:	b002      	add	sp, #8
 800a6dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6e0:	b004      	add	sp, #16
 800a6e2:	4770      	bx	lr
 800a6e4:	20000064 	.word	0x20000064

0800a6e8 <__swbuf_r>:
 800a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ea:	460e      	mov	r6, r1
 800a6ec:	4614      	mov	r4, r2
 800a6ee:	4605      	mov	r5, r0
 800a6f0:	b118      	cbz	r0, 800a6fa <__swbuf_r+0x12>
 800a6f2:	6983      	ldr	r3, [r0, #24]
 800a6f4:	b90b      	cbnz	r3, 800a6fa <__swbuf_r+0x12>
 800a6f6:	f001 f849 	bl	800b78c <__sinit>
 800a6fa:	4b21      	ldr	r3, [pc, #132]	; (800a780 <__swbuf_r+0x98>)
 800a6fc:	429c      	cmp	r4, r3
 800a6fe:	d12b      	bne.n	800a758 <__swbuf_r+0x70>
 800a700:	686c      	ldr	r4, [r5, #4]
 800a702:	69a3      	ldr	r3, [r4, #24]
 800a704:	60a3      	str	r3, [r4, #8]
 800a706:	89a3      	ldrh	r3, [r4, #12]
 800a708:	071a      	lsls	r2, r3, #28
 800a70a:	d52f      	bpl.n	800a76c <__swbuf_r+0x84>
 800a70c:	6923      	ldr	r3, [r4, #16]
 800a70e:	b36b      	cbz	r3, 800a76c <__swbuf_r+0x84>
 800a710:	6923      	ldr	r3, [r4, #16]
 800a712:	6820      	ldr	r0, [r4, #0]
 800a714:	1ac0      	subs	r0, r0, r3
 800a716:	6963      	ldr	r3, [r4, #20]
 800a718:	b2f6      	uxtb	r6, r6
 800a71a:	4283      	cmp	r3, r0
 800a71c:	4637      	mov	r7, r6
 800a71e:	dc04      	bgt.n	800a72a <__swbuf_r+0x42>
 800a720:	4621      	mov	r1, r4
 800a722:	4628      	mov	r0, r5
 800a724:	f000 ff9e 	bl	800b664 <_fflush_r>
 800a728:	bb30      	cbnz	r0, 800a778 <__swbuf_r+0x90>
 800a72a:	68a3      	ldr	r3, [r4, #8]
 800a72c:	3b01      	subs	r3, #1
 800a72e:	60a3      	str	r3, [r4, #8]
 800a730:	6823      	ldr	r3, [r4, #0]
 800a732:	1c5a      	adds	r2, r3, #1
 800a734:	6022      	str	r2, [r4, #0]
 800a736:	701e      	strb	r6, [r3, #0]
 800a738:	6963      	ldr	r3, [r4, #20]
 800a73a:	3001      	adds	r0, #1
 800a73c:	4283      	cmp	r3, r0
 800a73e:	d004      	beq.n	800a74a <__swbuf_r+0x62>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	07db      	lsls	r3, r3, #31
 800a744:	d506      	bpl.n	800a754 <__swbuf_r+0x6c>
 800a746:	2e0a      	cmp	r6, #10
 800a748:	d104      	bne.n	800a754 <__swbuf_r+0x6c>
 800a74a:	4621      	mov	r1, r4
 800a74c:	4628      	mov	r0, r5
 800a74e:	f000 ff89 	bl	800b664 <_fflush_r>
 800a752:	b988      	cbnz	r0, 800a778 <__swbuf_r+0x90>
 800a754:	4638      	mov	r0, r7
 800a756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a758:	4b0a      	ldr	r3, [pc, #40]	; (800a784 <__swbuf_r+0x9c>)
 800a75a:	429c      	cmp	r4, r3
 800a75c:	d101      	bne.n	800a762 <__swbuf_r+0x7a>
 800a75e:	68ac      	ldr	r4, [r5, #8]
 800a760:	e7cf      	b.n	800a702 <__swbuf_r+0x1a>
 800a762:	4b09      	ldr	r3, [pc, #36]	; (800a788 <__swbuf_r+0xa0>)
 800a764:	429c      	cmp	r4, r3
 800a766:	bf08      	it	eq
 800a768:	68ec      	ldreq	r4, [r5, #12]
 800a76a:	e7ca      	b.n	800a702 <__swbuf_r+0x1a>
 800a76c:	4621      	mov	r1, r4
 800a76e:	4628      	mov	r0, r5
 800a770:	f000 f80c 	bl	800a78c <__swsetup_r>
 800a774:	2800      	cmp	r0, #0
 800a776:	d0cb      	beq.n	800a710 <__swbuf_r+0x28>
 800a778:	f04f 37ff 	mov.w	r7, #4294967295
 800a77c:	e7ea      	b.n	800a754 <__swbuf_r+0x6c>
 800a77e:	bf00      	nop
 800a780:	0800f45c 	.word	0x0800f45c
 800a784:	0800f47c 	.word	0x0800f47c
 800a788:	0800f43c 	.word	0x0800f43c

0800a78c <__swsetup_r>:
 800a78c:	4b32      	ldr	r3, [pc, #200]	; (800a858 <__swsetup_r+0xcc>)
 800a78e:	b570      	push	{r4, r5, r6, lr}
 800a790:	681d      	ldr	r5, [r3, #0]
 800a792:	4606      	mov	r6, r0
 800a794:	460c      	mov	r4, r1
 800a796:	b125      	cbz	r5, 800a7a2 <__swsetup_r+0x16>
 800a798:	69ab      	ldr	r3, [r5, #24]
 800a79a:	b913      	cbnz	r3, 800a7a2 <__swsetup_r+0x16>
 800a79c:	4628      	mov	r0, r5
 800a79e:	f000 fff5 	bl	800b78c <__sinit>
 800a7a2:	4b2e      	ldr	r3, [pc, #184]	; (800a85c <__swsetup_r+0xd0>)
 800a7a4:	429c      	cmp	r4, r3
 800a7a6:	d10f      	bne.n	800a7c8 <__swsetup_r+0x3c>
 800a7a8:	686c      	ldr	r4, [r5, #4]
 800a7aa:	89a3      	ldrh	r3, [r4, #12]
 800a7ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7b0:	0719      	lsls	r1, r3, #28
 800a7b2:	d42c      	bmi.n	800a80e <__swsetup_r+0x82>
 800a7b4:	06dd      	lsls	r5, r3, #27
 800a7b6:	d411      	bmi.n	800a7dc <__swsetup_r+0x50>
 800a7b8:	2309      	movs	r3, #9
 800a7ba:	6033      	str	r3, [r6, #0]
 800a7bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a7c0:	81a3      	strh	r3, [r4, #12]
 800a7c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c6:	e03e      	b.n	800a846 <__swsetup_r+0xba>
 800a7c8:	4b25      	ldr	r3, [pc, #148]	; (800a860 <__swsetup_r+0xd4>)
 800a7ca:	429c      	cmp	r4, r3
 800a7cc:	d101      	bne.n	800a7d2 <__swsetup_r+0x46>
 800a7ce:	68ac      	ldr	r4, [r5, #8]
 800a7d0:	e7eb      	b.n	800a7aa <__swsetup_r+0x1e>
 800a7d2:	4b24      	ldr	r3, [pc, #144]	; (800a864 <__swsetup_r+0xd8>)
 800a7d4:	429c      	cmp	r4, r3
 800a7d6:	bf08      	it	eq
 800a7d8:	68ec      	ldreq	r4, [r5, #12]
 800a7da:	e7e6      	b.n	800a7aa <__swsetup_r+0x1e>
 800a7dc:	0758      	lsls	r0, r3, #29
 800a7de:	d512      	bpl.n	800a806 <__swsetup_r+0x7a>
 800a7e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7e2:	b141      	cbz	r1, 800a7f6 <__swsetup_r+0x6a>
 800a7e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7e8:	4299      	cmp	r1, r3
 800a7ea:	d002      	beq.n	800a7f2 <__swsetup_r+0x66>
 800a7ec:	4630      	mov	r0, r6
 800a7ee:	f001 fc6d 	bl	800c0cc <_free_r>
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	6363      	str	r3, [r4, #52]	; 0x34
 800a7f6:	89a3      	ldrh	r3, [r4, #12]
 800a7f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a7fc:	81a3      	strh	r3, [r4, #12]
 800a7fe:	2300      	movs	r3, #0
 800a800:	6063      	str	r3, [r4, #4]
 800a802:	6923      	ldr	r3, [r4, #16]
 800a804:	6023      	str	r3, [r4, #0]
 800a806:	89a3      	ldrh	r3, [r4, #12]
 800a808:	f043 0308 	orr.w	r3, r3, #8
 800a80c:	81a3      	strh	r3, [r4, #12]
 800a80e:	6923      	ldr	r3, [r4, #16]
 800a810:	b94b      	cbnz	r3, 800a826 <__swsetup_r+0x9a>
 800a812:	89a3      	ldrh	r3, [r4, #12]
 800a814:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a81c:	d003      	beq.n	800a826 <__swsetup_r+0x9a>
 800a81e:	4621      	mov	r1, r4
 800a820:	4630      	mov	r0, r6
 800a822:	f001 f87d 	bl	800b920 <__smakebuf_r>
 800a826:	89a0      	ldrh	r0, [r4, #12]
 800a828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a82c:	f010 0301 	ands.w	r3, r0, #1
 800a830:	d00a      	beq.n	800a848 <__swsetup_r+0xbc>
 800a832:	2300      	movs	r3, #0
 800a834:	60a3      	str	r3, [r4, #8]
 800a836:	6963      	ldr	r3, [r4, #20]
 800a838:	425b      	negs	r3, r3
 800a83a:	61a3      	str	r3, [r4, #24]
 800a83c:	6923      	ldr	r3, [r4, #16]
 800a83e:	b943      	cbnz	r3, 800a852 <__swsetup_r+0xc6>
 800a840:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a844:	d1ba      	bne.n	800a7bc <__swsetup_r+0x30>
 800a846:	bd70      	pop	{r4, r5, r6, pc}
 800a848:	0781      	lsls	r1, r0, #30
 800a84a:	bf58      	it	pl
 800a84c:	6963      	ldrpl	r3, [r4, #20]
 800a84e:	60a3      	str	r3, [r4, #8]
 800a850:	e7f4      	b.n	800a83c <__swsetup_r+0xb0>
 800a852:	2000      	movs	r0, #0
 800a854:	e7f7      	b.n	800a846 <__swsetup_r+0xba>
 800a856:	bf00      	nop
 800a858:	20000064 	.word	0x20000064
 800a85c:	0800f45c 	.word	0x0800f45c
 800a860:	0800f47c 	.word	0x0800f47c
 800a864:	0800f43c 	.word	0x0800f43c

0800a868 <quorem>:
 800a868:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a86c:	6903      	ldr	r3, [r0, #16]
 800a86e:	690c      	ldr	r4, [r1, #16]
 800a870:	42a3      	cmp	r3, r4
 800a872:	4607      	mov	r7, r0
 800a874:	f2c0 8081 	blt.w	800a97a <quorem+0x112>
 800a878:	3c01      	subs	r4, #1
 800a87a:	f101 0814 	add.w	r8, r1, #20
 800a87e:	f100 0514 	add.w	r5, r0, #20
 800a882:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a886:	9301      	str	r3, [sp, #4]
 800a888:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a88c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a890:	3301      	adds	r3, #1
 800a892:	429a      	cmp	r2, r3
 800a894:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a898:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a89c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a8a0:	d331      	bcc.n	800a906 <quorem+0x9e>
 800a8a2:	f04f 0e00 	mov.w	lr, #0
 800a8a6:	4640      	mov	r0, r8
 800a8a8:	46ac      	mov	ip, r5
 800a8aa:	46f2      	mov	sl, lr
 800a8ac:	f850 2b04 	ldr.w	r2, [r0], #4
 800a8b0:	b293      	uxth	r3, r2
 800a8b2:	fb06 e303 	mla	r3, r6, r3, lr
 800a8b6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	ebaa 0303 	sub.w	r3, sl, r3
 800a8c0:	0c12      	lsrs	r2, r2, #16
 800a8c2:	f8dc a000 	ldr.w	sl, [ip]
 800a8c6:	fb06 e202 	mla	r2, r6, r2, lr
 800a8ca:	fa13 f38a 	uxtah	r3, r3, sl
 800a8ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a8d2:	fa1f fa82 	uxth.w	sl, r2
 800a8d6:	f8dc 2000 	ldr.w	r2, [ip]
 800a8da:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a8de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8e8:	4581      	cmp	r9, r0
 800a8ea:	f84c 3b04 	str.w	r3, [ip], #4
 800a8ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a8f2:	d2db      	bcs.n	800a8ac <quorem+0x44>
 800a8f4:	f855 300b 	ldr.w	r3, [r5, fp]
 800a8f8:	b92b      	cbnz	r3, 800a906 <quorem+0x9e>
 800a8fa:	9b01      	ldr	r3, [sp, #4]
 800a8fc:	3b04      	subs	r3, #4
 800a8fe:	429d      	cmp	r5, r3
 800a900:	461a      	mov	r2, r3
 800a902:	d32e      	bcc.n	800a962 <quorem+0xfa>
 800a904:	613c      	str	r4, [r7, #16]
 800a906:	4638      	mov	r0, r7
 800a908:	f001 fad0 	bl	800beac <__mcmp>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	db24      	blt.n	800a95a <quorem+0xf2>
 800a910:	3601      	adds	r6, #1
 800a912:	4628      	mov	r0, r5
 800a914:	f04f 0c00 	mov.w	ip, #0
 800a918:	f858 2b04 	ldr.w	r2, [r8], #4
 800a91c:	f8d0 e000 	ldr.w	lr, [r0]
 800a920:	b293      	uxth	r3, r2
 800a922:	ebac 0303 	sub.w	r3, ip, r3
 800a926:	0c12      	lsrs	r2, r2, #16
 800a928:	fa13 f38e 	uxtah	r3, r3, lr
 800a92c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a930:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a934:	b29b      	uxth	r3, r3
 800a936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a93a:	45c1      	cmp	r9, r8
 800a93c:	f840 3b04 	str.w	r3, [r0], #4
 800a940:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a944:	d2e8      	bcs.n	800a918 <quorem+0xb0>
 800a946:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a94a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a94e:	b922      	cbnz	r2, 800a95a <quorem+0xf2>
 800a950:	3b04      	subs	r3, #4
 800a952:	429d      	cmp	r5, r3
 800a954:	461a      	mov	r2, r3
 800a956:	d30a      	bcc.n	800a96e <quorem+0x106>
 800a958:	613c      	str	r4, [r7, #16]
 800a95a:	4630      	mov	r0, r6
 800a95c:	b003      	add	sp, #12
 800a95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a962:	6812      	ldr	r2, [r2, #0]
 800a964:	3b04      	subs	r3, #4
 800a966:	2a00      	cmp	r2, #0
 800a968:	d1cc      	bne.n	800a904 <quorem+0x9c>
 800a96a:	3c01      	subs	r4, #1
 800a96c:	e7c7      	b.n	800a8fe <quorem+0x96>
 800a96e:	6812      	ldr	r2, [r2, #0]
 800a970:	3b04      	subs	r3, #4
 800a972:	2a00      	cmp	r2, #0
 800a974:	d1f0      	bne.n	800a958 <quorem+0xf0>
 800a976:	3c01      	subs	r4, #1
 800a978:	e7eb      	b.n	800a952 <quorem+0xea>
 800a97a:	2000      	movs	r0, #0
 800a97c:	e7ee      	b.n	800a95c <quorem+0xf4>
	...

0800a980 <_dtoa_r>:
 800a980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a984:	ed2d 8b02 	vpush	{d8}
 800a988:	ec57 6b10 	vmov	r6, r7, d0
 800a98c:	b095      	sub	sp, #84	; 0x54
 800a98e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a990:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a994:	9105      	str	r1, [sp, #20]
 800a996:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a99a:	4604      	mov	r4, r0
 800a99c:	9209      	str	r2, [sp, #36]	; 0x24
 800a99e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9a0:	b975      	cbnz	r5, 800a9c0 <_dtoa_r+0x40>
 800a9a2:	2010      	movs	r0, #16
 800a9a4:	f000 fffc 	bl	800b9a0 <malloc>
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	6260      	str	r0, [r4, #36]	; 0x24
 800a9ac:	b920      	cbnz	r0, 800a9b8 <_dtoa_r+0x38>
 800a9ae:	4bb2      	ldr	r3, [pc, #712]	; (800ac78 <_dtoa_r+0x2f8>)
 800a9b0:	21ea      	movs	r1, #234	; 0xea
 800a9b2:	48b2      	ldr	r0, [pc, #712]	; (800ac7c <_dtoa_r+0x2fc>)
 800a9b4:	f001 fdf4 	bl	800c5a0 <__assert_func>
 800a9b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a9bc:	6005      	str	r5, [r0, #0]
 800a9be:	60c5      	str	r5, [r0, #12]
 800a9c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9c2:	6819      	ldr	r1, [r3, #0]
 800a9c4:	b151      	cbz	r1, 800a9dc <_dtoa_r+0x5c>
 800a9c6:	685a      	ldr	r2, [r3, #4]
 800a9c8:	604a      	str	r2, [r1, #4]
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	4093      	lsls	r3, r2
 800a9ce:	608b      	str	r3, [r1, #8]
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f001 f82d 	bl	800ba30 <_Bfree>
 800a9d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9d8:	2200      	movs	r2, #0
 800a9da:	601a      	str	r2, [r3, #0]
 800a9dc:	1e3b      	subs	r3, r7, #0
 800a9de:	bfb9      	ittee	lt
 800a9e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a9e4:	9303      	strlt	r3, [sp, #12]
 800a9e6:	2300      	movge	r3, #0
 800a9e8:	f8c8 3000 	strge.w	r3, [r8]
 800a9ec:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a9f0:	4ba3      	ldr	r3, [pc, #652]	; (800ac80 <_dtoa_r+0x300>)
 800a9f2:	bfbc      	itt	lt
 800a9f4:	2201      	movlt	r2, #1
 800a9f6:	f8c8 2000 	strlt.w	r2, [r8]
 800a9fa:	ea33 0309 	bics.w	r3, r3, r9
 800a9fe:	d11b      	bne.n	800aa38 <_dtoa_r+0xb8>
 800aa00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa02:	f242 730f 	movw	r3, #9999	; 0x270f
 800aa06:	6013      	str	r3, [r2, #0]
 800aa08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa0c:	4333      	orrs	r3, r6
 800aa0e:	f000 857a 	beq.w	800b506 <_dtoa_r+0xb86>
 800aa12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa14:	b963      	cbnz	r3, 800aa30 <_dtoa_r+0xb0>
 800aa16:	4b9b      	ldr	r3, [pc, #620]	; (800ac84 <_dtoa_r+0x304>)
 800aa18:	e024      	b.n	800aa64 <_dtoa_r+0xe4>
 800aa1a:	4b9b      	ldr	r3, [pc, #620]	; (800ac88 <_dtoa_r+0x308>)
 800aa1c:	9300      	str	r3, [sp, #0]
 800aa1e:	3308      	adds	r3, #8
 800aa20:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aa22:	6013      	str	r3, [r2, #0]
 800aa24:	9800      	ldr	r0, [sp, #0]
 800aa26:	b015      	add	sp, #84	; 0x54
 800aa28:	ecbd 8b02 	vpop	{d8}
 800aa2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa30:	4b94      	ldr	r3, [pc, #592]	; (800ac84 <_dtoa_r+0x304>)
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	3303      	adds	r3, #3
 800aa36:	e7f3      	b.n	800aa20 <_dtoa_r+0xa0>
 800aa38:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	ec51 0b17 	vmov	r0, r1, d7
 800aa42:	2300      	movs	r3, #0
 800aa44:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800aa48:	f7f6 f84e 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa4c:	4680      	mov	r8, r0
 800aa4e:	b158      	cbz	r0, 800aa68 <_dtoa_r+0xe8>
 800aa50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa52:	2301      	movs	r3, #1
 800aa54:	6013      	str	r3, [r2, #0]
 800aa56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	f000 8551 	beq.w	800b500 <_dtoa_r+0xb80>
 800aa5e:	488b      	ldr	r0, [pc, #556]	; (800ac8c <_dtoa_r+0x30c>)
 800aa60:	6018      	str	r0, [r3, #0]
 800aa62:	1e43      	subs	r3, r0, #1
 800aa64:	9300      	str	r3, [sp, #0]
 800aa66:	e7dd      	b.n	800aa24 <_dtoa_r+0xa4>
 800aa68:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800aa6c:	aa12      	add	r2, sp, #72	; 0x48
 800aa6e:	a913      	add	r1, sp, #76	; 0x4c
 800aa70:	4620      	mov	r0, r4
 800aa72:	f001 fabf 	bl	800bff4 <__d2b>
 800aa76:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa7a:	4683      	mov	fp, r0
 800aa7c:	2d00      	cmp	r5, #0
 800aa7e:	d07c      	beq.n	800ab7a <_dtoa_r+0x1fa>
 800aa80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa82:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800aa86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa8a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800aa8e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800aa92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800aa96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aa9a:	4b7d      	ldr	r3, [pc, #500]	; (800ac90 <_dtoa_r+0x310>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	4639      	mov	r1, r7
 800aaa2:	f7f5 fc01 	bl	80002a8 <__aeabi_dsub>
 800aaa6:	a36e      	add	r3, pc, #440	; (adr r3, 800ac60 <_dtoa_r+0x2e0>)
 800aaa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaac:	f7f5 fdb4 	bl	8000618 <__aeabi_dmul>
 800aab0:	a36d      	add	r3, pc, #436	; (adr r3, 800ac68 <_dtoa_r+0x2e8>)
 800aab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab6:	f7f5 fbf9 	bl	80002ac <__adddf3>
 800aaba:	4606      	mov	r6, r0
 800aabc:	4628      	mov	r0, r5
 800aabe:	460f      	mov	r7, r1
 800aac0:	f7f5 fd40 	bl	8000544 <__aeabi_i2d>
 800aac4:	a36a      	add	r3, pc, #424	; (adr r3, 800ac70 <_dtoa_r+0x2f0>)
 800aac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaca:	f7f5 fda5 	bl	8000618 <__aeabi_dmul>
 800aace:	4602      	mov	r2, r0
 800aad0:	460b      	mov	r3, r1
 800aad2:	4630      	mov	r0, r6
 800aad4:	4639      	mov	r1, r7
 800aad6:	f7f5 fbe9 	bl	80002ac <__adddf3>
 800aada:	4606      	mov	r6, r0
 800aadc:	460f      	mov	r7, r1
 800aade:	f7f6 f84b 	bl	8000b78 <__aeabi_d2iz>
 800aae2:	2200      	movs	r2, #0
 800aae4:	4682      	mov	sl, r0
 800aae6:	2300      	movs	r3, #0
 800aae8:	4630      	mov	r0, r6
 800aaea:	4639      	mov	r1, r7
 800aaec:	f7f6 f806 	bl	8000afc <__aeabi_dcmplt>
 800aaf0:	b148      	cbz	r0, 800ab06 <_dtoa_r+0x186>
 800aaf2:	4650      	mov	r0, sl
 800aaf4:	f7f5 fd26 	bl	8000544 <__aeabi_i2d>
 800aaf8:	4632      	mov	r2, r6
 800aafa:	463b      	mov	r3, r7
 800aafc:	f7f5 fff4 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab00:	b908      	cbnz	r0, 800ab06 <_dtoa_r+0x186>
 800ab02:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab06:	f1ba 0f16 	cmp.w	sl, #22
 800ab0a:	d854      	bhi.n	800abb6 <_dtoa_r+0x236>
 800ab0c:	4b61      	ldr	r3, [pc, #388]	; (800ac94 <_dtoa_r+0x314>)
 800ab0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ab12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ab1a:	f7f5 ffef 	bl	8000afc <__aeabi_dcmplt>
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	d04b      	beq.n	800abba <_dtoa_r+0x23a>
 800ab22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab26:	2300      	movs	r3, #0
 800ab28:	930e      	str	r3, [sp, #56]	; 0x38
 800ab2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab2c:	1b5d      	subs	r5, r3, r5
 800ab2e:	1e6b      	subs	r3, r5, #1
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	bf43      	ittte	mi
 800ab34:	2300      	movmi	r3, #0
 800ab36:	f1c5 0801 	rsbmi	r8, r5, #1
 800ab3a:	9304      	strmi	r3, [sp, #16]
 800ab3c:	f04f 0800 	movpl.w	r8, #0
 800ab40:	f1ba 0f00 	cmp.w	sl, #0
 800ab44:	db3b      	blt.n	800abbe <_dtoa_r+0x23e>
 800ab46:	9b04      	ldr	r3, [sp, #16]
 800ab48:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800ab4c:	4453      	add	r3, sl
 800ab4e:	9304      	str	r3, [sp, #16]
 800ab50:	2300      	movs	r3, #0
 800ab52:	9306      	str	r3, [sp, #24]
 800ab54:	9b05      	ldr	r3, [sp, #20]
 800ab56:	2b09      	cmp	r3, #9
 800ab58:	d869      	bhi.n	800ac2e <_dtoa_r+0x2ae>
 800ab5a:	2b05      	cmp	r3, #5
 800ab5c:	bfc4      	itt	gt
 800ab5e:	3b04      	subgt	r3, #4
 800ab60:	9305      	strgt	r3, [sp, #20]
 800ab62:	9b05      	ldr	r3, [sp, #20]
 800ab64:	f1a3 0302 	sub.w	r3, r3, #2
 800ab68:	bfcc      	ite	gt
 800ab6a:	2500      	movgt	r5, #0
 800ab6c:	2501      	movle	r5, #1
 800ab6e:	2b03      	cmp	r3, #3
 800ab70:	d869      	bhi.n	800ac46 <_dtoa_r+0x2c6>
 800ab72:	e8df f003 	tbb	[pc, r3]
 800ab76:	4e2c      	.short	0x4e2c
 800ab78:	5a4c      	.short	0x5a4c
 800ab7a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ab7e:	441d      	add	r5, r3
 800ab80:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ab84:	2b20      	cmp	r3, #32
 800ab86:	bfc1      	itttt	gt
 800ab88:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ab8c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ab90:	fa09 f303 	lslgt.w	r3, r9, r3
 800ab94:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ab98:	bfda      	itte	le
 800ab9a:	f1c3 0320 	rsble	r3, r3, #32
 800ab9e:	fa06 f003 	lslle.w	r0, r6, r3
 800aba2:	4318      	orrgt	r0, r3
 800aba4:	f7f5 fcbe 	bl	8000524 <__aeabi_ui2d>
 800aba8:	2301      	movs	r3, #1
 800abaa:	4606      	mov	r6, r0
 800abac:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800abb0:	3d01      	subs	r5, #1
 800abb2:	9310      	str	r3, [sp, #64]	; 0x40
 800abb4:	e771      	b.n	800aa9a <_dtoa_r+0x11a>
 800abb6:	2301      	movs	r3, #1
 800abb8:	e7b6      	b.n	800ab28 <_dtoa_r+0x1a8>
 800abba:	900e      	str	r0, [sp, #56]	; 0x38
 800abbc:	e7b5      	b.n	800ab2a <_dtoa_r+0x1aa>
 800abbe:	f1ca 0300 	rsb	r3, sl, #0
 800abc2:	9306      	str	r3, [sp, #24]
 800abc4:	2300      	movs	r3, #0
 800abc6:	eba8 080a 	sub.w	r8, r8, sl
 800abca:	930d      	str	r3, [sp, #52]	; 0x34
 800abcc:	e7c2      	b.n	800ab54 <_dtoa_r+0x1d4>
 800abce:	2300      	movs	r3, #0
 800abd0:	9308      	str	r3, [sp, #32]
 800abd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	dc39      	bgt.n	800ac4c <_dtoa_r+0x2cc>
 800abd8:	f04f 0901 	mov.w	r9, #1
 800abdc:	f8cd 9004 	str.w	r9, [sp, #4]
 800abe0:	464b      	mov	r3, r9
 800abe2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800abe6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800abe8:	2200      	movs	r2, #0
 800abea:	6042      	str	r2, [r0, #4]
 800abec:	2204      	movs	r2, #4
 800abee:	f102 0614 	add.w	r6, r2, #20
 800abf2:	429e      	cmp	r6, r3
 800abf4:	6841      	ldr	r1, [r0, #4]
 800abf6:	d92f      	bls.n	800ac58 <_dtoa_r+0x2d8>
 800abf8:	4620      	mov	r0, r4
 800abfa:	f000 fed9 	bl	800b9b0 <_Balloc>
 800abfe:	9000      	str	r0, [sp, #0]
 800ac00:	2800      	cmp	r0, #0
 800ac02:	d14b      	bne.n	800ac9c <_dtoa_r+0x31c>
 800ac04:	4b24      	ldr	r3, [pc, #144]	; (800ac98 <_dtoa_r+0x318>)
 800ac06:	4602      	mov	r2, r0
 800ac08:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ac0c:	e6d1      	b.n	800a9b2 <_dtoa_r+0x32>
 800ac0e:	2301      	movs	r3, #1
 800ac10:	e7de      	b.n	800abd0 <_dtoa_r+0x250>
 800ac12:	2300      	movs	r3, #0
 800ac14:	9308      	str	r3, [sp, #32]
 800ac16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac18:	eb0a 0903 	add.w	r9, sl, r3
 800ac1c:	f109 0301 	add.w	r3, r9, #1
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	9301      	str	r3, [sp, #4]
 800ac24:	bfb8      	it	lt
 800ac26:	2301      	movlt	r3, #1
 800ac28:	e7dd      	b.n	800abe6 <_dtoa_r+0x266>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e7f2      	b.n	800ac14 <_dtoa_r+0x294>
 800ac2e:	2501      	movs	r5, #1
 800ac30:	2300      	movs	r3, #0
 800ac32:	9305      	str	r3, [sp, #20]
 800ac34:	9508      	str	r5, [sp, #32]
 800ac36:	f04f 39ff 	mov.w	r9, #4294967295
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f8cd 9004 	str.w	r9, [sp, #4]
 800ac40:	2312      	movs	r3, #18
 800ac42:	9209      	str	r2, [sp, #36]	; 0x24
 800ac44:	e7cf      	b.n	800abe6 <_dtoa_r+0x266>
 800ac46:	2301      	movs	r3, #1
 800ac48:	9308      	str	r3, [sp, #32]
 800ac4a:	e7f4      	b.n	800ac36 <_dtoa_r+0x2b6>
 800ac4c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ac50:	f8cd 9004 	str.w	r9, [sp, #4]
 800ac54:	464b      	mov	r3, r9
 800ac56:	e7c6      	b.n	800abe6 <_dtoa_r+0x266>
 800ac58:	3101      	adds	r1, #1
 800ac5a:	6041      	str	r1, [r0, #4]
 800ac5c:	0052      	lsls	r2, r2, #1
 800ac5e:	e7c6      	b.n	800abee <_dtoa_r+0x26e>
 800ac60:	636f4361 	.word	0x636f4361
 800ac64:	3fd287a7 	.word	0x3fd287a7
 800ac68:	8b60c8b3 	.word	0x8b60c8b3
 800ac6c:	3fc68a28 	.word	0x3fc68a28
 800ac70:	509f79fb 	.word	0x509f79fb
 800ac74:	3fd34413 	.word	0x3fd34413
 800ac78:	0800f3b5 	.word	0x0800f3b5
 800ac7c:	0800f3cc 	.word	0x0800f3cc
 800ac80:	7ff00000 	.word	0x7ff00000
 800ac84:	0800f3b1 	.word	0x0800f3b1
 800ac88:	0800f3a8 	.word	0x0800f3a8
 800ac8c:	0800f385 	.word	0x0800f385
 800ac90:	3ff80000 	.word	0x3ff80000
 800ac94:	0800f528 	.word	0x0800f528
 800ac98:	0800f42b 	.word	0x0800f42b
 800ac9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac9e:	9a00      	ldr	r2, [sp, #0]
 800aca0:	601a      	str	r2, [r3, #0]
 800aca2:	9b01      	ldr	r3, [sp, #4]
 800aca4:	2b0e      	cmp	r3, #14
 800aca6:	f200 80ad 	bhi.w	800ae04 <_dtoa_r+0x484>
 800acaa:	2d00      	cmp	r5, #0
 800acac:	f000 80aa 	beq.w	800ae04 <_dtoa_r+0x484>
 800acb0:	f1ba 0f00 	cmp.w	sl, #0
 800acb4:	dd36      	ble.n	800ad24 <_dtoa_r+0x3a4>
 800acb6:	4ac3      	ldr	r2, [pc, #780]	; (800afc4 <_dtoa_r+0x644>)
 800acb8:	f00a 030f 	and.w	r3, sl, #15
 800acbc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800acc0:	ed93 7b00 	vldr	d7, [r3]
 800acc4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800acc8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800accc:	eeb0 8a47 	vmov.f32	s16, s14
 800acd0:	eef0 8a67 	vmov.f32	s17, s15
 800acd4:	d016      	beq.n	800ad04 <_dtoa_r+0x384>
 800acd6:	4bbc      	ldr	r3, [pc, #752]	; (800afc8 <_dtoa_r+0x648>)
 800acd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800acdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ace0:	f7f5 fdc4 	bl	800086c <__aeabi_ddiv>
 800ace4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ace8:	f007 070f 	and.w	r7, r7, #15
 800acec:	2503      	movs	r5, #3
 800acee:	4eb6      	ldr	r6, [pc, #728]	; (800afc8 <_dtoa_r+0x648>)
 800acf0:	b957      	cbnz	r7, 800ad08 <_dtoa_r+0x388>
 800acf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acf6:	ec53 2b18 	vmov	r2, r3, d8
 800acfa:	f7f5 fdb7 	bl	800086c <__aeabi_ddiv>
 800acfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad02:	e029      	b.n	800ad58 <_dtoa_r+0x3d8>
 800ad04:	2502      	movs	r5, #2
 800ad06:	e7f2      	b.n	800acee <_dtoa_r+0x36e>
 800ad08:	07f9      	lsls	r1, r7, #31
 800ad0a:	d508      	bpl.n	800ad1e <_dtoa_r+0x39e>
 800ad0c:	ec51 0b18 	vmov	r0, r1, d8
 800ad10:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ad14:	f7f5 fc80 	bl	8000618 <__aeabi_dmul>
 800ad18:	ec41 0b18 	vmov	d8, r0, r1
 800ad1c:	3501      	adds	r5, #1
 800ad1e:	107f      	asrs	r7, r7, #1
 800ad20:	3608      	adds	r6, #8
 800ad22:	e7e5      	b.n	800acf0 <_dtoa_r+0x370>
 800ad24:	f000 80a6 	beq.w	800ae74 <_dtoa_r+0x4f4>
 800ad28:	f1ca 0600 	rsb	r6, sl, #0
 800ad2c:	4ba5      	ldr	r3, [pc, #660]	; (800afc4 <_dtoa_r+0x644>)
 800ad2e:	4fa6      	ldr	r7, [pc, #664]	; (800afc8 <_dtoa_r+0x648>)
 800ad30:	f006 020f 	and.w	r2, r6, #15
 800ad34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ad40:	f7f5 fc6a 	bl	8000618 <__aeabi_dmul>
 800ad44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad48:	1136      	asrs	r6, r6, #4
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	2502      	movs	r5, #2
 800ad4e:	2e00      	cmp	r6, #0
 800ad50:	f040 8085 	bne.w	800ae5e <_dtoa_r+0x4de>
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1d2      	bne.n	800acfe <_dtoa_r+0x37e>
 800ad58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f000 808c 	beq.w	800ae78 <_dtoa_r+0x4f8>
 800ad60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ad64:	4b99      	ldr	r3, [pc, #612]	; (800afcc <_dtoa_r+0x64c>)
 800ad66:	2200      	movs	r2, #0
 800ad68:	4630      	mov	r0, r6
 800ad6a:	4639      	mov	r1, r7
 800ad6c:	f7f5 fec6 	bl	8000afc <__aeabi_dcmplt>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	f000 8081 	beq.w	800ae78 <_dtoa_r+0x4f8>
 800ad76:	9b01      	ldr	r3, [sp, #4]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d07d      	beq.n	800ae78 <_dtoa_r+0x4f8>
 800ad7c:	f1b9 0f00 	cmp.w	r9, #0
 800ad80:	dd3c      	ble.n	800adfc <_dtoa_r+0x47c>
 800ad82:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ad86:	9307      	str	r3, [sp, #28]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	4b91      	ldr	r3, [pc, #580]	; (800afd0 <_dtoa_r+0x650>)
 800ad8c:	4630      	mov	r0, r6
 800ad8e:	4639      	mov	r1, r7
 800ad90:	f7f5 fc42 	bl	8000618 <__aeabi_dmul>
 800ad94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad98:	3501      	adds	r5, #1
 800ad9a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800ad9e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ada2:	4628      	mov	r0, r5
 800ada4:	f7f5 fbce 	bl	8000544 <__aeabi_i2d>
 800ada8:	4632      	mov	r2, r6
 800adaa:	463b      	mov	r3, r7
 800adac:	f7f5 fc34 	bl	8000618 <__aeabi_dmul>
 800adb0:	4b88      	ldr	r3, [pc, #544]	; (800afd4 <_dtoa_r+0x654>)
 800adb2:	2200      	movs	r2, #0
 800adb4:	f7f5 fa7a 	bl	80002ac <__adddf3>
 800adb8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800adbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adc0:	9303      	str	r3, [sp, #12]
 800adc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d15c      	bne.n	800ae82 <_dtoa_r+0x502>
 800adc8:	4b83      	ldr	r3, [pc, #524]	; (800afd8 <_dtoa_r+0x658>)
 800adca:	2200      	movs	r2, #0
 800adcc:	4630      	mov	r0, r6
 800adce:	4639      	mov	r1, r7
 800add0:	f7f5 fa6a 	bl	80002a8 <__aeabi_dsub>
 800add4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800add8:	4606      	mov	r6, r0
 800adda:	460f      	mov	r7, r1
 800addc:	f7f5 feac 	bl	8000b38 <__aeabi_dcmpgt>
 800ade0:	2800      	cmp	r0, #0
 800ade2:	f040 8296 	bne.w	800b312 <_dtoa_r+0x992>
 800ade6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800adea:	4630      	mov	r0, r6
 800adec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800adf0:	4639      	mov	r1, r7
 800adf2:	f7f5 fe83 	bl	8000afc <__aeabi_dcmplt>
 800adf6:	2800      	cmp	r0, #0
 800adf8:	f040 8288 	bne.w	800b30c <_dtoa_r+0x98c>
 800adfc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ae00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	f2c0 8158 	blt.w	800b0bc <_dtoa_r+0x73c>
 800ae0c:	f1ba 0f0e 	cmp.w	sl, #14
 800ae10:	f300 8154 	bgt.w	800b0bc <_dtoa_r+0x73c>
 800ae14:	4b6b      	ldr	r3, [pc, #428]	; (800afc4 <_dtoa_r+0x644>)
 800ae16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ae1a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f280 80e3 	bge.w	800afec <_dtoa_r+0x66c>
 800ae26:	9b01      	ldr	r3, [sp, #4]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	f300 80df 	bgt.w	800afec <_dtoa_r+0x66c>
 800ae2e:	f040 826d 	bne.w	800b30c <_dtoa_r+0x98c>
 800ae32:	4b69      	ldr	r3, [pc, #420]	; (800afd8 <_dtoa_r+0x658>)
 800ae34:	2200      	movs	r2, #0
 800ae36:	4640      	mov	r0, r8
 800ae38:	4649      	mov	r1, r9
 800ae3a:	f7f5 fbed 	bl	8000618 <__aeabi_dmul>
 800ae3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ae42:	f7f5 fe6f 	bl	8000b24 <__aeabi_dcmpge>
 800ae46:	9e01      	ldr	r6, [sp, #4]
 800ae48:	4637      	mov	r7, r6
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	f040 8243 	bne.w	800b2d6 <_dtoa_r+0x956>
 800ae50:	9d00      	ldr	r5, [sp, #0]
 800ae52:	2331      	movs	r3, #49	; 0x31
 800ae54:	f805 3b01 	strb.w	r3, [r5], #1
 800ae58:	f10a 0a01 	add.w	sl, sl, #1
 800ae5c:	e23f      	b.n	800b2de <_dtoa_r+0x95e>
 800ae5e:	07f2      	lsls	r2, r6, #31
 800ae60:	d505      	bpl.n	800ae6e <_dtoa_r+0x4ee>
 800ae62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae66:	f7f5 fbd7 	bl	8000618 <__aeabi_dmul>
 800ae6a:	3501      	adds	r5, #1
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	1076      	asrs	r6, r6, #1
 800ae70:	3708      	adds	r7, #8
 800ae72:	e76c      	b.n	800ad4e <_dtoa_r+0x3ce>
 800ae74:	2502      	movs	r5, #2
 800ae76:	e76f      	b.n	800ad58 <_dtoa_r+0x3d8>
 800ae78:	9b01      	ldr	r3, [sp, #4]
 800ae7a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ae7e:	930c      	str	r3, [sp, #48]	; 0x30
 800ae80:	e78d      	b.n	800ad9e <_dtoa_r+0x41e>
 800ae82:	9900      	ldr	r1, [sp, #0]
 800ae84:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ae86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae88:	4b4e      	ldr	r3, [pc, #312]	; (800afc4 <_dtoa_r+0x644>)
 800ae8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae8e:	4401      	add	r1, r0
 800ae90:	9102      	str	r1, [sp, #8]
 800ae92:	9908      	ldr	r1, [sp, #32]
 800ae94:	eeb0 8a47 	vmov.f32	s16, s14
 800ae98:	eef0 8a67 	vmov.f32	s17, s15
 800ae9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aea0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d045      	beq.n	800af34 <_dtoa_r+0x5b4>
 800aea8:	494c      	ldr	r1, [pc, #304]	; (800afdc <_dtoa_r+0x65c>)
 800aeaa:	2000      	movs	r0, #0
 800aeac:	f7f5 fcde 	bl	800086c <__aeabi_ddiv>
 800aeb0:	ec53 2b18 	vmov	r2, r3, d8
 800aeb4:	f7f5 f9f8 	bl	80002a8 <__aeabi_dsub>
 800aeb8:	9d00      	ldr	r5, [sp, #0]
 800aeba:	ec41 0b18 	vmov	d8, r0, r1
 800aebe:	4639      	mov	r1, r7
 800aec0:	4630      	mov	r0, r6
 800aec2:	f7f5 fe59 	bl	8000b78 <__aeabi_d2iz>
 800aec6:	900c      	str	r0, [sp, #48]	; 0x30
 800aec8:	f7f5 fb3c 	bl	8000544 <__aeabi_i2d>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	4630      	mov	r0, r6
 800aed2:	4639      	mov	r1, r7
 800aed4:	f7f5 f9e8 	bl	80002a8 <__aeabi_dsub>
 800aed8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeda:	3330      	adds	r3, #48	; 0x30
 800aedc:	f805 3b01 	strb.w	r3, [r5], #1
 800aee0:	ec53 2b18 	vmov	r2, r3, d8
 800aee4:	4606      	mov	r6, r0
 800aee6:	460f      	mov	r7, r1
 800aee8:	f7f5 fe08 	bl	8000afc <__aeabi_dcmplt>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d165      	bne.n	800afbc <_dtoa_r+0x63c>
 800aef0:	4632      	mov	r2, r6
 800aef2:	463b      	mov	r3, r7
 800aef4:	4935      	ldr	r1, [pc, #212]	; (800afcc <_dtoa_r+0x64c>)
 800aef6:	2000      	movs	r0, #0
 800aef8:	f7f5 f9d6 	bl	80002a8 <__aeabi_dsub>
 800aefc:	ec53 2b18 	vmov	r2, r3, d8
 800af00:	f7f5 fdfc 	bl	8000afc <__aeabi_dcmplt>
 800af04:	2800      	cmp	r0, #0
 800af06:	f040 80b9 	bne.w	800b07c <_dtoa_r+0x6fc>
 800af0a:	9b02      	ldr	r3, [sp, #8]
 800af0c:	429d      	cmp	r5, r3
 800af0e:	f43f af75 	beq.w	800adfc <_dtoa_r+0x47c>
 800af12:	4b2f      	ldr	r3, [pc, #188]	; (800afd0 <_dtoa_r+0x650>)
 800af14:	ec51 0b18 	vmov	r0, r1, d8
 800af18:	2200      	movs	r2, #0
 800af1a:	f7f5 fb7d 	bl	8000618 <__aeabi_dmul>
 800af1e:	4b2c      	ldr	r3, [pc, #176]	; (800afd0 <_dtoa_r+0x650>)
 800af20:	ec41 0b18 	vmov	d8, r0, r1
 800af24:	2200      	movs	r2, #0
 800af26:	4630      	mov	r0, r6
 800af28:	4639      	mov	r1, r7
 800af2a:	f7f5 fb75 	bl	8000618 <__aeabi_dmul>
 800af2e:	4606      	mov	r6, r0
 800af30:	460f      	mov	r7, r1
 800af32:	e7c4      	b.n	800aebe <_dtoa_r+0x53e>
 800af34:	ec51 0b17 	vmov	r0, r1, d7
 800af38:	f7f5 fb6e 	bl	8000618 <__aeabi_dmul>
 800af3c:	9b02      	ldr	r3, [sp, #8]
 800af3e:	9d00      	ldr	r5, [sp, #0]
 800af40:	930c      	str	r3, [sp, #48]	; 0x30
 800af42:	ec41 0b18 	vmov	d8, r0, r1
 800af46:	4639      	mov	r1, r7
 800af48:	4630      	mov	r0, r6
 800af4a:	f7f5 fe15 	bl	8000b78 <__aeabi_d2iz>
 800af4e:	9011      	str	r0, [sp, #68]	; 0x44
 800af50:	f7f5 faf8 	bl	8000544 <__aeabi_i2d>
 800af54:	4602      	mov	r2, r0
 800af56:	460b      	mov	r3, r1
 800af58:	4630      	mov	r0, r6
 800af5a:	4639      	mov	r1, r7
 800af5c:	f7f5 f9a4 	bl	80002a8 <__aeabi_dsub>
 800af60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af62:	3330      	adds	r3, #48	; 0x30
 800af64:	f805 3b01 	strb.w	r3, [r5], #1
 800af68:	9b02      	ldr	r3, [sp, #8]
 800af6a:	429d      	cmp	r5, r3
 800af6c:	4606      	mov	r6, r0
 800af6e:	460f      	mov	r7, r1
 800af70:	f04f 0200 	mov.w	r2, #0
 800af74:	d134      	bne.n	800afe0 <_dtoa_r+0x660>
 800af76:	4b19      	ldr	r3, [pc, #100]	; (800afdc <_dtoa_r+0x65c>)
 800af78:	ec51 0b18 	vmov	r0, r1, d8
 800af7c:	f7f5 f996 	bl	80002ac <__adddf3>
 800af80:	4602      	mov	r2, r0
 800af82:	460b      	mov	r3, r1
 800af84:	4630      	mov	r0, r6
 800af86:	4639      	mov	r1, r7
 800af88:	f7f5 fdd6 	bl	8000b38 <__aeabi_dcmpgt>
 800af8c:	2800      	cmp	r0, #0
 800af8e:	d175      	bne.n	800b07c <_dtoa_r+0x6fc>
 800af90:	ec53 2b18 	vmov	r2, r3, d8
 800af94:	4911      	ldr	r1, [pc, #68]	; (800afdc <_dtoa_r+0x65c>)
 800af96:	2000      	movs	r0, #0
 800af98:	f7f5 f986 	bl	80002a8 <__aeabi_dsub>
 800af9c:	4602      	mov	r2, r0
 800af9e:	460b      	mov	r3, r1
 800afa0:	4630      	mov	r0, r6
 800afa2:	4639      	mov	r1, r7
 800afa4:	f7f5 fdaa 	bl	8000afc <__aeabi_dcmplt>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	f43f af27 	beq.w	800adfc <_dtoa_r+0x47c>
 800afae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800afb0:	1e6b      	subs	r3, r5, #1
 800afb2:	930c      	str	r3, [sp, #48]	; 0x30
 800afb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800afb8:	2b30      	cmp	r3, #48	; 0x30
 800afba:	d0f8      	beq.n	800afae <_dtoa_r+0x62e>
 800afbc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800afc0:	e04a      	b.n	800b058 <_dtoa_r+0x6d8>
 800afc2:	bf00      	nop
 800afc4:	0800f528 	.word	0x0800f528
 800afc8:	0800f500 	.word	0x0800f500
 800afcc:	3ff00000 	.word	0x3ff00000
 800afd0:	40240000 	.word	0x40240000
 800afd4:	401c0000 	.word	0x401c0000
 800afd8:	40140000 	.word	0x40140000
 800afdc:	3fe00000 	.word	0x3fe00000
 800afe0:	4baf      	ldr	r3, [pc, #700]	; (800b2a0 <_dtoa_r+0x920>)
 800afe2:	f7f5 fb19 	bl	8000618 <__aeabi_dmul>
 800afe6:	4606      	mov	r6, r0
 800afe8:	460f      	mov	r7, r1
 800afea:	e7ac      	b.n	800af46 <_dtoa_r+0x5c6>
 800afec:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aff0:	9d00      	ldr	r5, [sp, #0]
 800aff2:	4642      	mov	r2, r8
 800aff4:	464b      	mov	r3, r9
 800aff6:	4630      	mov	r0, r6
 800aff8:	4639      	mov	r1, r7
 800affa:	f7f5 fc37 	bl	800086c <__aeabi_ddiv>
 800affe:	f7f5 fdbb 	bl	8000b78 <__aeabi_d2iz>
 800b002:	9002      	str	r0, [sp, #8]
 800b004:	f7f5 fa9e 	bl	8000544 <__aeabi_i2d>
 800b008:	4642      	mov	r2, r8
 800b00a:	464b      	mov	r3, r9
 800b00c:	f7f5 fb04 	bl	8000618 <__aeabi_dmul>
 800b010:	4602      	mov	r2, r0
 800b012:	460b      	mov	r3, r1
 800b014:	4630      	mov	r0, r6
 800b016:	4639      	mov	r1, r7
 800b018:	f7f5 f946 	bl	80002a8 <__aeabi_dsub>
 800b01c:	9e02      	ldr	r6, [sp, #8]
 800b01e:	9f01      	ldr	r7, [sp, #4]
 800b020:	3630      	adds	r6, #48	; 0x30
 800b022:	f805 6b01 	strb.w	r6, [r5], #1
 800b026:	9e00      	ldr	r6, [sp, #0]
 800b028:	1bae      	subs	r6, r5, r6
 800b02a:	42b7      	cmp	r7, r6
 800b02c:	4602      	mov	r2, r0
 800b02e:	460b      	mov	r3, r1
 800b030:	d137      	bne.n	800b0a2 <_dtoa_r+0x722>
 800b032:	f7f5 f93b 	bl	80002ac <__adddf3>
 800b036:	4642      	mov	r2, r8
 800b038:	464b      	mov	r3, r9
 800b03a:	4606      	mov	r6, r0
 800b03c:	460f      	mov	r7, r1
 800b03e:	f7f5 fd7b 	bl	8000b38 <__aeabi_dcmpgt>
 800b042:	b9c8      	cbnz	r0, 800b078 <_dtoa_r+0x6f8>
 800b044:	4642      	mov	r2, r8
 800b046:	464b      	mov	r3, r9
 800b048:	4630      	mov	r0, r6
 800b04a:	4639      	mov	r1, r7
 800b04c:	f7f5 fd4c 	bl	8000ae8 <__aeabi_dcmpeq>
 800b050:	b110      	cbz	r0, 800b058 <_dtoa_r+0x6d8>
 800b052:	9b02      	ldr	r3, [sp, #8]
 800b054:	07d9      	lsls	r1, r3, #31
 800b056:	d40f      	bmi.n	800b078 <_dtoa_r+0x6f8>
 800b058:	4620      	mov	r0, r4
 800b05a:	4659      	mov	r1, fp
 800b05c:	f000 fce8 	bl	800ba30 <_Bfree>
 800b060:	2300      	movs	r3, #0
 800b062:	702b      	strb	r3, [r5, #0]
 800b064:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b066:	f10a 0001 	add.w	r0, sl, #1
 800b06a:	6018      	str	r0, [r3, #0]
 800b06c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f43f acd8 	beq.w	800aa24 <_dtoa_r+0xa4>
 800b074:	601d      	str	r5, [r3, #0]
 800b076:	e4d5      	b.n	800aa24 <_dtoa_r+0xa4>
 800b078:	f8cd a01c 	str.w	sl, [sp, #28]
 800b07c:	462b      	mov	r3, r5
 800b07e:	461d      	mov	r5, r3
 800b080:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b084:	2a39      	cmp	r2, #57	; 0x39
 800b086:	d108      	bne.n	800b09a <_dtoa_r+0x71a>
 800b088:	9a00      	ldr	r2, [sp, #0]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d1f7      	bne.n	800b07e <_dtoa_r+0x6fe>
 800b08e:	9a07      	ldr	r2, [sp, #28]
 800b090:	9900      	ldr	r1, [sp, #0]
 800b092:	3201      	adds	r2, #1
 800b094:	9207      	str	r2, [sp, #28]
 800b096:	2230      	movs	r2, #48	; 0x30
 800b098:	700a      	strb	r2, [r1, #0]
 800b09a:	781a      	ldrb	r2, [r3, #0]
 800b09c:	3201      	adds	r2, #1
 800b09e:	701a      	strb	r2, [r3, #0]
 800b0a0:	e78c      	b.n	800afbc <_dtoa_r+0x63c>
 800b0a2:	4b7f      	ldr	r3, [pc, #508]	; (800b2a0 <_dtoa_r+0x920>)
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	f7f5 fab7 	bl	8000618 <__aeabi_dmul>
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	460f      	mov	r7, r1
 800b0b2:	f7f5 fd19 	bl	8000ae8 <__aeabi_dcmpeq>
 800b0b6:	2800      	cmp	r0, #0
 800b0b8:	d09b      	beq.n	800aff2 <_dtoa_r+0x672>
 800b0ba:	e7cd      	b.n	800b058 <_dtoa_r+0x6d8>
 800b0bc:	9a08      	ldr	r2, [sp, #32]
 800b0be:	2a00      	cmp	r2, #0
 800b0c0:	f000 80c4 	beq.w	800b24c <_dtoa_r+0x8cc>
 800b0c4:	9a05      	ldr	r2, [sp, #20]
 800b0c6:	2a01      	cmp	r2, #1
 800b0c8:	f300 80a8 	bgt.w	800b21c <_dtoa_r+0x89c>
 800b0cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0ce:	2a00      	cmp	r2, #0
 800b0d0:	f000 80a0 	beq.w	800b214 <_dtoa_r+0x894>
 800b0d4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b0d8:	9e06      	ldr	r6, [sp, #24]
 800b0da:	4645      	mov	r5, r8
 800b0dc:	9a04      	ldr	r2, [sp, #16]
 800b0de:	2101      	movs	r1, #1
 800b0e0:	441a      	add	r2, r3
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	4498      	add	r8, r3
 800b0e6:	9204      	str	r2, [sp, #16]
 800b0e8:	f000 fd5e 	bl	800bba8 <__i2b>
 800b0ec:	4607      	mov	r7, r0
 800b0ee:	2d00      	cmp	r5, #0
 800b0f0:	dd0b      	ble.n	800b10a <_dtoa_r+0x78a>
 800b0f2:	9b04      	ldr	r3, [sp, #16]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	dd08      	ble.n	800b10a <_dtoa_r+0x78a>
 800b0f8:	42ab      	cmp	r3, r5
 800b0fa:	9a04      	ldr	r2, [sp, #16]
 800b0fc:	bfa8      	it	ge
 800b0fe:	462b      	movge	r3, r5
 800b100:	eba8 0803 	sub.w	r8, r8, r3
 800b104:	1aed      	subs	r5, r5, r3
 800b106:	1ad3      	subs	r3, r2, r3
 800b108:	9304      	str	r3, [sp, #16]
 800b10a:	9b06      	ldr	r3, [sp, #24]
 800b10c:	b1fb      	cbz	r3, 800b14e <_dtoa_r+0x7ce>
 800b10e:	9b08      	ldr	r3, [sp, #32]
 800b110:	2b00      	cmp	r3, #0
 800b112:	f000 809f 	beq.w	800b254 <_dtoa_r+0x8d4>
 800b116:	2e00      	cmp	r6, #0
 800b118:	dd11      	ble.n	800b13e <_dtoa_r+0x7be>
 800b11a:	4639      	mov	r1, r7
 800b11c:	4632      	mov	r2, r6
 800b11e:	4620      	mov	r0, r4
 800b120:	f000 fdfe 	bl	800bd20 <__pow5mult>
 800b124:	465a      	mov	r2, fp
 800b126:	4601      	mov	r1, r0
 800b128:	4607      	mov	r7, r0
 800b12a:	4620      	mov	r0, r4
 800b12c:	f000 fd52 	bl	800bbd4 <__multiply>
 800b130:	4659      	mov	r1, fp
 800b132:	9007      	str	r0, [sp, #28]
 800b134:	4620      	mov	r0, r4
 800b136:	f000 fc7b 	bl	800ba30 <_Bfree>
 800b13a:	9b07      	ldr	r3, [sp, #28]
 800b13c:	469b      	mov	fp, r3
 800b13e:	9b06      	ldr	r3, [sp, #24]
 800b140:	1b9a      	subs	r2, r3, r6
 800b142:	d004      	beq.n	800b14e <_dtoa_r+0x7ce>
 800b144:	4659      	mov	r1, fp
 800b146:	4620      	mov	r0, r4
 800b148:	f000 fdea 	bl	800bd20 <__pow5mult>
 800b14c:	4683      	mov	fp, r0
 800b14e:	2101      	movs	r1, #1
 800b150:	4620      	mov	r0, r4
 800b152:	f000 fd29 	bl	800bba8 <__i2b>
 800b156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b158:	2b00      	cmp	r3, #0
 800b15a:	4606      	mov	r6, r0
 800b15c:	dd7c      	ble.n	800b258 <_dtoa_r+0x8d8>
 800b15e:	461a      	mov	r2, r3
 800b160:	4601      	mov	r1, r0
 800b162:	4620      	mov	r0, r4
 800b164:	f000 fddc 	bl	800bd20 <__pow5mult>
 800b168:	9b05      	ldr	r3, [sp, #20]
 800b16a:	2b01      	cmp	r3, #1
 800b16c:	4606      	mov	r6, r0
 800b16e:	dd76      	ble.n	800b25e <_dtoa_r+0x8de>
 800b170:	2300      	movs	r3, #0
 800b172:	9306      	str	r3, [sp, #24]
 800b174:	6933      	ldr	r3, [r6, #16]
 800b176:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b17a:	6918      	ldr	r0, [r3, #16]
 800b17c:	f000 fcc4 	bl	800bb08 <__hi0bits>
 800b180:	f1c0 0020 	rsb	r0, r0, #32
 800b184:	9b04      	ldr	r3, [sp, #16]
 800b186:	4418      	add	r0, r3
 800b188:	f010 001f 	ands.w	r0, r0, #31
 800b18c:	f000 8086 	beq.w	800b29c <_dtoa_r+0x91c>
 800b190:	f1c0 0320 	rsb	r3, r0, #32
 800b194:	2b04      	cmp	r3, #4
 800b196:	dd7f      	ble.n	800b298 <_dtoa_r+0x918>
 800b198:	f1c0 001c 	rsb	r0, r0, #28
 800b19c:	9b04      	ldr	r3, [sp, #16]
 800b19e:	4403      	add	r3, r0
 800b1a0:	4480      	add	r8, r0
 800b1a2:	4405      	add	r5, r0
 800b1a4:	9304      	str	r3, [sp, #16]
 800b1a6:	f1b8 0f00 	cmp.w	r8, #0
 800b1aa:	dd05      	ble.n	800b1b8 <_dtoa_r+0x838>
 800b1ac:	4659      	mov	r1, fp
 800b1ae:	4642      	mov	r2, r8
 800b1b0:	4620      	mov	r0, r4
 800b1b2:	f000 fe0f 	bl	800bdd4 <__lshift>
 800b1b6:	4683      	mov	fp, r0
 800b1b8:	9b04      	ldr	r3, [sp, #16]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	dd05      	ble.n	800b1ca <_dtoa_r+0x84a>
 800b1be:	4631      	mov	r1, r6
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	f000 fe06 	bl	800bdd4 <__lshift>
 800b1c8:	4606      	mov	r6, r0
 800b1ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d069      	beq.n	800b2a4 <_dtoa_r+0x924>
 800b1d0:	4631      	mov	r1, r6
 800b1d2:	4658      	mov	r0, fp
 800b1d4:	f000 fe6a 	bl	800beac <__mcmp>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	da63      	bge.n	800b2a4 <_dtoa_r+0x924>
 800b1dc:	2300      	movs	r3, #0
 800b1de:	4659      	mov	r1, fp
 800b1e0:	220a      	movs	r2, #10
 800b1e2:	4620      	mov	r0, r4
 800b1e4:	f000 fc46 	bl	800ba74 <__multadd>
 800b1e8:	9b08      	ldr	r3, [sp, #32]
 800b1ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1ee:	4683      	mov	fp, r0
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	f000 818f 	beq.w	800b514 <_dtoa_r+0xb94>
 800b1f6:	4639      	mov	r1, r7
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	220a      	movs	r2, #10
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	f000 fc39 	bl	800ba74 <__multadd>
 800b202:	f1b9 0f00 	cmp.w	r9, #0
 800b206:	4607      	mov	r7, r0
 800b208:	f300 808e 	bgt.w	800b328 <_dtoa_r+0x9a8>
 800b20c:	9b05      	ldr	r3, [sp, #20]
 800b20e:	2b02      	cmp	r3, #2
 800b210:	dc50      	bgt.n	800b2b4 <_dtoa_r+0x934>
 800b212:	e089      	b.n	800b328 <_dtoa_r+0x9a8>
 800b214:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b216:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b21a:	e75d      	b.n	800b0d8 <_dtoa_r+0x758>
 800b21c:	9b01      	ldr	r3, [sp, #4]
 800b21e:	1e5e      	subs	r6, r3, #1
 800b220:	9b06      	ldr	r3, [sp, #24]
 800b222:	42b3      	cmp	r3, r6
 800b224:	bfbf      	itttt	lt
 800b226:	9b06      	ldrlt	r3, [sp, #24]
 800b228:	9606      	strlt	r6, [sp, #24]
 800b22a:	1af2      	sublt	r2, r6, r3
 800b22c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b22e:	bfb6      	itet	lt
 800b230:	189b      	addlt	r3, r3, r2
 800b232:	1b9e      	subge	r6, r3, r6
 800b234:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b236:	9b01      	ldr	r3, [sp, #4]
 800b238:	bfb8      	it	lt
 800b23a:	2600      	movlt	r6, #0
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	bfb5      	itete	lt
 800b240:	eba8 0503 	sublt.w	r5, r8, r3
 800b244:	9b01      	ldrge	r3, [sp, #4]
 800b246:	2300      	movlt	r3, #0
 800b248:	4645      	movge	r5, r8
 800b24a:	e747      	b.n	800b0dc <_dtoa_r+0x75c>
 800b24c:	9e06      	ldr	r6, [sp, #24]
 800b24e:	9f08      	ldr	r7, [sp, #32]
 800b250:	4645      	mov	r5, r8
 800b252:	e74c      	b.n	800b0ee <_dtoa_r+0x76e>
 800b254:	9a06      	ldr	r2, [sp, #24]
 800b256:	e775      	b.n	800b144 <_dtoa_r+0x7c4>
 800b258:	9b05      	ldr	r3, [sp, #20]
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	dc18      	bgt.n	800b290 <_dtoa_r+0x910>
 800b25e:	9b02      	ldr	r3, [sp, #8]
 800b260:	b9b3      	cbnz	r3, 800b290 <_dtoa_r+0x910>
 800b262:	9b03      	ldr	r3, [sp, #12]
 800b264:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b268:	b9a3      	cbnz	r3, 800b294 <_dtoa_r+0x914>
 800b26a:	9b03      	ldr	r3, [sp, #12]
 800b26c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b270:	0d1b      	lsrs	r3, r3, #20
 800b272:	051b      	lsls	r3, r3, #20
 800b274:	b12b      	cbz	r3, 800b282 <_dtoa_r+0x902>
 800b276:	9b04      	ldr	r3, [sp, #16]
 800b278:	3301      	adds	r3, #1
 800b27a:	9304      	str	r3, [sp, #16]
 800b27c:	f108 0801 	add.w	r8, r8, #1
 800b280:	2301      	movs	r3, #1
 800b282:	9306      	str	r3, [sp, #24]
 800b284:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b286:	2b00      	cmp	r3, #0
 800b288:	f47f af74 	bne.w	800b174 <_dtoa_r+0x7f4>
 800b28c:	2001      	movs	r0, #1
 800b28e:	e779      	b.n	800b184 <_dtoa_r+0x804>
 800b290:	2300      	movs	r3, #0
 800b292:	e7f6      	b.n	800b282 <_dtoa_r+0x902>
 800b294:	9b02      	ldr	r3, [sp, #8]
 800b296:	e7f4      	b.n	800b282 <_dtoa_r+0x902>
 800b298:	d085      	beq.n	800b1a6 <_dtoa_r+0x826>
 800b29a:	4618      	mov	r0, r3
 800b29c:	301c      	adds	r0, #28
 800b29e:	e77d      	b.n	800b19c <_dtoa_r+0x81c>
 800b2a0:	40240000 	.word	0x40240000
 800b2a4:	9b01      	ldr	r3, [sp, #4]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	dc38      	bgt.n	800b31c <_dtoa_r+0x99c>
 800b2aa:	9b05      	ldr	r3, [sp, #20]
 800b2ac:	2b02      	cmp	r3, #2
 800b2ae:	dd35      	ble.n	800b31c <_dtoa_r+0x99c>
 800b2b0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b2b4:	f1b9 0f00 	cmp.w	r9, #0
 800b2b8:	d10d      	bne.n	800b2d6 <_dtoa_r+0x956>
 800b2ba:	4631      	mov	r1, r6
 800b2bc:	464b      	mov	r3, r9
 800b2be:	2205      	movs	r2, #5
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f000 fbd7 	bl	800ba74 <__multadd>
 800b2c6:	4601      	mov	r1, r0
 800b2c8:	4606      	mov	r6, r0
 800b2ca:	4658      	mov	r0, fp
 800b2cc:	f000 fdee 	bl	800beac <__mcmp>
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	f73f adbd 	bgt.w	800ae50 <_dtoa_r+0x4d0>
 800b2d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2d8:	9d00      	ldr	r5, [sp, #0]
 800b2da:	ea6f 0a03 	mvn.w	sl, r3
 800b2de:	f04f 0800 	mov.w	r8, #0
 800b2e2:	4631      	mov	r1, r6
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	f000 fba3 	bl	800ba30 <_Bfree>
 800b2ea:	2f00      	cmp	r7, #0
 800b2ec:	f43f aeb4 	beq.w	800b058 <_dtoa_r+0x6d8>
 800b2f0:	f1b8 0f00 	cmp.w	r8, #0
 800b2f4:	d005      	beq.n	800b302 <_dtoa_r+0x982>
 800b2f6:	45b8      	cmp	r8, r7
 800b2f8:	d003      	beq.n	800b302 <_dtoa_r+0x982>
 800b2fa:	4641      	mov	r1, r8
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f000 fb97 	bl	800ba30 <_Bfree>
 800b302:	4639      	mov	r1, r7
 800b304:	4620      	mov	r0, r4
 800b306:	f000 fb93 	bl	800ba30 <_Bfree>
 800b30a:	e6a5      	b.n	800b058 <_dtoa_r+0x6d8>
 800b30c:	2600      	movs	r6, #0
 800b30e:	4637      	mov	r7, r6
 800b310:	e7e1      	b.n	800b2d6 <_dtoa_r+0x956>
 800b312:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b314:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b318:	4637      	mov	r7, r6
 800b31a:	e599      	b.n	800ae50 <_dtoa_r+0x4d0>
 800b31c:	9b08      	ldr	r3, [sp, #32]
 800b31e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b322:	2b00      	cmp	r3, #0
 800b324:	f000 80fd 	beq.w	800b522 <_dtoa_r+0xba2>
 800b328:	2d00      	cmp	r5, #0
 800b32a:	dd05      	ble.n	800b338 <_dtoa_r+0x9b8>
 800b32c:	4639      	mov	r1, r7
 800b32e:	462a      	mov	r2, r5
 800b330:	4620      	mov	r0, r4
 800b332:	f000 fd4f 	bl	800bdd4 <__lshift>
 800b336:	4607      	mov	r7, r0
 800b338:	9b06      	ldr	r3, [sp, #24]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d05c      	beq.n	800b3f8 <_dtoa_r+0xa78>
 800b33e:	6879      	ldr	r1, [r7, #4]
 800b340:	4620      	mov	r0, r4
 800b342:	f000 fb35 	bl	800b9b0 <_Balloc>
 800b346:	4605      	mov	r5, r0
 800b348:	b928      	cbnz	r0, 800b356 <_dtoa_r+0x9d6>
 800b34a:	4b80      	ldr	r3, [pc, #512]	; (800b54c <_dtoa_r+0xbcc>)
 800b34c:	4602      	mov	r2, r0
 800b34e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b352:	f7ff bb2e 	b.w	800a9b2 <_dtoa_r+0x32>
 800b356:	693a      	ldr	r2, [r7, #16]
 800b358:	3202      	adds	r2, #2
 800b35a:	0092      	lsls	r2, r2, #2
 800b35c:	f107 010c 	add.w	r1, r7, #12
 800b360:	300c      	adds	r0, #12
 800b362:	f7fe fd29 	bl	8009db8 <memcpy>
 800b366:	2201      	movs	r2, #1
 800b368:	4629      	mov	r1, r5
 800b36a:	4620      	mov	r0, r4
 800b36c:	f000 fd32 	bl	800bdd4 <__lshift>
 800b370:	9b00      	ldr	r3, [sp, #0]
 800b372:	3301      	adds	r3, #1
 800b374:	9301      	str	r3, [sp, #4]
 800b376:	9b00      	ldr	r3, [sp, #0]
 800b378:	444b      	add	r3, r9
 800b37a:	9307      	str	r3, [sp, #28]
 800b37c:	9b02      	ldr	r3, [sp, #8]
 800b37e:	f003 0301 	and.w	r3, r3, #1
 800b382:	46b8      	mov	r8, r7
 800b384:	9306      	str	r3, [sp, #24]
 800b386:	4607      	mov	r7, r0
 800b388:	9b01      	ldr	r3, [sp, #4]
 800b38a:	4631      	mov	r1, r6
 800b38c:	3b01      	subs	r3, #1
 800b38e:	4658      	mov	r0, fp
 800b390:	9302      	str	r3, [sp, #8]
 800b392:	f7ff fa69 	bl	800a868 <quorem>
 800b396:	4603      	mov	r3, r0
 800b398:	3330      	adds	r3, #48	; 0x30
 800b39a:	9004      	str	r0, [sp, #16]
 800b39c:	4641      	mov	r1, r8
 800b39e:	4658      	mov	r0, fp
 800b3a0:	9308      	str	r3, [sp, #32]
 800b3a2:	f000 fd83 	bl	800beac <__mcmp>
 800b3a6:	463a      	mov	r2, r7
 800b3a8:	4681      	mov	r9, r0
 800b3aa:	4631      	mov	r1, r6
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f000 fd99 	bl	800bee4 <__mdiff>
 800b3b2:	68c2      	ldr	r2, [r0, #12]
 800b3b4:	9b08      	ldr	r3, [sp, #32]
 800b3b6:	4605      	mov	r5, r0
 800b3b8:	bb02      	cbnz	r2, 800b3fc <_dtoa_r+0xa7c>
 800b3ba:	4601      	mov	r1, r0
 800b3bc:	4658      	mov	r0, fp
 800b3be:	f000 fd75 	bl	800beac <__mcmp>
 800b3c2:	9b08      	ldr	r3, [sp, #32]
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	4620      	mov	r0, r4
 800b3ca:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b3ce:	f000 fb2f 	bl	800ba30 <_Bfree>
 800b3d2:	9b05      	ldr	r3, [sp, #20]
 800b3d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3d6:	9d01      	ldr	r5, [sp, #4]
 800b3d8:	ea43 0102 	orr.w	r1, r3, r2
 800b3dc:	9b06      	ldr	r3, [sp, #24]
 800b3de:	430b      	orrs	r3, r1
 800b3e0:	9b08      	ldr	r3, [sp, #32]
 800b3e2:	d10d      	bne.n	800b400 <_dtoa_r+0xa80>
 800b3e4:	2b39      	cmp	r3, #57	; 0x39
 800b3e6:	d029      	beq.n	800b43c <_dtoa_r+0xabc>
 800b3e8:	f1b9 0f00 	cmp.w	r9, #0
 800b3ec:	dd01      	ble.n	800b3f2 <_dtoa_r+0xa72>
 800b3ee:	9b04      	ldr	r3, [sp, #16]
 800b3f0:	3331      	adds	r3, #49	; 0x31
 800b3f2:	9a02      	ldr	r2, [sp, #8]
 800b3f4:	7013      	strb	r3, [r2, #0]
 800b3f6:	e774      	b.n	800b2e2 <_dtoa_r+0x962>
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	e7b9      	b.n	800b370 <_dtoa_r+0x9f0>
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	e7e2      	b.n	800b3c6 <_dtoa_r+0xa46>
 800b400:	f1b9 0f00 	cmp.w	r9, #0
 800b404:	db06      	blt.n	800b414 <_dtoa_r+0xa94>
 800b406:	9905      	ldr	r1, [sp, #20]
 800b408:	ea41 0909 	orr.w	r9, r1, r9
 800b40c:	9906      	ldr	r1, [sp, #24]
 800b40e:	ea59 0101 	orrs.w	r1, r9, r1
 800b412:	d120      	bne.n	800b456 <_dtoa_r+0xad6>
 800b414:	2a00      	cmp	r2, #0
 800b416:	ddec      	ble.n	800b3f2 <_dtoa_r+0xa72>
 800b418:	4659      	mov	r1, fp
 800b41a:	2201      	movs	r2, #1
 800b41c:	4620      	mov	r0, r4
 800b41e:	9301      	str	r3, [sp, #4]
 800b420:	f000 fcd8 	bl	800bdd4 <__lshift>
 800b424:	4631      	mov	r1, r6
 800b426:	4683      	mov	fp, r0
 800b428:	f000 fd40 	bl	800beac <__mcmp>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	9b01      	ldr	r3, [sp, #4]
 800b430:	dc02      	bgt.n	800b438 <_dtoa_r+0xab8>
 800b432:	d1de      	bne.n	800b3f2 <_dtoa_r+0xa72>
 800b434:	07da      	lsls	r2, r3, #31
 800b436:	d5dc      	bpl.n	800b3f2 <_dtoa_r+0xa72>
 800b438:	2b39      	cmp	r3, #57	; 0x39
 800b43a:	d1d8      	bne.n	800b3ee <_dtoa_r+0xa6e>
 800b43c:	9a02      	ldr	r2, [sp, #8]
 800b43e:	2339      	movs	r3, #57	; 0x39
 800b440:	7013      	strb	r3, [r2, #0]
 800b442:	462b      	mov	r3, r5
 800b444:	461d      	mov	r5, r3
 800b446:	3b01      	subs	r3, #1
 800b448:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b44c:	2a39      	cmp	r2, #57	; 0x39
 800b44e:	d050      	beq.n	800b4f2 <_dtoa_r+0xb72>
 800b450:	3201      	adds	r2, #1
 800b452:	701a      	strb	r2, [r3, #0]
 800b454:	e745      	b.n	800b2e2 <_dtoa_r+0x962>
 800b456:	2a00      	cmp	r2, #0
 800b458:	dd03      	ble.n	800b462 <_dtoa_r+0xae2>
 800b45a:	2b39      	cmp	r3, #57	; 0x39
 800b45c:	d0ee      	beq.n	800b43c <_dtoa_r+0xabc>
 800b45e:	3301      	adds	r3, #1
 800b460:	e7c7      	b.n	800b3f2 <_dtoa_r+0xa72>
 800b462:	9a01      	ldr	r2, [sp, #4]
 800b464:	9907      	ldr	r1, [sp, #28]
 800b466:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b46a:	428a      	cmp	r2, r1
 800b46c:	d02a      	beq.n	800b4c4 <_dtoa_r+0xb44>
 800b46e:	4659      	mov	r1, fp
 800b470:	2300      	movs	r3, #0
 800b472:	220a      	movs	r2, #10
 800b474:	4620      	mov	r0, r4
 800b476:	f000 fafd 	bl	800ba74 <__multadd>
 800b47a:	45b8      	cmp	r8, r7
 800b47c:	4683      	mov	fp, r0
 800b47e:	f04f 0300 	mov.w	r3, #0
 800b482:	f04f 020a 	mov.w	r2, #10
 800b486:	4641      	mov	r1, r8
 800b488:	4620      	mov	r0, r4
 800b48a:	d107      	bne.n	800b49c <_dtoa_r+0xb1c>
 800b48c:	f000 faf2 	bl	800ba74 <__multadd>
 800b490:	4680      	mov	r8, r0
 800b492:	4607      	mov	r7, r0
 800b494:	9b01      	ldr	r3, [sp, #4]
 800b496:	3301      	adds	r3, #1
 800b498:	9301      	str	r3, [sp, #4]
 800b49a:	e775      	b.n	800b388 <_dtoa_r+0xa08>
 800b49c:	f000 faea 	bl	800ba74 <__multadd>
 800b4a0:	4639      	mov	r1, r7
 800b4a2:	4680      	mov	r8, r0
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	220a      	movs	r2, #10
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	f000 fae3 	bl	800ba74 <__multadd>
 800b4ae:	4607      	mov	r7, r0
 800b4b0:	e7f0      	b.n	800b494 <_dtoa_r+0xb14>
 800b4b2:	f1b9 0f00 	cmp.w	r9, #0
 800b4b6:	9a00      	ldr	r2, [sp, #0]
 800b4b8:	bfcc      	ite	gt
 800b4ba:	464d      	movgt	r5, r9
 800b4bc:	2501      	movle	r5, #1
 800b4be:	4415      	add	r5, r2
 800b4c0:	f04f 0800 	mov.w	r8, #0
 800b4c4:	4659      	mov	r1, fp
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	9301      	str	r3, [sp, #4]
 800b4cc:	f000 fc82 	bl	800bdd4 <__lshift>
 800b4d0:	4631      	mov	r1, r6
 800b4d2:	4683      	mov	fp, r0
 800b4d4:	f000 fcea 	bl	800beac <__mcmp>
 800b4d8:	2800      	cmp	r0, #0
 800b4da:	dcb2      	bgt.n	800b442 <_dtoa_r+0xac2>
 800b4dc:	d102      	bne.n	800b4e4 <_dtoa_r+0xb64>
 800b4de:	9b01      	ldr	r3, [sp, #4]
 800b4e0:	07db      	lsls	r3, r3, #31
 800b4e2:	d4ae      	bmi.n	800b442 <_dtoa_r+0xac2>
 800b4e4:	462b      	mov	r3, r5
 800b4e6:	461d      	mov	r5, r3
 800b4e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4ec:	2a30      	cmp	r2, #48	; 0x30
 800b4ee:	d0fa      	beq.n	800b4e6 <_dtoa_r+0xb66>
 800b4f0:	e6f7      	b.n	800b2e2 <_dtoa_r+0x962>
 800b4f2:	9a00      	ldr	r2, [sp, #0]
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d1a5      	bne.n	800b444 <_dtoa_r+0xac4>
 800b4f8:	f10a 0a01 	add.w	sl, sl, #1
 800b4fc:	2331      	movs	r3, #49	; 0x31
 800b4fe:	e779      	b.n	800b3f4 <_dtoa_r+0xa74>
 800b500:	4b13      	ldr	r3, [pc, #76]	; (800b550 <_dtoa_r+0xbd0>)
 800b502:	f7ff baaf 	b.w	800aa64 <_dtoa_r+0xe4>
 800b506:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b508:	2b00      	cmp	r3, #0
 800b50a:	f47f aa86 	bne.w	800aa1a <_dtoa_r+0x9a>
 800b50e:	4b11      	ldr	r3, [pc, #68]	; (800b554 <_dtoa_r+0xbd4>)
 800b510:	f7ff baa8 	b.w	800aa64 <_dtoa_r+0xe4>
 800b514:	f1b9 0f00 	cmp.w	r9, #0
 800b518:	dc03      	bgt.n	800b522 <_dtoa_r+0xba2>
 800b51a:	9b05      	ldr	r3, [sp, #20]
 800b51c:	2b02      	cmp	r3, #2
 800b51e:	f73f aec9 	bgt.w	800b2b4 <_dtoa_r+0x934>
 800b522:	9d00      	ldr	r5, [sp, #0]
 800b524:	4631      	mov	r1, r6
 800b526:	4658      	mov	r0, fp
 800b528:	f7ff f99e 	bl	800a868 <quorem>
 800b52c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b530:	f805 3b01 	strb.w	r3, [r5], #1
 800b534:	9a00      	ldr	r2, [sp, #0]
 800b536:	1aaa      	subs	r2, r5, r2
 800b538:	4591      	cmp	r9, r2
 800b53a:	ddba      	ble.n	800b4b2 <_dtoa_r+0xb32>
 800b53c:	4659      	mov	r1, fp
 800b53e:	2300      	movs	r3, #0
 800b540:	220a      	movs	r2, #10
 800b542:	4620      	mov	r0, r4
 800b544:	f000 fa96 	bl	800ba74 <__multadd>
 800b548:	4683      	mov	fp, r0
 800b54a:	e7eb      	b.n	800b524 <_dtoa_r+0xba4>
 800b54c:	0800f42b 	.word	0x0800f42b
 800b550:	0800f384 	.word	0x0800f384
 800b554:	0800f3a8 	.word	0x0800f3a8

0800b558 <__sflush_r>:
 800b558:	898a      	ldrh	r2, [r1, #12]
 800b55a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b55e:	4605      	mov	r5, r0
 800b560:	0710      	lsls	r0, r2, #28
 800b562:	460c      	mov	r4, r1
 800b564:	d458      	bmi.n	800b618 <__sflush_r+0xc0>
 800b566:	684b      	ldr	r3, [r1, #4]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dc05      	bgt.n	800b578 <__sflush_r+0x20>
 800b56c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b56e:	2b00      	cmp	r3, #0
 800b570:	dc02      	bgt.n	800b578 <__sflush_r+0x20>
 800b572:	2000      	movs	r0, #0
 800b574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b578:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b57a:	2e00      	cmp	r6, #0
 800b57c:	d0f9      	beq.n	800b572 <__sflush_r+0x1a>
 800b57e:	2300      	movs	r3, #0
 800b580:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b584:	682f      	ldr	r7, [r5, #0]
 800b586:	602b      	str	r3, [r5, #0]
 800b588:	d032      	beq.n	800b5f0 <__sflush_r+0x98>
 800b58a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b58c:	89a3      	ldrh	r3, [r4, #12]
 800b58e:	075a      	lsls	r2, r3, #29
 800b590:	d505      	bpl.n	800b59e <__sflush_r+0x46>
 800b592:	6863      	ldr	r3, [r4, #4]
 800b594:	1ac0      	subs	r0, r0, r3
 800b596:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b598:	b10b      	cbz	r3, 800b59e <__sflush_r+0x46>
 800b59a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b59c:	1ac0      	subs	r0, r0, r3
 800b59e:	2300      	movs	r3, #0
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b5a4:	6a21      	ldr	r1, [r4, #32]
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	47b0      	blx	r6
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	89a3      	ldrh	r3, [r4, #12]
 800b5ae:	d106      	bne.n	800b5be <__sflush_r+0x66>
 800b5b0:	6829      	ldr	r1, [r5, #0]
 800b5b2:	291d      	cmp	r1, #29
 800b5b4:	d82c      	bhi.n	800b610 <__sflush_r+0xb8>
 800b5b6:	4a2a      	ldr	r2, [pc, #168]	; (800b660 <__sflush_r+0x108>)
 800b5b8:	40ca      	lsrs	r2, r1
 800b5ba:	07d6      	lsls	r6, r2, #31
 800b5bc:	d528      	bpl.n	800b610 <__sflush_r+0xb8>
 800b5be:	2200      	movs	r2, #0
 800b5c0:	6062      	str	r2, [r4, #4]
 800b5c2:	04d9      	lsls	r1, r3, #19
 800b5c4:	6922      	ldr	r2, [r4, #16]
 800b5c6:	6022      	str	r2, [r4, #0]
 800b5c8:	d504      	bpl.n	800b5d4 <__sflush_r+0x7c>
 800b5ca:	1c42      	adds	r2, r0, #1
 800b5cc:	d101      	bne.n	800b5d2 <__sflush_r+0x7a>
 800b5ce:	682b      	ldr	r3, [r5, #0]
 800b5d0:	b903      	cbnz	r3, 800b5d4 <__sflush_r+0x7c>
 800b5d2:	6560      	str	r0, [r4, #84]	; 0x54
 800b5d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5d6:	602f      	str	r7, [r5, #0]
 800b5d8:	2900      	cmp	r1, #0
 800b5da:	d0ca      	beq.n	800b572 <__sflush_r+0x1a>
 800b5dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b5e0:	4299      	cmp	r1, r3
 800b5e2:	d002      	beq.n	800b5ea <__sflush_r+0x92>
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	f000 fd71 	bl	800c0cc <_free_r>
 800b5ea:	2000      	movs	r0, #0
 800b5ec:	6360      	str	r0, [r4, #52]	; 0x34
 800b5ee:	e7c1      	b.n	800b574 <__sflush_r+0x1c>
 800b5f0:	6a21      	ldr	r1, [r4, #32]
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	4628      	mov	r0, r5
 800b5f6:	47b0      	blx	r6
 800b5f8:	1c41      	adds	r1, r0, #1
 800b5fa:	d1c7      	bne.n	800b58c <__sflush_r+0x34>
 800b5fc:	682b      	ldr	r3, [r5, #0]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d0c4      	beq.n	800b58c <__sflush_r+0x34>
 800b602:	2b1d      	cmp	r3, #29
 800b604:	d001      	beq.n	800b60a <__sflush_r+0xb2>
 800b606:	2b16      	cmp	r3, #22
 800b608:	d101      	bne.n	800b60e <__sflush_r+0xb6>
 800b60a:	602f      	str	r7, [r5, #0]
 800b60c:	e7b1      	b.n	800b572 <__sflush_r+0x1a>
 800b60e:	89a3      	ldrh	r3, [r4, #12]
 800b610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b614:	81a3      	strh	r3, [r4, #12]
 800b616:	e7ad      	b.n	800b574 <__sflush_r+0x1c>
 800b618:	690f      	ldr	r7, [r1, #16]
 800b61a:	2f00      	cmp	r7, #0
 800b61c:	d0a9      	beq.n	800b572 <__sflush_r+0x1a>
 800b61e:	0793      	lsls	r3, r2, #30
 800b620:	680e      	ldr	r6, [r1, #0]
 800b622:	bf08      	it	eq
 800b624:	694b      	ldreq	r3, [r1, #20]
 800b626:	600f      	str	r7, [r1, #0]
 800b628:	bf18      	it	ne
 800b62a:	2300      	movne	r3, #0
 800b62c:	eba6 0807 	sub.w	r8, r6, r7
 800b630:	608b      	str	r3, [r1, #8]
 800b632:	f1b8 0f00 	cmp.w	r8, #0
 800b636:	dd9c      	ble.n	800b572 <__sflush_r+0x1a>
 800b638:	6a21      	ldr	r1, [r4, #32]
 800b63a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b63c:	4643      	mov	r3, r8
 800b63e:	463a      	mov	r2, r7
 800b640:	4628      	mov	r0, r5
 800b642:	47b0      	blx	r6
 800b644:	2800      	cmp	r0, #0
 800b646:	dc06      	bgt.n	800b656 <__sflush_r+0xfe>
 800b648:	89a3      	ldrh	r3, [r4, #12]
 800b64a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b64e:	81a3      	strh	r3, [r4, #12]
 800b650:	f04f 30ff 	mov.w	r0, #4294967295
 800b654:	e78e      	b.n	800b574 <__sflush_r+0x1c>
 800b656:	4407      	add	r7, r0
 800b658:	eba8 0800 	sub.w	r8, r8, r0
 800b65c:	e7e9      	b.n	800b632 <__sflush_r+0xda>
 800b65e:	bf00      	nop
 800b660:	20400001 	.word	0x20400001

0800b664 <_fflush_r>:
 800b664:	b538      	push	{r3, r4, r5, lr}
 800b666:	690b      	ldr	r3, [r1, #16]
 800b668:	4605      	mov	r5, r0
 800b66a:	460c      	mov	r4, r1
 800b66c:	b913      	cbnz	r3, 800b674 <_fflush_r+0x10>
 800b66e:	2500      	movs	r5, #0
 800b670:	4628      	mov	r0, r5
 800b672:	bd38      	pop	{r3, r4, r5, pc}
 800b674:	b118      	cbz	r0, 800b67e <_fflush_r+0x1a>
 800b676:	6983      	ldr	r3, [r0, #24]
 800b678:	b90b      	cbnz	r3, 800b67e <_fflush_r+0x1a>
 800b67a:	f000 f887 	bl	800b78c <__sinit>
 800b67e:	4b14      	ldr	r3, [pc, #80]	; (800b6d0 <_fflush_r+0x6c>)
 800b680:	429c      	cmp	r4, r3
 800b682:	d11b      	bne.n	800b6bc <_fflush_r+0x58>
 800b684:	686c      	ldr	r4, [r5, #4]
 800b686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d0ef      	beq.n	800b66e <_fflush_r+0xa>
 800b68e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b690:	07d0      	lsls	r0, r2, #31
 800b692:	d404      	bmi.n	800b69e <_fflush_r+0x3a>
 800b694:	0599      	lsls	r1, r3, #22
 800b696:	d402      	bmi.n	800b69e <_fflush_r+0x3a>
 800b698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b69a:	f000 f91a 	bl	800b8d2 <__retarget_lock_acquire_recursive>
 800b69e:	4628      	mov	r0, r5
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	f7ff ff59 	bl	800b558 <__sflush_r>
 800b6a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6a8:	07da      	lsls	r2, r3, #31
 800b6aa:	4605      	mov	r5, r0
 800b6ac:	d4e0      	bmi.n	800b670 <_fflush_r+0xc>
 800b6ae:	89a3      	ldrh	r3, [r4, #12]
 800b6b0:	059b      	lsls	r3, r3, #22
 800b6b2:	d4dd      	bmi.n	800b670 <_fflush_r+0xc>
 800b6b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6b6:	f000 f90d 	bl	800b8d4 <__retarget_lock_release_recursive>
 800b6ba:	e7d9      	b.n	800b670 <_fflush_r+0xc>
 800b6bc:	4b05      	ldr	r3, [pc, #20]	; (800b6d4 <_fflush_r+0x70>)
 800b6be:	429c      	cmp	r4, r3
 800b6c0:	d101      	bne.n	800b6c6 <_fflush_r+0x62>
 800b6c2:	68ac      	ldr	r4, [r5, #8]
 800b6c4:	e7df      	b.n	800b686 <_fflush_r+0x22>
 800b6c6:	4b04      	ldr	r3, [pc, #16]	; (800b6d8 <_fflush_r+0x74>)
 800b6c8:	429c      	cmp	r4, r3
 800b6ca:	bf08      	it	eq
 800b6cc:	68ec      	ldreq	r4, [r5, #12]
 800b6ce:	e7da      	b.n	800b686 <_fflush_r+0x22>
 800b6d0:	0800f45c 	.word	0x0800f45c
 800b6d4:	0800f47c 	.word	0x0800f47c
 800b6d8:	0800f43c 	.word	0x0800f43c

0800b6dc <std>:
 800b6dc:	2300      	movs	r3, #0
 800b6de:	b510      	push	{r4, lr}
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	e9c0 3300 	strd	r3, r3, [r0]
 800b6e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b6ea:	6083      	str	r3, [r0, #8]
 800b6ec:	8181      	strh	r1, [r0, #12]
 800b6ee:	6643      	str	r3, [r0, #100]	; 0x64
 800b6f0:	81c2      	strh	r2, [r0, #14]
 800b6f2:	6183      	str	r3, [r0, #24]
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	2208      	movs	r2, #8
 800b6f8:	305c      	adds	r0, #92	; 0x5c
 800b6fa:	f7fe fb6b 	bl	8009dd4 <memset>
 800b6fe:	4b05      	ldr	r3, [pc, #20]	; (800b714 <std+0x38>)
 800b700:	6263      	str	r3, [r4, #36]	; 0x24
 800b702:	4b05      	ldr	r3, [pc, #20]	; (800b718 <std+0x3c>)
 800b704:	62a3      	str	r3, [r4, #40]	; 0x28
 800b706:	4b05      	ldr	r3, [pc, #20]	; (800b71c <std+0x40>)
 800b708:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b70a:	4b05      	ldr	r3, [pc, #20]	; (800b720 <std+0x44>)
 800b70c:	6224      	str	r4, [r4, #32]
 800b70e:	6323      	str	r3, [r4, #48]	; 0x30
 800b710:	bd10      	pop	{r4, pc}
 800b712:	bf00      	nop
 800b714:	0800c4f5 	.word	0x0800c4f5
 800b718:	0800c517 	.word	0x0800c517
 800b71c:	0800c54f 	.word	0x0800c54f
 800b720:	0800c573 	.word	0x0800c573

0800b724 <_cleanup_r>:
 800b724:	4901      	ldr	r1, [pc, #4]	; (800b72c <_cleanup_r+0x8>)
 800b726:	f000 b8af 	b.w	800b888 <_fwalk_reent>
 800b72a:	bf00      	nop
 800b72c:	0800b665 	.word	0x0800b665

0800b730 <__sfmoreglue>:
 800b730:	b570      	push	{r4, r5, r6, lr}
 800b732:	1e4a      	subs	r2, r1, #1
 800b734:	2568      	movs	r5, #104	; 0x68
 800b736:	4355      	muls	r5, r2
 800b738:	460e      	mov	r6, r1
 800b73a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b73e:	f000 fd15 	bl	800c16c <_malloc_r>
 800b742:	4604      	mov	r4, r0
 800b744:	b140      	cbz	r0, 800b758 <__sfmoreglue+0x28>
 800b746:	2100      	movs	r1, #0
 800b748:	e9c0 1600 	strd	r1, r6, [r0]
 800b74c:	300c      	adds	r0, #12
 800b74e:	60a0      	str	r0, [r4, #8]
 800b750:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b754:	f7fe fb3e 	bl	8009dd4 <memset>
 800b758:	4620      	mov	r0, r4
 800b75a:	bd70      	pop	{r4, r5, r6, pc}

0800b75c <__sfp_lock_acquire>:
 800b75c:	4801      	ldr	r0, [pc, #4]	; (800b764 <__sfp_lock_acquire+0x8>)
 800b75e:	f000 b8b8 	b.w	800b8d2 <__retarget_lock_acquire_recursive>
 800b762:	bf00      	nop
 800b764:	20000888 	.word	0x20000888

0800b768 <__sfp_lock_release>:
 800b768:	4801      	ldr	r0, [pc, #4]	; (800b770 <__sfp_lock_release+0x8>)
 800b76a:	f000 b8b3 	b.w	800b8d4 <__retarget_lock_release_recursive>
 800b76e:	bf00      	nop
 800b770:	20000888 	.word	0x20000888

0800b774 <__sinit_lock_acquire>:
 800b774:	4801      	ldr	r0, [pc, #4]	; (800b77c <__sinit_lock_acquire+0x8>)
 800b776:	f000 b8ac 	b.w	800b8d2 <__retarget_lock_acquire_recursive>
 800b77a:	bf00      	nop
 800b77c:	20000883 	.word	0x20000883

0800b780 <__sinit_lock_release>:
 800b780:	4801      	ldr	r0, [pc, #4]	; (800b788 <__sinit_lock_release+0x8>)
 800b782:	f000 b8a7 	b.w	800b8d4 <__retarget_lock_release_recursive>
 800b786:	bf00      	nop
 800b788:	20000883 	.word	0x20000883

0800b78c <__sinit>:
 800b78c:	b510      	push	{r4, lr}
 800b78e:	4604      	mov	r4, r0
 800b790:	f7ff fff0 	bl	800b774 <__sinit_lock_acquire>
 800b794:	69a3      	ldr	r3, [r4, #24]
 800b796:	b11b      	cbz	r3, 800b7a0 <__sinit+0x14>
 800b798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b79c:	f7ff bff0 	b.w	800b780 <__sinit_lock_release>
 800b7a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b7a4:	6523      	str	r3, [r4, #80]	; 0x50
 800b7a6:	4b13      	ldr	r3, [pc, #76]	; (800b7f4 <__sinit+0x68>)
 800b7a8:	4a13      	ldr	r2, [pc, #76]	; (800b7f8 <__sinit+0x6c>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800b7ae:	42a3      	cmp	r3, r4
 800b7b0:	bf04      	itt	eq
 800b7b2:	2301      	moveq	r3, #1
 800b7b4:	61a3      	streq	r3, [r4, #24]
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	f000 f820 	bl	800b7fc <__sfp>
 800b7bc:	6060      	str	r0, [r4, #4]
 800b7be:	4620      	mov	r0, r4
 800b7c0:	f000 f81c 	bl	800b7fc <__sfp>
 800b7c4:	60a0      	str	r0, [r4, #8]
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	f000 f818 	bl	800b7fc <__sfp>
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	60e0      	str	r0, [r4, #12]
 800b7d0:	2104      	movs	r1, #4
 800b7d2:	6860      	ldr	r0, [r4, #4]
 800b7d4:	f7ff ff82 	bl	800b6dc <std>
 800b7d8:	68a0      	ldr	r0, [r4, #8]
 800b7da:	2201      	movs	r2, #1
 800b7dc:	2109      	movs	r1, #9
 800b7de:	f7ff ff7d 	bl	800b6dc <std>
 800b7e2:	68e0      	ldr	r0, [r4, #12]
 800b7e4:	2202      	movs	r2, #2
 800b7e6:	2112      	movs	r1, #18
 800b7e8:	f7ff ff78 	bl	800b6dc <std>
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	61a3      	str	r3, [r4, #24]
 800b7f0:	e7d2      	b.n	800b798 <__sinit+0xc>
 800b7f2:	bf00      	nop
 800b7f4:	0800f370 	.word	0x0800f370
 800b7f8:	0800b725 	.word	0x0800b725

0800b7fc <__sfp>:
 800b7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fe:	4607      	mov	r7, r0
 800b800:	f7ff ffac 	bl	800b75c <__sfp_lock_acquire>
 800b804:	4b1e      	ldr	r3, [pc, #120]	; (800b880 <__sfp+0x84>)
 800b806:	681e      	ldr	r6, [r3, #0]
 800b808:	69b3      	ldr	r3, [r6, #24]
 800b80a:	b913      	cbnz	r3, 800b812 <__sfp+0x16>
 800b80c:	4630      	mov	r0, r6
 800b80e:	f7ff ffbd 	bl	800b78c <__sinit>
 800b812:	3648      	adds	r6, #72	; 0x48
 800b814:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b818:	3b01      	subs	r3, #1
 800b81a:	d503      	bpl.n	800b824 <__sfp+0x28>
 800b81c:	6833      	ldr	r3, [r6, #0]
 800b81e:	b30b      	cbz	r3, 800b864 <__sfp+0x68>
 800b820:	6836      	ldr	r6, [r6, #0]
 800b822:	e7f7      	b.n	800b814 <__sfp+0x18>
 800b824:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b828:	b9d5      	cbnz	r5, 800b860 <__sfp+0x64>
 800b82a:	4b16      	ldr	r3, [pc, #88]	; (800b884 <__sfp+0x88>)
 800b82c:	60e3      	str	r3, [r4, #12]
 800b82e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b832:	6665      	str	r5, [r4, #100]	; 0x64
 800b834:	f000 f84c 	bl	800b8d0 <__retarget_lock_init_recursive>
 800b838:	f7ff ff96 	bl	800b768 <__sfp_lock_release>
 800b83c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b840:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b844:	6025      	str	r5, [r4, #0]
 800b846:	61a5      	str	r5, [r4, #24]
 800b848:	2208      	movs	r2, #8
 800b84a:	4629      	mov	r1, r5
 800b84c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b850:	f7fe fac0 	bl	8009dd4 <memset>
 800b854:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b858:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b85c:	4620      	mov	r0, r4
 800b85e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b860:	3468      	adds	r4, #104	; 0x68
 800b862:	e7d9      	b.n	800b818 <__sfp+0x1c>
 800b864:	2104      	movs	r1, #4
 800b866:	4638      	mov	r0, r7
 800b868:	f7ff ff62 	bl	800b730 <__sfmoreglue>
 800b86c:	4604      	mov	r4, r0
 800b86e:	6030      	str	r0, [r6, #0]
 800b870:	2800      	cmp	r0, #0
 800b872:	d1d5      	bne.n	800b820 <__sfp+0x24>
 800b874:	f7ff ff78 	bl	800b768 <__sfp_lock_release>
 800b878:	230c      	movs	r3, #12
 800b87a:	603b      	str	r3, [r7, #0]
 800b87c:	e7ee      	b.n	800b85c <__sfp+0x60>
 800b87e:	bf00      	nop
 800b880:	0800f370 	.word	0x0800f370
 800b884:	ffff0001 	.word	0xffff0001

0800b888 <_fwalk_reent>:
 800b888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b88c:	4606      	mov	r6, r0
 800b88e:	4688      	mov	r8, r1
 800b890:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b894:	2700      	movs	r7, #0
 800b896:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b89a:	f1b9 0901 	subs.w	r9, r9, #1
 800b89e:	d505      	bpl.n	800b8ac <_fwalk_reent+0x24>
 800b8a0:	6824      	ldr	r4, [r4, #0]
 800b8a2:	2c00      	cmp	r4, #0
 800b8a4:	d1f7      	bne.n	800b896 <_fwalk_reent+0xe>
 800b8a6:	4638      	mov	r0, r7
 800b8a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8ac:	89ab      	ldrh	r3, [r5, #12]
 800b8ae:	2b01      	cmp	r3, #1
 800b8b0:	d907      	bls.n	800b8c2 <_fwalk_reent+0x3a>
 800b8b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	d003      	beq.n	800b8c2 <_fwalk_reent+0x3a>
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	4630      	mov	r0, r6
 800b8be:	47c0      	blx	r8
 800b8c0:	4307      	orrs	r7, r0
 800b8c2:	3568      	adds	r5, #104	; 0x68
 800b8c4:	e7e9      	b.n	800b89a <_fwalk_reent+0x12>
	...

0800b8c8 <_localeconv_r>:
 800b8c8:	4800      	ldr	r0, [pc, #0]	; (800b8cc <_localeconv_r+0x4>)
 800b8ca:	4770      	bx	lr
 800b8cc:	200001b8 	.word	0x200001b8

0800b8d0 <__retarget_lock_init_recursive>:
 800b8d0:	4770      	bx	lr

0800b8d2 <__retarget_lock_acquire_recursive>:
 800b8d2:	4770      	bx	lr

0800b8d4 <__retarget_lock_release_recursive>:
 800b8d4:	4770      	bx	lr

0800b8d6 <__swhatbuf_r>:
 800b8d6:	b570      	push	{r4, r5, r6, lr}
 800b8d8:	460e      	mov	r6, r1
 800b8da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8de:	2900      	cmp	r1, #0
 800b8e0:	b096      	sub	sp, #88	; 0x58
 800b8e2:	4614      	mov	r4, r2
 800b8e4:	461d      	mov	r5, r3
 800b8e6:	da07      	bge.n	800b8f8 <__swhatbuf_r+0x22>
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	602b      	str	r3, [r5, #0]
 800b8ec:	89b3      	ldrh	r3, [r6, #12]
 800b8ee:	061a      	lsls	r2, r3, #24
 800b8f0:	d410      	bmi.n	800b914 <__swhatbuf_r+0x3e>
 800b8f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8f6:	e00e      	b.n	800b916 <__swhatbuf_r+0x40>
 800b8f8:	466a      	mov	r2, sp
 800b8fa:	f000 fe91 	bl	800c620 <_fstat_r>
 800b8fe:	2800      	cmp	r0, #0
 800b900:	dbf2      	blt.n	800b8e8 <__swhatbuf_r+0x12>
 800b902:	9a01      	ldr	r2, [sp, #4]
 800b904:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b908:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b90c:	425a      	negs	r2, r3
 800b90e:	415a      	adcs	r2, r3
 800b910:	602a      	str	r2, [r5, #0]
 800b912:	e7ee      	b.n	800b8f2 <__swhatbuf_r+0x1c>
 800b914:	2340      	movs	r3, #64	; 0x40
 800b916:	2000      	movs	r0, #0
 800b918:	6023      	str	r3, [r4, #0]
 800b91a:	b016      	add	sp, #88	; 0x58
 800b91c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b920 <__smakebuf_r>:
 800b920:	898b      	ldrh	r3, [r1, #12]
 800b922:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b924:	079d      	lsls	r5, r3, #30
 800b926:	4606      	mov	r6, r0
 800b928:	460c      	mov	r4, r1
 800b92a:	d507      	bpl.n	800b93c <__smakebuf_r+0x1c>
 800b92c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b930:	6023      	str	r3, [r4, #0]
 800b932:	6123      	str	r3, [r4, #16]
 800b934:	2301      	movs	r3, #1
 800b936:	6163      	str	r3, [r4, #20]
 800b938:	b002      	add	sp, #8
 800b93a:	bd70      	pop	{r4, r5, r6, pc}
 800b93c:	ab01      	add	r3, sp, #4
 800b93e:	466a      	mov	r2, sp
 800b940:	f7ff ffc9 	bl	800b8d6 <__swhatbuf_r>
 800b944:	9900      	ldr	r1, [sp, #0]
 800b946:	4605      	mov	r5, r0
 800b948:	4630      	mov	r0, r6
 800b94a:	f000 fc0f 	bl	800c16c <_malloc_r>
 800b94e:	b948      	cbnz	r0, 800b964 <__smakebuf_r+0x44>
 800b950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b954:	059a      	lsls	r2, r3, #22
 800b956:	d4ef      	bmi.n	800b938 <__smakebuf_r+0x18>
 800b958:	f023 0303 	bic.w	r3, r3, #3
 800b95c:	f043 0302 	orr.w	r3, r3, #2
 800b960:	81a3      	strh	r3, [r4, #12]
 800b962:	e7e3      	b.n	800b92c <__smakebuf_r+0xc>
 800b964:	4b0d      	ldr	r3, [pc, #52]	; (800b99c <__smakebuf_r+0x7c>)
 800b966:	62b3      	str	r3, [r6, #40]	; 0x28
 800b968:	89a3      	ldrh	r3, [r4, #12]
 800b96a:	6020      	str	r0, [r4, #0]
 800b96c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b970:	81a3      	strh	r3, [r4, #12]
 800b972:	9b00      	ldr	r3, [sp, #0]
 800b974:	6163      	str	r3, [r4, #20]
 800b976:	9b01      	ldr	r3, [sp, #4]
 800b978:	6120      	str	r0, [r4, #16]
 800b97a:	b15b      	cbz	r3, 800b994 <__smakebuf_r+0x74>
 800b97c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b980:	4630      	mov	r0, r6
 800b982:	f000 fe5f 	bl	800c644 <_isatty_r>
 800b986:	b128      	cbz	r0, 800b994 <__smakebuf_r+0x74>
 800b988:	89a3      	ldrh	r3, [r4, #12]
 800b98a:	f023 0303 	bic.w	r3, r3, #3
 800b98e:	f043 0301 	orr.w	r3, r3, #1
 800b992:	81a3      	strh	r3, [r4, #12]
 800b994:	89a0      	ldrh	r0, [r4, #12]
 800b996:	4305      	orrs	r5, r0
 800b998:	81a5      	strh	r5, [r4, #12]
 800b99a:	e7cd      	b.n	800b938 <__smakebuf_r+0x18>
 800b99c:	0800b725 	.word	0x0800b725

0800b9a0 <malloc>:
 800b9a0:	4b02      	ldr	r3, [pc, #8]	; (800b9ac <malloc+0xc>)
 800b9a2:	4601      	mov	r1, r0
 800b9a4:	6818      	ldr	r0, [r3, #0]
 800b9a6:	f000 bbe1 	b.w	800c16c <_malloc_r>
 800b9aa:	bf00      	nop
 800b9ac:	20000064 	.word	0x20000064

0800b9b0 <_Balloc>:
 800b9b0:	b570      	push	{r4, r5, r6, lr}
 800b9b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b9b4:	4604      	mov	r4, r0
 800b9b6:	460d      	mov	r5, r1
 800b9b8:	b976      	cbnz	r6, 800b9d8 <_Balloc+0x28>
 800b9ba:	2010      	movs	r0, #16
 800b9bc:	f7ff fff0 	bl	800b9a0 <malloc>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	6260      	str	r0, [r4, #36]	; 0x24
 800b9c4:	b920      	cbnz	r0, 800b9d0 <_Balloc+0x20>
 800b9c6:	4b18      	ldr	r3, [pc, #96]	; (800ba28 <_Balloc+0x78>)
 800b9c8:	4818      	ldr	r0, [pc, #96]	; (800ba2c <_Balloc+0x7c>)
 800b9ca:	2166      	movs	r1, #102	; 0x66
 800b9cc:	f000 fde8 	bl	800c5a0 <__assert_func>
 800b9d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9d4:	6006      	str	r6, [r0, #0]
 800b9d6:	60c6      	str	r6, [r0, #12]
 800b9d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b9da:	68f3      	ldr	r3, [r6, #12]
 800b9dc:	b183      	cbz	r3, 800ba00 <_Balloc+0x50>
 800b9de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9e0:	68db      	ldr	r3, [r3, #12]
 800b9e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b9e6:	b9b8      	cbnz	r0, 800ba18 <_Balloc+0x68>
 800b9e8:	2101      	movs	r1, #1
 800b9ea:	fa01 f605 	lsl.w	r6, r1, r5
 800b9ee:	1d72      	adds	r2, r6, #5
 800b9f0:	0092      	lsls	r2, r2, #2
 800b9f2:	4620      	mov	r0, r4
 800b9f4:	f000 fb5a 	bl	800c0ac <_calloc_r>
 800b9f8:	b160      	cbz	r0, 800ba14 <_Balloc+0x64>
 800b9fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9fe:	e00e      	b.n	800ba1e <_Balloc+0x6e>
 800ba00:	2221      	movs	r2, #33	; 0x21
 800ba02:	2104      	movs	r1, #4
 800ba04:	4620      	mov	r0, r4
 800ba06:	f000 fb51 	bl	800c0ac <_calloc_r>
 800ba0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba0c:	60f0      	str	r0, [r6, #12]
 800ba0e:	68db      	ldr	r3, [r3, #12]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d1e4      	bne.n	800b9de <_Balloc+0x2e>
 800ba14:	2000      	movs	r0, #0
 800ba16:	bd70      	pop	{r4, r5, r6, pc}
 800ba18:	6802      	ldr	r2, [r0, #0]
 800ba1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ba1e:	2300      	movs	r3, #0
 800ba20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ba24:	e7f7      	b.n	800ba16 <_Balloc+0x66>
 800ba26:	bf00      	nop
 800ba28:	0800f3b5 	.word	0x0800f3b5
 800ba2c:	0800f49c 	.word	0x0800f49c

0800ba30 <_Bfree>:
 800ba30:	b570      	push	{r4, r5, r6, lr}
 800ba32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ba34:	4605      	mov	r5, r0
 800ba36:	460c      	mov	r4, r1
 800ba38:	b976      	cbnz	r6, 800ba58 <_Bfree+0x28>
 800ba3a:	2010      	movs	r0, #16
 800ba3c:	f7ff ffb0 	bl	800b9a0 <malloc>
 800ba40:	4602      	mov	r2, r0
 800ba42:	6268      	str	r0, [r5, #36]	; 0x24
 800ba44:	b920      	cbnz	r0, 800ba50 <_Bfree+0x20>
 800ba46:	4b09      	ldr	r3, [pc, #36]	; (800ba6c <_Bfree+0x3c>)
 800ba48:	4809      	ldr	r0, [pc, #36]	; (800ba70 <_Bfree+0x40>)
 800ba4a:	218a      	movs	r1, #138	; 0x8a
 800ba4c:	f000 fda8 	bl	800c5a0 <__assert_func>
 800ba50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba54:	6006      	str	r6, [r0, #0]
 800ba56:	60c6      	str	r6, [r0, #12]
 800ba58:	b13c      	cbz	r4, 800ba6a <_Bfree+0x3a>
 800ba5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ba5c:	6862      	ldr	r2, [r4, #4]
 800ba5e:	68db      	ldr	r3, [r3, #12]
 800ba60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba64:	6021      	str	r1, [r4, #0]
 800ba66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba6a:	bd70      	pop	{r4, r5, r6, pc}
 800ba6c:	0800f3b5 	.word	0x0800f3b5
 800ba70:	0800f49c 	.word	0x0800f49c

0800ba74 <__multadd>:
 800ba74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba78:	690e      	ldr	r6, [r1, #16]
 800ba7a:	4607      	mov	r7, r0
 800ba7c:	4698      	mov	r8, r3
 800ba7e:	460c      	mov	r4, r1
 800ba80:	f101 0014 	add.w	r0, r1, #20
 800ba84:	2300      	movs	r3, #0
 800ba86:	6805      	ldr	r5, [r0, #0]
 800ba88:	b2a9      	uxth	r1, r5
 800ba8a:	fb02 8101 	mla	r1, r2, r1, r8
 800ba8e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ba92:	0c2d      	lsrs	r5, r5, #16
 800ba94:	fb02 c505 	mla	r5, r2, r5, ip
 800ba98:	b289      	uxth	r1, r1
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800baa0:	429e      	cmp	r6, r3
 800baa2:	f840 1b04 	str.w	r1, [r0], #4
 800baa6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800baaa:	dcec      	bgt.n	800ba86 <__multadd+0x12>
 800baac:	f1b8 0f00 	cmp.w	r8, #0
 800bab0:	d022      	beq.n	800baf8 <__multadd+0x84>
 800bab2:	68a3      	ldr	r3, [r4, #8]
 800bab4:	42b3      	cmp	r3, r6
 800bab6:	dc19      	bgt.n	800baec <__multadd+0x78>
 800bab8:	6861      	ldr	r1, [r4, #4]
 800baba:	4638      	mov	r0, r7
 800babc:	3101      	adds	r1, #1
 800babe:	f7ff ff77 	bl	800b9b0 <_Balloc>
 800bac2:	4605      	mov	r5, r0
 800bac4:	b928      	cbnz	r0, 800bad2 <__multadd+0x5e>
 800bac6:	4602      	mov	r2, r0
 800bac8:	4b0d      	ldr	r3, [pc, #52]	; (800bb00 <__multadd+0x8c>)
 800baca:	480e      	ldr	r0, [pc, #56]	; (800bb04 <__multadd+0x90>)
 800bacc:	21b5      	movs	r1, #181	; 0xb5
 800bace:	f000 fd67 	bl	800c5a0 <__assert_func>
 800bad2:	6922      	ldr	r2, [r4, #16]
 800bad4:	3202      	adds	r2, #2
 800bad6:	f104 010c 	add.w	r1, r4, #12
 800bada:	0092      	lsls	r2, r2, #2
 800badc:	300c      	adds	r0, #12
 800bade:	f7fe f96b 	bl	8009db8 <memcpy>
 800bae2:	4621      	mov	r1, r4
 800bae4:	4638      	mov	r0, r7
 800bae6:	f7ff ffa3 	bl	800ba30 <_Bfree>
 800baea:	462c      	mov	r4, r5
 800baec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800baf0:	3601      	adds	r6, #1
 800baf2:	f8c3 8014 	str.w	r8, [r3, #20]
 800baf6:	6126      	str	r6, [r4, #16]
 800baf8:	4620      	mov	r0, r4
 800bafa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bafe:	bf00      	nop
 800bb00:	0800f42b 	.word	0x0800f42b
 800bb04:	0800f49c 	.word	0x0800f49c

0800bb08 <__hi0bits>:
 800bb08:	0c03      	lsrs	r3, r0, #16
 800bb0a:	041b      	lsls	r3, r3, #16
 800bb0c:	b9d3      	cbnz	r3, 800bb44 <__hi0bits+0x3c>
 800bb0e:	0400      	lsls	r0, r0, #16
 800bb10:	2310      	movs	r3, #16
 800bb12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bb16:	bf04      	itt	eq
 800bb18:	0200      	lsleq	r0, r0, #8
 800bb1a:	3308      	addeq	r3, #8
 800bb1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bb20:	bf04      	itt	eq
 800bb22:	0100      	lsleq	r0, r0, #4
 800bb24:	3304      	addeq	r3, #4
 800bb26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bb2a:	bf04      	itt	eq
 800bb2c:	0080      	lsleq	r0, r0, #2
 800bb2e:	3302      	addeq	r3, #2
 800bb30:	2800      	cmp	r0, #0
 800bb32:	db05      	blt.n	800bb40 <__hi0bits+0x38>
 800bb34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bb38:	f103 0301 	add.w	r3, r3, #1
 800bb3c:	bf08      	it	eq
 800bb3e:	2320      	moveq	r3, #32
 800bb40:	4618      	mov	r0, r3
 800bb42:	4770      	bx	lr
 800bb44:	2300      	movs	r3, #0
 800bb46:	e7e4      	b.n	800bb12 <__hi0bits+0xa>

0800bb48 <__lo0bits>:
 800bb48:	6803      	ldr	r3, [r0, #0]
 800bb4a:	f013 0207 	ands.w	r2, r3, #7
 800bb4e:	4601      	mov	r1, r0
 800bb50:	d00b      	beq.n	800bb6a <__lo0bits+0x22>
 800bb52:	07da      	lsls	r2, r3, #31
 800bb54:	d424      	bmi.n	800bba0 <__lo0bits+0x58>
 800bb56:	0798      	lsls	r0, r3, #30
 800bb58:	bf49      	itett	mi
 800bb5a:	085b      	lsrmi	r3, r3, #1
 800bb5c:	089b      	lsrpl	r3, r3, #2
 800bb5e:	2001      	movmi	r0, #1
 800bb60:	600b      	strmi	r3, [r1, #0]
 800bb62:	bf5c      	itt	pl
 800bb64:	600b      	strpl	r3, [r1, #0]
 800bb66:	2002      	movpl	r0, #2
 800bb68:	4770      	bx	lr
 800bb6a:	b298      	uxth	r0, r3
 800bb6c:	b9b0      	cbnz	r0, 800bb9c <__lo0bits+0x54>
 800bb6e:	0c1b      	lsrs	r3, r3, #16
 800bb70:	2010      	movs	r0, #16
 800bb72:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bb76:	bf04      	itt	eq
 800bb78:	0a1b      	lsreq	r3, r3, #8
 800bb7a:	3008      	addeq	r0, #8
 800bb7c:	071a      	lsls	r2, r3, #28
 800bb7e:	bf04      	itt	eq
 800bb80:	091b      	lsreq	r3, r3, #4
 800bb82:	3004      	addeq	r0, #4
 800bb84:	079a      	lsls	r2, r3, #30
 800bb86:	bf04      	itt	eq
 800bb88:	089b      	lsreq	r3, r3, #2
 800bb8a:	3002      	addeq	r0, #2
 800bb8c:	07da      	lsls	r2, r3, #31
 800bb8e:	d403      	bmi.n	800bb98 <__lo0bits+0x50>
 800bb90:	085b      	lsrs	r3, r3, #1
 800bb92:	f100 0001 	add.w	r0, r0, #1
 800bb96:	d005      	beq.n	800bba4 <__lo0bits+0x5c>
 800bb98:	600b      	str	r3, [r1, #0]
 800bb9a:	4770      	bx	lr
 800bb9c:	4610      	mov	r0, r2
 800bb9e:	e7e8      	b.n	800bb72 <__lo0bits+0x2a>
 800bba0:	2000      	movs	r0, #0
 800bba2:	4770      	bx	lr
 800bba4:	2020      	movs	r0, #32
 800bba6:	4770      	bx	lr

0800bba8 <__i2b>:
 800bba8:	b510      	push	{r4, lr}
 800bbaa:	460c      	mov	r4, r1
 800bbac:	2101      	movs	r1, #1
 800bbae:	f7ff feff 	bl	800b9b0 <_Balloc>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	b928      	cbnz	r0, 800bbc2 <__i2b+0x1a>
 800bbb6:	4b05      	ldr	r3, [pc, #20]	; (800bbcc <__i2b+0x24>)
 800bbb8:	4805      	ldr	r0, [pc, #20]	; (800bbd0 <__i2b+0x28>)
 800bbba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bbbe:	f000 fcef 	bl	800c5a0 <__assert_func>
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	6144      	str	r4, [r0, #20]
 800bbc6:	6103      	str	r3, [r0, #16]
 800bbc8:	bd10      	pop	{r4, pc}
 800bbca:	bf00      	nop
 800bbcc:	0800f42b 	.word	0x0800f42b
 800bbd0:	0800f49c 	.word	0x0800f49c

0800bbd4 <__multiply>:
 800bbd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd8:	4614      	mov	r4, r2
 800bbda:	690a      	ldr	r2, [r1, #16]
 800bbdc:	6923      	ldr	r3, [r4, #16]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	bfb8      	it	lt
 800bbe2:	460b      	movlt	r3, r1
 800bbe4:	460d      	mov	r5, r1
 800bbe6:	bfbc      	itt	lt
 800bbe8:	4625      	movlt	r5, r4
 800bbea:	461c      	movlt	r4, r3
 800bbec:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bbf0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bbf4:	68ab      	ldr	r3, [r5, #8]
 800bbf6:	6869      	ldr	r1, [r5, #4]
 800bbf8:	eb0a 0709 	add.w	r7, sl, r9
 800bbfc:	42bb      	cmp	r3, r7
 800bbfe:	b085      	sub	sp, #20
 800bc00:	bfb8      	it	lt
 800bc02:	3101      	addlt	r1, #1
 800bc04:	f7ff fed4 	bl	800b9b0 <_Balloc>
 800bc08:	b930      	cbnz	r0, 800bc18 <__multiply+0x44>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	4b42      	ldr	r3, [pc, #264]	; (800bd18 <__multiply+0x144>)
 800bc0e:	4843      	ldr	r0, [pc, #268]	; (800bd1c <__multiply+0x148>)
 800bc10:	f240 115d 	movw	r1, #349	; 0x15d
 800bc14:	f000 fcc4 	bl	800c5a0 <__assert_func>
 800bc18:	f100 0614 	add.w	r6, r0, #20
 800bc1c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bc20:	4633      	mov	r3, r6
 800bc22:	2200      	movs	r2, #0
 800bc24:	4543      	cmp	r3, r8
 800bc26:	d31e      	bcc.n	800bc66 <__multiply+0x92>
 800bc28:	f105 0c14 	add.w	ip, r5, #20
 800bc2c:	f104 0314 	add.w	r3, r4, #20
 800bc30:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bc34:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bc38:	9202      	str	r2, [sp, #8]
 800bc3a:	ebac 0205 	sub.w	r2, ip, r5
 800bc3e:	3a15      	subs	r2, #21
 800bc40:	f022 0203 	bic.w	r2, r2, #3
 800bc44:	3204      	adds	r2, #4
 800bc46:	f105 0115 	add.w	r1, r5, #21
 800bc4a:	458c      	cmp	ip, r1
 800bc4c:	bf38      	it	cc
 800bc4e:	2204      	movcc	r2, #4
 800bc50:	9201      	str	r2, [sp, #4]
 800bc52:	9a02      	ldr	r2, [sp, #8]
 800bc54:	9303      	str	r3, [sp, #12]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d808      	bhi.n	800bc6c <__multiply+0x98>
 800bc5a:	2f00      	cmp	r7, #0
 800bc5c:	dc55      	bgt.n	800bd0a <__multiply+0x136>
 800bc5e:	6107      	str	r7, [r0, #16]
 800bc60:	b005      	add	sp, #20
 800bc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc66:	f843 2b04 	str.w	r2, [r3], #4
 800bc6a:	e7db      	b.n	800bc24 <__multiply+0x50>
 800bc6c:	f8b3 a000 	ldrh.w	sl, [r3]
 800bc70:	f1ba 0f00 	cmp.w	sl, #0
 800bc74:	d020      	beq.n	800bcb8 <__multiply+0xe4>
 800bc76:	f105 0e14 	add.w	lr, r5, #20
 800bc7a:	46b1      	mov	r9, r6
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bc82:	f8d9 b000 	ldr.w	fp, [r9]
 800bc86:	b2a1      	uxth	r1, r4
 800bc88:	fa1f fb8b 	uxth.w	fp, fp
 800bc8c:	fb0a b101 	mla	r1, sl, r1, fp
 800bc90:	4411      	add	r1, r2
 800bc92:	f8d9 2000 	ldr.w	r2, [r9]
 800bc96:	0c24      	lsrs	r4, r4, #16
 800bc98:	0c12      	lsrs	r2, r2, #16
 800bc9a:	fb0a 2404 	mla	r4, sl, r4, r2
 800bc9e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bca2:	b289      	uxth	r1, r1
 800bca4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bca8:	45f4      	cmp	ip, lr
 800bcaa:	f849 1b04 	str.w	r1, [r9], #4
 800bcae:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bcb2:	d8e4      	bhi.n	800bc7e <__multiply+0xaa>
 800bcb4:	9901      	ldr	r1, [sp, #4]
 800bcb6:	5072      	str	r2, [r6, r1]
 800bcb8:	9a03      	ldr	r2, [sp, #12]
 800bcba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bcbe:	3304      	adds	r3, #4
 800bcc0:	f1b9 0f00 	cmp.w	r9, #0
 800bcc4:	d01f      	beq.n	800bd06 <__multiply+0x132>
 800bcc6:	6834      	ldr	r4, [r6, #0]
 800bcc8:	f105 0114 	add.w	r1, r5, #20
 800bccc:	46b6      	mov	lr, r6
 800bcce:	f04f 0a00 	mov.w	sl, #0
 800bcd2:	880a      	ldrh	r2, [r1, #0]
 800bcd4:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bcd8:	fb09 b202 	mla	r2, r9, r2, fp
 800bcdc:	4492      	add	sl, r2
 800bcde:	b2a4      	uxth	r4, r4
 800bce0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bce4:	f84e 4b04 	str.w	r4, [lr], #4
 800bce8:	f851 4b04 	ldr.w	r4, [r1], #4
 800bcec:	f8be 2000 	ldrh.w	r2, [lr]
 800bcf0:	0c24      	lsrs	r4, r4, #16
 800bcf2:	fb09 2404 	mla	r4, r9, r4, r2
 800bcf6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bcfa:	458c      	cmp	ip, r1
 800bcfc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bd00:	d8e7      	bhi.n	800bcd2 <__multiply+0xfe>
 800bd02:	9a01      	ldr	r2, [sp, #4]
 800bd04:	50b4      	str	r4, [r6, r2]
 800bd06:	3604      	adds	r6, #4
 800bd08:	e7a3      	b.n	800bc52 <__multiply+0x7e>
 800bd0a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1a5      	bne.n	800bc5e <__multiply+0x8a>
 800bd12:	3f01      	subs	r7, #1
 800bd14:	e7a1      	b.n	800bc5a <__multiply+0x86>
 800bd16:	bf00      	nop
 800bd18:	0800f42b 	.word	0x0800f42b
 800bd1c:	0800f49c 	.word	0x0800f49c

0800bd20 <__pow5mult>:
 800bd20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd24:	4615      	mov	r5, r2
 800bd26:	f012 0203 	ands.w	r2, r2, #3
 800bd2a:	4606      	mov	r6, r0
 800bd2c:	460f      	mov	r7, r1
 800bd2e:	d007      	beq.n	800bd40 <__pow5mult+0x20>
 800bd30:	4c25      	ldr	r4, [pc, #148]	; (800bdc8 <__pow5mult+0xa8>)
 800bd32:	3a01      	subs	r2, #1
 800bd34:	2300      	movs	r3, #0
 800bd36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd3a:	f7ff fe9b 	bl	800ba74 <__multadd>
 800bd3e:	4607      	mov	r7, r0
 800bd40:	10ad      	asrs	r5, r5, #2
 800bd42:	d03d      	beq.n	800bdc0 <__pow5mult+0xa0>
 800bd44:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bd46:	b97c      	cbnz	r4, 800bd68 <__pow5mult+0x48>
 800bd48:	2010      	movs	r0, #16
 800bd4a:	f7ff fe29 	bl	800b9a0 <malloc>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	6270      	str	r0, [r6, #36]	; 0x24
 800bd52:	b928      	cbnz	r0, 800bd60 <__pow5mult+0x40>
 800bd54:	4b1d      	ldr	r3, [pc, #116]	; (800bdcc <__pow5mult+0xac>)
 800bd56:	481e      	ldr	r0, [pc, #120]	; (800bdd0 <__pow5mult+0xb0>)
 800bd58:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bd5c:	f000 fc20 	bl	800c5a0 <__assert_func>
 800bd60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd64:	6004      	str	r4, [r0, #0]
 800bd66:	60c4      	str	r4, [r0, #12]
 800bd68:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bd6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd70:	b94c      	cbnz	r4, 800bd86 <__pow5mult+0x66>
 800bd72:	f240 2171 	movw	r1, #625	; 0x271
 800bd76:	4630      	mov	r0, r6
 800bd78:	f7ff ff16 	bl	800bba8 <__i2b>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd82:	4604      	mov	r4, r0
 800bd84:	6003      	str	r3, [r0, #0]
 800bd86:	f04f 0900 	mov.w	r9, #0
 800bd8a:	07eb      	lsls	r3, r5, #31
 800bd8c:	d50a      	bpl.n	800bda4 <__pow5mult+0x84>
 800bd8e:	4639      	mov	r1, r7
 800bd90:	4622      	mov	r2, r4
 800bd92:	4630      	mov	r0, r6
 800bd94:	f7ff ff1e 	bl	800bbd4 <__multiply>
 800bd98:	4639      	mov	r1, r7
 800bd9a:	4680      	mov	r8, r0
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	f7ff fe47 	bl	800ba30 <_Bfree>
 800bda2:	4647      	mov	r7, r8
 800bda4:	106d      	asrs	r5, r5, #1
 800bda6:	d00b      	beq.n	800bdc0 <__pow5mult+0xa0>
 800bda8:	6820      	ldr	r0, [r4, #0]
 800bdaa:	b938      	cbnz	r0, 800bdbc <__pow5mult+0x9c>
 800bdac:	4622      	mov	r2, r4
 800bdae:	4621      	mov	r1, r4
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	f7ff ff0f 	bl	800bbd4 <__multiply>
 800bdb6:	6020      	str	r0, [r4, #0]
 800bdb8:	f8c0 9000 	str.w	r9, [r0]
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	e7e4      	b.n	800bd8a <__pow5mult+0x6a>
 800bdc0:	4638      	mov	r0, r7
 800bdc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdc6:	bf00      	nop
 800bdc8:	0800f5f0 	.word	0x0800f5f0
 800bdcc:	0800f3b5 	.word	0x0800f3b5
 800bdd0:	0800f49c 	.word	0x0800f49c

0800bdd4 <__lshift>:
 800bdd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdd8:	460c      	mov	r4, r1
 800bdda:	6849      	ldr	r1, [r1, #4]
 800bddc:	6923      	ldr	r3, [r4, #16]
 800bdde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bde2:	68a3      	ldr	r3, [r4, #8]
 800bde4:	4607      	mov	r7, r0
 800bde6:	4691      	mov	r9, r2
 800bde8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bdec:	f108 0601 	add.w	r6, r8, #1
 800bdf0:	42b3      	cmp	r3, r6
 800bdf2:	db0b      	blt.n	800be0c <__lshift+0x38>
 800bdf4:	4638      	mov	r0, r7
 800bdf6:	f7ff fddb 	bl	800b9b0 <_Balloc>
 800bdfa:	4605      	mov	r5, r0
 800bdfc:	b948      	cbnz	r0, 800be12 <__lshift+0x3e>
 800bdfe:	4602      	mov	r2, r0
 800be00:	4b28      	ldr	r3, [pc, #160]	; (800bea4 <__lshift+0xd0>)
 800be02:	4829      	ldr	r0, [pc, #164]	; (800bea8 <__lshift+0xd4>)
 800be04:	f240 11d9 	movw	r1, #473	; 0x1d9
 800be08:	f000 fbca 	bl	800c5a0 <__assert_func>
 800be0c:	3101      	adds	r1, #1
 800be0e:	005b      	lsls	r3, r3, #1
 800be10:	e7ee      	b.n	800bdf0 <__lshift+0x1c>
 800be12:	2300      	movs	r3, #0
 800be14:	f100 0114 	add.w	r1, r0, #20
 800be18:	f100 0210 	add.w	r2, r0, #16
 800be1c:	4618      	mov	r0, r3
 800be1e:	4553      	cmp	r3, sl
 800be20:	db33      	blt.n	800be8a <__lshift+0xb6>
 800be22:	6920      	ldr	r0, [r4, #16]
 800be24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be28:	f104 0314 	add.w	r3, r4, #20
 800be2c:	f019 091f 	ands.w	r9, r9, #31
 800be30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be38:	d02b      	beq.n	800be92 <__lshift+0xbe>
 800be3a:	f1c9 0e20 	rsb	lr, r9, #32
 800be3e:	468a      	mov	sl, r1
 800be40:	2200      	movs	r2, #0
 800be42:	6818      	ldr	r0, [r3, #0]
 800be44:	fa00 f009 	lsl.w	r0, r0, r9
 800be48:	4302      	orrs	r2, r0
 800be4a:	f84a 2b04 	str.w	r2, [sl], #4
 800be4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be52:	459c      	cmp	ip, r3
 800be54:	fa22 f20e 	lsr.w	r2, r2, lr
 800be58:	d8f3      	bhi.n	800be42 <__lshift+0x6e>
 800be5a:	ebac 0304 	sub.w	r3, ip, r4
 800be5e:	3b15      	subs	r3, #21
 800be60:	f023 0303 	bic.w	r3, r3, #3
 800be64:	3304      	adds	r3, #4
 800be66:	f104 0015 	add.w	r0, r4, #21
 800be6a:	4584      	cmp	ip, r0
 800be6c:	bf38      	it	cc
 800be6e:	2304      	movcc	r3, #4
 800be70:	50ca      	str	r2, [r1, r3]
 800be72:	b10a      	cbz	r2, 800be78 <__lshift+0xa4>
 800be74:	f108 0602 	add.w	r6, r8, #2
 800be78:	3e01      	subs	r6, #1
 800be7a:	4638      	mov	r0, r7
 800be7c:	612e      	str	r6, [r5, #16]
 800be7e:	4621      	mov	r1, r4
 800be80:	f7ff fdd6 	bl	800ba30 <_Bfree>
 800be84:	4628      	mov	r0, r5
 800be86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be8a:	f842 0f04 	str.w	r0, [r2, #4]!
 800be8e:	3301      	adds	r3, #1
 800be90:	e7c5      	b.n	800be1e <__lshift+0x4a>
 800be92:	3904      	subs	r1, #4
 800be94:	f853 2b04 	ldr.w	r2, [r3], #4
 800be98:	f841 2f04 	str.w	r2, [r1, #4]!
 800be9c:	459c      	cmp	ip, r3
 800be9e:	d8f9      	bhi.n	800be94 <__lshift+0xc0>
 800bea0:	e7ea      	b.n	800be78 <__lshift+0xa4>
 800bea2:	bf00      	nop
 800bea4:	0800f42b 	.word	0x0800f42b
 800bea8:	0800f49c 	.word	0x0800f49c

0800beac <__mcmp>:
 800beac:	b530      	push	{r4, r5, lr}
 800beae:	6902      	ldr	r2, [r0, #16]
 800beb0:	690c      	ldr	r4, [r1, #16]
 800beb2:	1b12      	subs	r2, r2, r4
 800beb4:	d10e      	bne.n	800bed4 <__mcmp+0x28>
 800beb6:	f100 0314 	add.w	r3, r0, #20
 800beba:	3114      	adds	r1, #20
 800bebc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bec0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bec4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bec8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800becc:	42a5      	cmp	r5, r4
 800bece:	d003      	beq.n	800bed8 <__mcmp+0x2c>
 800bed0:	d305      	bcc.n	800bede <__mcmp+0x32>
 800bed2:	2201      	movs	r2, #1
 800bed4:	4610      	mov	r0, r2
 800bed6:	bd30      	pop	{r4, r5, pc}
 800bed8:	4283      	cmp	r3, r0
 800beda:	d3f3      	bcc.n	800bec4 <__mcmp+0x18>
 800bedc:	e7fa      	b.n	800bed4 <__mcmp+0x28>
 800bede:	f04f 32ff 	mov.w	r2, #4294967295
 800bee2:	e7f7      	b.n	800bed4 <__mcmp+0x28>

0800bee4 <__mdiff>:
 800bee4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee8:	460c      	mov	r4, r1
 800beea:	4606      	mov	r6, r0
 800beec:	4611      	mov	r1, r2
 800beee:	4620      	mov	r0, r4
 800bef0:	4617      	mov	r7, r2
 800bef2:	f7ff ffdb 	bl	800beac <__mcmp>
 800bef6:	1e05      	subs	r5, r0, #0
 800bef8:	d110      	bne.n	800bf1c <__mdiff+0x38>
 800befa:	4629      	mov	r1, r5
 800befc:	4630      	mov	r0, r6
 800befe:	f7ff fd57 	bl	800b9b0 <_Balloc>
 800bf02:	b930      	cbnz	r0, 800bf12 <__mdiff+0x2e>
 800bf04:	4b39      	ldr	r3, [pc, #228]	; (800bfec <__mdiff+0x108>)
 800bf06:	4602      	mov	r2, r0
 800bf08:	f240 2132 	movw	r1, #562	; 0x232
 800bf0c:	4838      	ldr	r0, [pc, #224]	; (800bff0 <__mdiff+0x10c>)
 800bf0e:	f000 fb47 	bl	800c5a0 <__assert_func>
 800bf12:	2301      	movs	r3, #1
 800bf14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf1c:	bfa4      	itt	ge
 800bf1e:	463b      	movge	r3, r7
 800bf20:	4627      	movge	r7, r4
 800bf22:	4630      	mov	r0, r6
 800bf24:	6879      	ldr	r1, [r7, #4]
 800bf26:	bfa6      	itte	ge
 800bf28:	461c      	movge	r4, r3
 800bf2a:	2500      	movge	r5, #0
 800bf2c:	2501      	movlt	r5, #1
 800bf2e:	f7ff fd3f 	bl	800b9b0 <_Balloc>
 800bf32:	b920      	cbnz	r0, 800bf3e <__mdiff+0x5a>
 800bf34:	4b2d      	ldr	r3, [pc, #180]	; (800bfec <__mdiff+0x108>)
 800bf36:	4602      	mov	r2, r0
 800bf38:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bf3c:	e7e6      	b.n	800bf0c <__mdiff+0x28>
 800bf3e:	693e      	ldr	r6, [r7, #16]
 800bf40:	60c5      	str	r5, [r0, #12]
 800bf42:	6925      	ldr	r5, [r4, #16]
 800bf44:	f107 0114 	add.w	r1, r7, #20
 800bf48:	f104 0914 	add.w	r9, r4, #20
 800bf4c:	f100 0e14 	add.w	lr, r0, #20
 800bf50:	f107 0210 	add.w	r2, r7, #16
 800bf54:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800bf58:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800bf5c:	46f2      	mov	sl, lr
 800bf5e:	2700      	movs	r7, #0
 800bf60:	f859 3b04 	ldr.w	r3, [r9], #4
 800bf64:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bf68:	fa1f f883 	uxth.w	r8, r3
 800bf6c:	fa17 f78b 	uxtah	r7, r7, fp
 800bf70:	0c1b      	lsrs	r3, r3, #16
 800bf72:	eba7 0808 	sub.w	r8, r7, r8
 800bf76:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bf7a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bf7e:	fa1f f888 	uxth.w	r8, r8
 800bf82:	141f      	asrs	r7, r3, #16
 800bf84:	454d      	cmp	r5, r9
 800bf86:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bf8a:	f84a 3b04 	str.w	r3, [sl], #4
 800bf8e:	d8e7      	bhi.n	800bf60 <__mdiff+0x7c>
 800bf90:	1b2b      	subs	r3, r5, r4
 800bf92:	3b15      	subs	r3, #21
 800bf94:	f023 0303 	bic.w	r3, r3, #3
 800bf98:	3304      	adds	r3, #4
 800bf9a:	3415      	adds	r4, #21
 800bf9c:	42a5      	cmp	r5, r4
 800bf9e:	bf38      	it	cc
 800bfa0:	2304      	movcc	r3, #4
 800bfa2:	4419      	add	r1, r3
 800bfa4:	4473      	add	r3, lr
 800bfa6:	469e      	mov	lr, r3
 800bfa8:	460d      	mov	r5, r1
 800bfaa:	4565      	cmp	r5, ip
 800bfac:	d30e      	bcc.n	800bfcc <__mdiff+0xe8>
 800bfae:	f10c 0203 	add.w	r2, ip, #3
 800bfb2:	1a52      	subs	r2, r2, r1
 800bfb4:	f022 0203 	bic.w	r2, r2, #3
 800bfb8:	3903      	subs	r1, #3
 800bfba:	458c      	cmp	ip, r1
 800bfbc:	bf38      	it	cc
 800bfbe:	2200      	movcc	r2, #0
 800bfc0:	441a      	add	r2, r3
 800bfc2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bfc6:	b17b      	cbz	r3, 800bfe8 <__mdiff+0x104>
 800bfc8:	6106      	str	r6, [r0, #16]
 800bfca:	e7a5      	b.n	800bf18 <__mdiff+0x34>
 800bfcc:	f855 8b04 	ldr.w	r8, [r5], #4
 800bfd0:	fa17 f488 	uxtah	r4, r7, r8
 800bfd4:	1422      	asrs	r2, r4, #16
 800bfd6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800bfda:	b2a4      	uxth	r4, r4
 800bfdc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800bfe0:	f84e 4b04 	str.w	r4, [lr], #4
 800bfe4:	1417      	asrs	r7, r2, #16
 800bfe6:	e7e0      	b.n	800bfaa <__mdiff+0xc6>
 800bfe8:	3e01      	subs	r6, #1
 800bfea:	e7ea      	b.n	800bfc2 <__mdiff+0xde>
 800bfec:	0800f42b 	.word	0x0800f42b
 800bff0:	0800f49c 	.word	0x0800f49c

0800bff4 <__d2b>:
 800bff4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bff8:	4689      	mov	r9, r1
 800bffa:	2101      	movs	r1, #1
 800bffc:	ec57 6b10 	vmov	r6, r7, d0
 800c000:	4690      	mov	r8, r2
 800c002:	f7ff fcd5 	bl	800b9b0 <_Balloc>
 800c006:	4604      	mov	r4, r0
 800c008:	b930      	cbnz	r0, 800c018 <__d2b+0x24>
 800c00a:	4602      	mov	r2, r0
 800c00c:	4b25      	ldr	r3, [pc, #148]	; (800c0a4 <__d2b+0xb0>)
 800c00e:	4826      	ldr	r0, [pc, #152]	; (800c0a8 <__d2b+0xb4>)
 800c010:	f240 310a 	movw	r1, #778	; 0x30a
 800c014:	f000 fac4 	bl	800c5a0 <__assert_func>
 800c018:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c01c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c020:	bb35      	cbnz	r5, 800c070 <__d2b+0x7c>
 800c022:	2e00      	cmp	r6, #0
 800c024:	9301      	str	r3, [sp, #4]
 800c026:	d028      	beq.n	800c07a <__d2b+0x86>
 800c028:	4668      	mov	r0, sp
 800c02a:	9600      	str	r6, [sp, #0]
 800c02c:	f7ff fd8c 	bl	800bb48 <__lo0bits>
 800c030:	9900      	ldr	r1, [sp, #0]
 800c032:	b300      	cbz	r0, 800c076 <__d2b+0x82>
 800c034:	9a01      	ldr	r2, [sp, #4]
 800c036:	f1c0 0320 	rsb	r3, r0, #32
 800c03a:	fa02 f303 	lsl.w	r3, r2, r3
 800c03e:	430b      	orrs	r3, r1
 800c040:	40c2      	lsrs	r2, r0
 800c042:	6163      	str	r3, [r4, #20]
 800c044:	9201      	str	r2, [sp, #4]
 800c046:	9b01      	ldr	r3, [sp, #4]
 800c048:	61a3      	str	r3, [r4, #24]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	bf14      	ite	ne
 800c04e:	2202      	movne	r2, #2
 800c050:	2201      	moveq	r2, #1
 800c052:	6122      	str	r2, [r4, #16]
 800c054:	b1d5      	cbz	r5, 800c08c <__d2b+0x98>
 800c056:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c05a:	4405      	add	r5, r0
 800c05c:	f8c9 5000 	str.w	r5, [r9]
 800c060:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c064:	f8c8 0000 	str.w	r0, [r8]
 800c068:	4620      	mov	r0, r4
 800c06a:	b003      	add	sp, #12
 800c06c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c070:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c074:	e7d5      	b.n	800c022 <__d2b+0x2e>
 800c076:	6161      	str	r1, [r4, #20]
 800c078:	e7e5      	b.n	800c046 <__d2b+0x52>
 800c07a:	a801      	add	r0, sp, #4
 800c07c:	f7ff fd64 	bl	800bb48 <__lo0bits>
 800c080:	9b01      	ldr	r3, [sp, #4]
 800c082:	6163      	str	r3, [r4, #20]
 800c084:	2201      	movs	r2, #1
 800c086:	6122      	str	r2, [r4, #16]
 800c088:	3020      	adds	r0, #32
 800c08a:	e7e3      	b.n	800c054 <__d2b+0x60>
 800c08c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c090:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c094:	f8c9 0000 	str.w	r0, [r9]
 800c098:	6918      	ldr	r0, [r3, #16]
 800c09a:	f7ff fd35 	bl	800bb08 <__hi0bits>
 800c09e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c0a2:	e7df      	b.n	800c064 <__d2b+0x70>
 800c0a4:	0800f42b 	.word	0x0800f42b
 800c0a8:	0800f49c 	.word	0x0800f49c

0800c0ac <_calloc_r>:
 800c0ac:	b513      	push	{r0, r1, r4, lr}
 800c0ae:	434a      	muls	r2, r1
 800c0b0:	4611      	mov	r1, r2
 800c0b2:	9201      	str	r2, [sp, #4]
 800c0b4:	f000 f85a 	bl	800c16c <_malloc_r>
 800c0b8:	4604      	mov	r4, r0
 800c0ba:	b118      	cbz	r0, 800c0c4 <_calloc_r+0x18>
 800c0bc:	9a01      	ldr	r2, [sp, #4]
 800c0be:	2100      	movs	r1, #0
 800c0c0:	f7fd fe88 	bl	8009dd4 <memset>
 800c0c4:	4620      	mov	r0, r4
 800c0c6:	b002      	add	sp, #8
 800c0c8:	bd10      	pop	{r4, pc}
	...

0800c0cc <_free_r>:
 800c0cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c0ce:	2900      	cmp	r1, #0
 800c0d0:	d048      	beq.n	800c164 <_free_r+0x98>
 800c0d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0d6:	9001      	str	r0, [sp, #4]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	f1a1 0404 	sub.w	r4, r1, #4
 800c0de:	bfb8      	it	lt
 800c0e0:	18e4      	addlt	r4, r4, r3
 800c0e2:	f000 fae3 	bl	800c6ac <__malloc_lock>
 800c0e6:	4a20      	ldr	r2, [pc, #128]	; (800c168 <_free_r+0x9c>)
 800c0e8:	9801      	ldr	r0, [sp, #4]
 800c0ea:	6813      	ldr	r3, [r2, #0]
 800c0ec:	4615      	mov	r5, r2
 800c0ee:	b933      	cbnz	r3, 800c0fe <_free_r+0x32>
 800c0f0:	6063      	str	r3, [r4, #4]
 800c0f2:	6014      	str	r4, [r2, #0]
 800c0f4:	b003      	add	sp, #12
 800c0f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0fa:	f000 badd 	b.w	800c6b8 <__malloc_unlock>
 800c0fe:	42a3      	cmp	r3, r4
 800c100:	d90b      	bls.n	800c11a <_free_r+0x4e>
 800c102:	6821      	ldr	r1, [r4, #0]
 800c104:	1862      	adds	r2, r4, r1
 800c106:	4293      	cmp	r3, r2
 800c108:	bf04      	itt	eq
 800c10a:	681a      	ldreq	r2, [r3, #0]
 800c10c:	685b      	ldreq	r3, [r3, #4]
 800c10e:	6063      	str	r3, [r4, #4]
 800c110:	bf04      	itt	eq
 800c112:	1852      	addeq	r2, r2, r1
 800c114:	6022      	streq	r2, [r4, #0]
 800c116:	602c      	str	r4, [r5, #0]
 800c118:	e7ec      	b.n	800c0f4 <_free_r+0x28>
 800c11a:	461a      	mov	r2, r3
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	b10b      	cbz	r3, 800c124 <_free_r+0x58>
 800c120:	42a3      	cmp	r3, r4
 800c122:	d9fa      	bls.n	800c11a <_free_r+0x4e>
 800c124:	6811      	ldr	r1, [r2, #0]
 800c126:	1855      	adds	r5, r2, r1
 800c128:	42a5      	cmp	r5, r4
 800c12a:	d10b      	bne.n	800c144 <_free_r+0x78>
 800c12c:	6824      	ldr	r4, [r4, #0]
 800c12e:	4421      	add	r1, r4
 800c130:	1854      	adds	r4, r2, r1
 800c132:	42a3      	cmp	r3, r4
 800c134:	6011      	str	r1, [r2, #0]
 800c136:	d1dd      	bne.n	800c0f4 <_free_r+0x28>
 800c138:	681c      	ldr	r4, [r3, #0]
 800c13a:	685b      	ldr	r3, [r3, #4]
 800c13c:	6053      	str	r3, [r2, #4]
 800c13e:	4421      	add	r1, r4
 800c140:	6011      	str	r1, [r2, #0]
 800c142:	e7d7      	b.n	800c0f4 <_free_r+0x28>
 800c144:	d902      	bls.n	800c14c <_free_r+0x80>
 800c146:	230c      	movs	r3, #12
 800c148:	6003      	str	r3, [r0, #0]
 800c14a:	e7d3      	b.n	800c0f4 <_free_r+0x28>
 800c14c:	6825      	ldr	r5, [r4, #0]
 800c14e:	1961      	adds	r1, r4, r5
 800c150:	428b      	cmp	r3, r1
 800c152:	bf04      	itt	eq
 800c154:	6819      	ldreq	r1, [r3, #0]
 800c156:	685b      	ldreq	r3, [r3, #4]
 800c158:	6063      	str	r3, [r4, #4]
 800c15a:	bf04      	itt	eq
 800c15c:	1949      	addeq	r1, r1, r5
 800c15e:	6021      	streq	r1, [r4, #0]
 800c160:	6054      	str	r4, [r2, #4]
 800c162:	e7c7      	b.n	800c0f4 <_free_r+0x28>
 800c164:	b003      	add	sp, #12
 800c166:	bd30      	pop	{r4, r5, pc}
 800c168:	200004bc 	.word	0x200004bc

0800c16c <_malloc_r>:
 800c16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c16e:	1ccd      	adds	r5, r1, #3
 800c170:	f025 0503 	bic.w	r5, r5, #3
 800c174:	3508      	adds	r5, #8
 800c176:	2d0c      	cmp	r5, #12
 800c178:	bf38      	it	cc
 800c17a:	250c      	movcc	r5, #12
 800c17c:	2d00      	cmp	r5, #0
 800c17e:	4606      	mov	r6, r0
 800c180:	db01      	blt.n	800c186 <_malloc_r+0x1a>
 800c182:	42a9      	cmp	r1, r5
 800c184:	d903      	bls.n	800c18e <_malloc_r+0x22>
 800c186:	230c      	movs	r3, #12
 800c188:	6033      	str	r3, [r6, #0]
 800c18a:	2000      	movs	r0, #0
 800c18c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c18e:	f000 fa8d 	bl	800c6ac <__malloc_lock>
 800c192:	4921      	ldr	r1, [pc, #132]	; (800c218 <_malloc_r+0xac>)
 800c194:	680a      	ldr	r2, [r1, #0]
 800c196:	4614      	mov	r4, r2
 800c198:	b99c      	cbnz	r4, 800c1c2 <_malloc_r+0x56>
 800c19a:	4f20      	ldr	r7, [pc, #128]	; (800c21c <_malloc_r+0xb0>)
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	b923      	cbnz	r3, 800c1aa <_malloc_r+0x3e>
 800c1a0:	4621      	mov	r1, r4
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f000 f996 	bl	800c4d4 <_sbrk_r>
 800c1a8:	6038      	str	r0, [r7, #0]
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	f000 f991 	bl	800c4d4 <_sbrk_r>
 800c1b2:	1c43      	adds	r3, r0, #1
 800c1b4:	d123      	bne.n	800c1fe <_malloc_r+0x92>
 800c1b6:	230c      	movs	r3, #12
 800c1b8:	6033      	str	r3, [r6, #0]
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	f000 fa7c 	bl	800c6b8 <__malloc_unlock>
 800c1c0:	e7e3      	b.n	800c18a <_malloc_r+0x1e>
 800c1c2:	6823      	ldr	r3, [r4, #0]
 800c1c4:	1b5b      	subs	r3, r3, r5
 800c1c6:	d417      	bmi.n	800c1f8 <_malloc_r+0x8c>
 800c1c8:	2b0b      	cmp	r3, #11
 800c1ca:	d903      	bls.n	800c1d4 <_malloc_r+0x68>
 800c1cc:	6023      	str	r3, [r4, #0]
 800c1ce:	441c      	add	r4, r3
 800c1d0:	6025      	str	r5, [r4, #0]
 800c1d2:	e004      	b.n	800c1de <_malloc_r+0x72>
 800c1d4:	6863      	ldr	r3, [r4, #4]
 800c1d6:	42a2      	cmp	r2, r4
 800c1d8:	bf0c      	ite	eq
 800c1da:	600b      	streq	r3, [r1, #0]
 800c1dc:	6053      	strne	r3, [r2, #4]
 800c1de:	4630      	mov	r0, r6
 800c1e0:	f000 fa6a 	bl	800c6b8 <__malloc_unlock>
 800c1e4:	f104 000b 	add.w	r0, r4, #11
 800c1e8:	1d23      	adds	r3, r4, #4
 800c1ea:	f020 0007 	bic.w	r0, r0, #7
 800c1ee:	1ac2      	subs	r2, r0, r3
 800c1f0:	d0cc      	beq.n	800c18c <_malloc_r+0x20>
 800c1f2:	1a1b      	subs	r3, r3, r0
 800c1f4:	50a3      	str	r3, [r4, r2]
 800c1f6:	e7c9      	b.n	800c18c <_malloc_r+0x20>
 800c1f8:	4622      	mov	r2, r4
 800c1fa:	6864      	ldr	r4, [r4, #4]
 800c1fc:	e7cc      	b.n	800c198 <_malloc_r+0x2c>
 800c1fe:	1cc4      	adds	r4, r0, #3
 800c200:	f024 0403 	bic.w	r4, r4, #3
 800c204:	42a0      	cmp	r0, r4
 800c206:	d0e3      	beq.n	800c1d0 <_malloc_r+0x64>
 800c208:	1a21      	subs	r1, r4, r0
 800c20a:	4630      	mov	r0, r6
 800c20c:	f000 f962 	bl	800c4d4 <_sbrk_r>
 800c210:	3001      	adds	r0, #1
 800c212:	d1dd      	bne.n	800c1d0 <_malloc_r+0x64>
 800c214:	e7cf      	b.n	800c1b6 <_malloc_r+0x4a>
 800c216:	bf00      	nop
 800c218:	200004bc 	.word	0x200004bc
 800c21c:	200004c0 	.word	0x200004c0

0800c220 <__sfputc_r>:
 800c220:	6893      	ldr	r3, [r2, #8]
 800c222:	3b01      	subs	r3, #1
 800c224:	2b00      	cmp	r3, #0
 800c226:	b410      	push	{r4}
 800c228:	6093      	str	r3, [r2, #8]
 800c22a:	da08      	bge.n	800c23e <__sfputc_r+0x1e>
 800c22c:	6994      	ldr	r4, [r2, #24]
 800c22e:	42a3      	cmp	r3, r4
 800c230:	db01      	blt.n	800c236 <__sfputc_r+0x16>
 800c232:	290a      	cmp	r1, #10
 800c234:	d103      	bne.n	800c23e <__sfputc_r+0x1e>
 800c236:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c23a:	f7fe ba55 	b.w	800a6e8 <__swbuf_r>
 800c23e:	6813      	ldr	r3, [r2, #0]
 800c240:	1c58      	adds	r0, r3, #1
 800c242:	6010      	str	r0, [r2, #0]
 800c244:	7019      	strb	r1, [r3, #0]
 800c246:	4608      	mov	r0, r1
 800c248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c24c:	4770      	bx	lr

0800c24e <__sfputs_r>:
 800c24e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c250:	4606      	mov	r6, r0
 800c252:	460f      	mov	r7, r1
 800c254:	4614      	mov	r4, r2
 800c256:	18d5      	adds	r5, r2, r3
 800c258:	42ac      	cmp	r4, r5
 800c25a:	d101      	bne.n	800c260 <__sfputs_r+0x12>
 800c25c:	2000      	movs	r0, #0
 800c25e:	e007      	b.n	800c270 <__sfputs_r+0x22>
 800c260:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c264:	463a      	mov	r2, r7
 800c266:	4630      	mov	r0, r6
 800c268:	f7ff ffda 	bl	800c220 <__sfputc_r>
 800c26c:	1c43      	adds	r3, r0, #1
 800c26e:	d1f3      	bne.n	800c258 <__sfputs_r+0xa>
 800c270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c274 <_vfiprintf_r>:
 800c274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c278:	460d      	mov	r5, r1
 800c27a:	b09d      	sub	sp, #116	; 0x74
 800c27c:	4614      	mov	r4, r2
 800c27e:	4698      	mov	r8, r3
 800c280:	4606      	mov	r6, r0
 800c282:	b118      	cbz	r0, 800c28c <_vfiprintf_r+0x18>
 800c284:	6983      	ldr	r3, [r0, #24]
 800c286:	b90b      	cbnz	r3, 800c28c <_vfiprintf_r+0x18>
 800c288:	f7ff fa80 	bl	800b78c <__sinit>
 800c28c:	4b89      	ldr	r3, [pc, #548]	; (800c4b4 <_vfiprintf_r+0x240>)
 800c28e:	429d      	cmp	r5, r3
 800c290:	d11b      	bne.n	800c2ca <_vfiprintf_r+0x56>
 800c292:	6875      	ldr	r5, [r6, #4]
 800c294:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c296:	07d9      	lsls	r1, r3, #31
 800c298:	d405      	bmi.n	800c2a6 <_vfiprintf_r+0x32>
 800c29a:	89ab      	ldrh	r3, [r5, #12]
 800c29c:	059a      	lsls	r2, r3, #22
 800c29e:	d402      	bmi.n	800c2a6 <_vfiprintf_r+0x32>
 800c2a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2a2:	f7ff fb16 	bl	800b8d2 <__retarget_lock_acquire_recursive>
 800c2a6:	89ab      	ldrh	r3, [r5, #12]
 800c2a8:	071b      	lsls	r3, r3, #28
 800c2aa:	d501      	bpl.n	800c2b0 <_vfiprintf_r+0x3c>
 800c2ac:	692b      	ldr	r3, [r5, #16]
 800c2ae:	b9eb      	cbnz	r3, 800c2ec <_vfiprintf_r+0x78>
 800c2b0:	4629      	mov	r1, r5
 800c2b2:	4630      	mov	r0, r6
 800c2b4:	f7fe fa6a 	bl	800a78c <__swsetup_r>
 800c2b8:	b1c0      	cbz	r0, 800c2ec <_vfiprintf_r+0x78>
 800c2ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2bc:	07dc      	lsls	r4, r3, #31
 800c2be:	d50e      	bpl.n	800c2de <_vfiprintf_r+0x6a>
 800c2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c2c4:	b01d      	add	sp, #116	; 0x74
 800c2c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ca:	4b7b      	ldr	r3, [pc, #492]	; (800c4b8 <_vfiprintf_r+0x244>)
 800c2cc:	429d      	cmp	r5, r3
 800c2ce:	d101      	bne.n	800c2d4 <_vfiprintf_r+0x60>
 800c2d0:	68b5      	ldr	r5, [r6, #8]
 800c2d2:	e7df      	b.n	800c294 <_vfiprintf_r+0x20>
 800c2d4:	4b79      	ldr	r3, [pc, #484]	; (800c4bc <_vfiprintf_r+0x248>)
 800c2d6:	429d      	cmp	r5, r3
 800c2d8:	bf08      	it	eq
 800c2da:	68f5      	ldreq	r5, [r6, #12]
 800c2dc:	e7da      	b.n	800c294 <_vfiprintf_r+0x20>
 800c2de:	89ab      	ldrh	r3, [r5, #12]
 800c2e0:	0598      	lsls	r0, r3, #22
 800c2e2:	d4ed      	bmi.n	800c2c0 <_vfiprintf_r+0x4c>
 800c2e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2e6:	f7ff faf5 	bl	800b8d4 <__retarget_lock_release_recursive>
 800c2ea:	e7e9      	b.n	800c2c0 <_vfiprintf_r+0x4c>
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	9309      	str	r3, [sp, #36]	; 0x24
 800c2f0:	2320      	movs	r3, #32
 800c2f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2fa:	2330      	movs	r3, #48	; 0x30
 800c2fc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c4c0 <_vfiprintf_r+0x24c>
 800c300:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c304:	f04f 0901 	mov.w	r9, #1
 800c308:	4623      	mov	r3, r4
 800c30a:	469a      	mov	sl, r3
 800c30c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c310:	b10a      	cbz	r2, 800c316 <_vfiprintf_r+0xa2>
 800c312:	2a25      	cmp	r2, #37	; 0x25
 800c314:	d1f9      	bne.n	800c30a <_vfiprintf_r+0x96>
 800c316:	ebba 0b04 	subs.w	fp, sl, r4
 800c31a:	d00b      	beq.n	800c334 <_vfiprintf_r+0xc0>
 800c31c:	465b      	mov	r3, fp
 800c31e:	4622      	mov	r2, r4
 800c320:	4629      	mov	r1, r5
 800c322:	4630      	mov	r0, r6
 800c324:	f7ff ff93 	bl	800c24e <__sfputs_r>
 800c328:	3001      	adds	r0, #1
 800c32a:	f000 80aa 	beq.w	800c482 <_vfiprintf_r+0x20e>
 800c32e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c330:	445a      	add	r2, fp
 800c332:	9209      	str	r2, [sp, #36]	; 0x24
 800c334:	f89a 3000 	ldrb.w	r3, [sl]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	f000 80a2 	beq.w	800c482 <_vfiprintf_r+0x20e>
 800c33e:	2300      	movs	r3, #0
 800c340:	f04f 32ff 	mov.w	r2, #4294967295
 800c344:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c348:	f10a 0a01 	add.w	sl, sl, #1
 800c34c:	9304      	str	r3, [sp, #16]
 800c34e:	9307      	str	r3, [sp, #28]
 800c350:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c354:	931a      	str	r3, [sp, #104]	; 0x68
 800c356:	4654      	mov	r4, sl
 800c358:	2205      	movs	r2, #5
 800c35a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c35e:	4858      	ldr	r0, [pc, #352]	; (800c4c0 <_vfiprintf_r+0x24c>)
 800c360:	f7f3 ff4e 	bl	8000200 <memchr>
 800c364:	9a04      	ldr	r2, [sp, #16]
 800c366:	b9d8      	cbnz	r0, 800c3a0 <_vfiprintf_r+0x12c>
 800c368:	06d1      	lsls	r1, r2, #27
 800c36a:	bf44      	itt	mi
 800c36c:	2320      	movmi	r3, #32
 800c36e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c372:	0713      	lsls	r3, r2, #28
 800c374:	bf44      	itt	mi
 800c376:	232b      	movmi	r3, #43	; 0x2b
 800c378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c37c:	f89a 3000 	ldrb.w	r3, [sl]
 800c380:	2b2a      	cmp	r3, #42	; 0x2a
 800c382:	d015      	beq.n	800c3b0 <_vfiprintf_r+0x13c>
 800c384:	9a07      	ldr	r2, [sp, #28]
 800c386:	4654      	mov	r4, sl
 800c388:	2000      	movs	r0, #0
 800c38a:	f04f 0c0a 	mov.w	ip, #10
 800c38e:	4621      	mov	r1, r4
 800c390:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c394:	3b30      	subs	r3, #48	; 0x30
 800c396:	2b09      	cmp	r3, #9
 800c398:	d94e      	bls.n	800c438 <_vfiprintf_r+0x1c4>
 800c39a:	b1b0      	cbz	r0, 800c3ca <_vfiprintf_r+0x156>
 800c39c:	9207      	str	r2, [sp, #28]
 800c39e:	e014      	b.n	800c3ca <_vfiprintf_r+0x156>
 800c3a0:	eba0 0308 	sub.w	r3, r0, r8
 800c3a4:	fa09 f303 	lsl.w	r3, r9, r3
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	9304      	str	r3, [sp, #16]
 800c3ac:	46a2      	mov	sl, r4
 800c3ae:	e7d2      	b.n	800c356 <_vfiprintf_r+0xe2>
 800c3b0:	9b03      	ldr	r3, [sp, #12]
 800c3b2:	1d19      	adds	r1, r3, #4
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	9103      	str	r1, [sp, #12]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	bfbb      	ittet	lt
 800c3bc:	425b      	neglt	r3, r3
 800c3be:	f042 0202 	orrlt.w	r2, r2, #2
 800c3c2:	9307      	strge	r3, [sp, #28]
 800c3c4:	9307      	strlt	r3, [sp, #28]
 800c3c6:	bfb8      	it	lt
 800c3c8:	9204      	strlt	r2, [sp, #16]
 800c3ca:	7823      	ldrb	r3, [r4, #0]
 800c3cc:	2b2e      	cmp	r3, #46	; 0x2e
 800c3ce:	d10c      	bne.n	800c3ea <_vfiprintf_r+0x176>
 800c3d0:	7863      	ldrb	r3, [r4, #1]
 800c3d2:	2b2a      	cmp	r3, #42	; 0x2a
 800c3d4:	d135      	bne.n	800c442 <_vfiprintf_r+0x1ce>
 800c3d6:	9b03      	ldr	r3, [sp, #12]
 800c3d8:	1d1a      	adds	r2, r3, #4
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	9203      	str	r2, [sp, #12]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	bfb8      	it	lt
 800c3e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c3e6:	3402      	adds	r4, #2
 800c3e8:	9305      	str	r3, [sp, #20]
 800c3ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c4d0 <_vfiprintf_r+0x25c>
 800c3ee:	7821      	ldrb	r1, [r4, #0]
 800c3f0:	2203      	movs	r2, #3
 800c3f2:	4650      	mov	r0, sl
 800c3f4:	f7f3 ff04 	bl	8000200 <memchr>
 800c3f8:	b140      	cbz	r0, 800c40c <_vfiprintf_r+0x198>
 800c3fa:	2340      	movs	r3, #64	; 0x40
 800c3fc:	eba0 000a 	sub.w	r0, r0, sl
 800c400:	fa03 f000 	lsl.w	r0, r3, r0
 800c404:	9b04      	ldr	r3, [sp, #16]
 800c406:	4303      	orrs	r3, r0
 800c408:	3401      	adds	r4, #1
 800c40a:	9304      	str	r3, [sp, #16]
 800c40c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c410:	482c      	ldr	r0, [pc, #176]	; (800c4c4 <_vfiprintf_r+0x250>)
 800c412:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c416:	2206      	movs	r2, #6
 800c418:	f7f3 fef2 	bl	8000200 <memchr>
 800c41c:	2800      	cmp	r0, #0
 800c41e:	d03f      	beq.n	800c4a0 <_vfiprintf_r+0x22c>
 800c420:	4b29      	ldr	r3, [pc, #164]	; (800c4c8 <_vfiprintf_r+0x254>)
 800c422:	bb1b      	cbnz	r3, 800c46c <_vfiprintf_r+0x1f8>
 800c424:	9b03      	ldr	r3, [sp, #12]
 800c426:	3307      	adds	r3, #7
 800c428:	f023 0307 	bic.w	r3, r3, #7
 800c42c:	3308      	adds	r3, #8
 800c42e:	9303      	str	r3, [sp, #12]
 800c430:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c432:	443b      	add	r3, r7
 800c434:	9309      	str	r3, [sp, #36]	; 0x24
 800c436:	e767      	b.n	800c308 <_vfiprintf_r+0x94>
 800c438:	fb0c 3202 	mla	r2, ip, r2, r3
 800c43c:	460c      	mov	r4, r1
 800c43e:	2001      	movs	r0, #1
 800c440:	e7a5      	b.n	800c38e <_vfiprintf_r+0x11a>
 800c442:	2300      	movs	r3, #0
 800c444:	3401      	adds	r4, #1
 800c446:	9305      	str	r3, [sp, #20]
 800c448:	4619      	mov	r1, r3
 800c44a:	f04f 0c0a 	mov.w	ip, #10
 800c44e:	4620      	mov	r0, r4
 800c450:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c454:	3a30      	subs	r2, #48	; 0x30
 800c456:	2a09      	cmp	r2, #9
 800c458:	d903      	bls.n	800c462 <_vfiprintf_r+0x1ee>
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d0c5      	beq.n	800c3ea <_vfiprintf_r+0x176>
 800c45e:	9105      	str	r1, [sp, #20]
 800c460:	e7c3      	b.n	800c3ea <_vfiprintf_r+0x176>
 800c462:	fb0c 2101 	mla	r1, ip, r1, r2
 800c466:	4604      	mov	r4, r0
 800c468:	2301      	movs	r3, #1
 800c46a:	e7f0      	b.n	800c44e <_vfiprintf_r+0x1da>
 800c46c:	ab03      	add	r3, sp, #12
 800c46e:	9300      	str	r3, [sp, #0]
 800c470:	462a      	mov	r2, r5
 800c472:	4b16      	ldr	r3, [pc, #88]	; (800c4cc <_vfiprintf_r+0x258>)
 800c474:	a904      	add	r1, sp, #16
 800c476:	4630      	mov	r0, r6
 800c478:	f7fd fd54 	bl	8009f24 <_printf_float>
 800c47c:	4607      	mov	r7, r0
 800c47e:	1c78      	adds	r0, r7, #1
 800c480:	d1d6      	bne.n	800c430 <_vfiprintf_r+0x1bc>
 800c482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c484:	07d9      	lsls	r1, r3, #31
 800c486:	d405      	bmi.n	800c494 <_vfiprintf_r+0x220>
 800c488:	89ab      	ldrh	r3, [r5, #12]
 800c48a:	059a      	lsls	r2, r3, #22
 800c48c:	d402      	bmi.n	800c494 <_vfiprintf_r+0x220>
 800c48e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c490:	f7ff fa20 	bl	800b8d4 <__retarget_lock_release_recursive>
 800c494:	89ab      	ldrh	r3, [r5, #12]
 800c496:	065b      	lsls	r3, r3, #25
 800c498:	f53f af12 	bmi.w	800c2c0 <_vfiprintf_r+0x4c>
 800c49c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c49e:	e711      	b.n	800c2c4 <_vfiprintf_r+0x50>
 800c4a0:	ab03      	add	r3, sp, #12
 800c4a2:	9300      	str	r3, [sp, #0]
 800c4a4:	462a      	mov	r2, r5
 800c4a6:	4b09      	ldr	r3, [pc, #36]	; (800c4cc <_vfiprintf_r+0x258>)
 800c4a8:	a904      	add	r1, sp, #16
 800c4aa:	4630      	mov	r0, r6
 800c4ac:	f7fd ffde 	bl	800a46c <_printf_i>
 800c4b0:	e7e4      	b.n	800c47c <_vfiprintf_r+0x208>
 800c4b2:	bf00      	nop
 800c4b4:	0800f45c 	.word	0x0800f45c
 800c4b8:	0800f47c 	.word	0x0800f47c
 800c4bc:	0800f43c 	.word	0x0800f43c
 800c4c0:	0800f5fc 	.word	0x0800f5fc
 800c4c4:	0800f606 	.word	0x0800f606
 800c4c8:	08009f25 	.word	0x08009f25
 800c4cc:	0800c24f 	.word	0x0800c24f
 800c4d0:	0800f602 	.word	0x0800f602

0800c4d4 <_sbrk_r>:
 800c4d4:	b538      	push	{r3, r4, r5, lr}
 800c4d6:	4d06      	ldr	r5, [pc, #24]	; (800c4f0 <_sbrk_r+0x1c>)
 800c4d8:	2300      	movs	r3, #0
 800c4da:	4604      	mov	r4, r0
 800c4dc:	4608      	mov	r0, r1
 800c4de:	602b      	str	r3, [r5, #0]
 800c4e0:	f7f5 fe16 	bl	8002110 <_sbrk>
 800c4e4:	1c43      	adds	r3, r0, #1
 800c4e6:	d102      	bne.n	800c4ee <_sbrk_r+0x1a>
 800c4e8:	682b      	ldr	r3, [r5, #0]
 800c4ea:	b103      	cbz	r3, 800c4ee <_sbrk_r+0x1a>
 800c4ec:	6023      	str	r3, [r4, #0]
 800c4ee:	bd38      	pop	{r3, r4, r5, pc}
 800c4f0:	2000088c 	.word	0x2000088c

0800c4f4 <__sread>:
 800c4f4:	b510      	push	{r4, lr}
 800c4f6:	460c      	mov	r4, r1
 800c4f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4fc:	f000 f8e2 	bl	800c6c4 <_read_r>
 800c500:	2800      	cmp	r0, #0
 800c502:	bfab      	itete	ge
 800c504:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c506:	89a3      	ldrhlt	r3, [r4, #12]
 800c508:	181b      	addge	r3, r3, r0
 800c50a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c50e:	bfac      	ite	ge
 800c510:	6563      	strge	r3, [r4, #84]	; 0x54
 800c512:	81a3      	strhlt	r3, [r4, #12]
 800c514:	bd10      	pop	{r4, pc}

0800c516 <__swrite>:
 800c516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c51a:	461f      	mov	r7, r3
 800c51c:	898b      	ldrh	r3, [r1, #12]
 800c51e:	05db      	lsls	r3, r3, #23
 800c520:	4605      	mov	r5, r0
 800c522:	460c      	mov	r4, r1
 800c524:	4616      	mov	r6, r2
 800c526:	d505      	bpl.n	800c534 <__swrite+0x1e>
 800c528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c52c:	2302      	movs	r3, #2
 800c52e:	2200      	movs	r2, #0
 800c530:	f000 f898 	bl	800c664 <_lseek_r>
 800c534:	89a3      	ldrh	r3, [r4, #12]
 800c536:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c53a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c53e:	81a3      	strh	r3, [r4, #12]
 800c540:	4632      	mov	r2, r6
 800c542:	463b      	mov	r3, r7
 800c544:	4628      	mov	r0, r5
 800c546:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c54a:	f000 b817 	b.w	800c57c <_write_r>

0800c54e <__sseek>:
 800c54e:	b510      	push	{r4, lr}
 800c550:	460c      	mov	r4, r1
 800c552:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c556:	f000 f885 	bl	800c664 <_lseek_r>
 800c55a:	1c43      	adds	r3, r0, #1
 800c55c:	89a3      	ldrh	r3, [r4, #12]
 800c55e:	bf15      	itete	ne
 800c560:	6560      	strne	r0, [r4, #84]	; 0x54
 800c562:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c566:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c56a:	81a3      	strheq	r3, [r4, #12]
 800c56c:	bf18      	it	ne
 800c56e:	81a3      	strhne	r3, [r4, #12]
 800c570:	bd10      	pop	{r4, pc}

0800c572 <__sclose>:
 800c572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c576:	f000 b831 	b.w	800c5dc <_close_r>
	...

0800c57c <_write_r>:
 800c57c:	b538      	push	{r3, r4, r5, lr}
 800c57e:	4d07      	ldr	r5, [pc, #28]	; (800c59c <_write_r+0x20>)
 800c580:	4604      	mov	r4, r0
 800c582:	4608      	mov	r0, r1
 800c584:	4611      	mov	r1, r2
 800c586:	2200      	movs	r2, #0
 800c588:	602a      	str	r2, [r5, #0]
 800c58a:	461a      	mov	r2, r3
 800c58c:	f7f5 fd6f 	bl	800206e <_write>
 800c590:	1c43      	adds	r3, r0, #1
 800c592:	d102      	bne.n	800c59a <_write_r+0x1e>
 800c594:	682b      	ldr	r3, [r5, #0]
 800c596:	b103      	cbz	r3, 800c59a <_write_r+0x1e>
 800c598:	6023      	str	r3, [r4, #0]
 800c59a:	bd38      	pop	{r3, r4, r5, pc}
 800c59c:	2000088c 	.word	0x2000088c

0800c5a0 <__assert_func>:
 800c5a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c5a2:	4614      	mov	r4, r2
 800c5a4:	461a      	mov	r2, r3
 800c5a6:	4b09      	ldr	r3, [pc, #36]	; (800c5cc <__assert_func+0x2c>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	4605      	mov	r5, r0
 800c5ac:	68d8      	ldr	r0, [r3, #12]
 800c5ae:	b14c      	cbz	r4, 800c5c4 <__assert_func+0x24>
 800c5b0:	4b07      	ldr	r3, [pc, #28]	; (800c5d0 <__assert_func+0x30>)
 800c5b2:	9100      	str	r1, [sp, #0]
 800c5b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c5b8:	4906      	ldr	r1, [pc, #24]	; (800c5d4 <__assert_func+0x34>)
 800c5ba:	462b      	mov	r3, r5
 800c5bc:	f000 f81e 	bl	800c5fc <fiprintf>
 800c5c0:	f000 f89f 	bl	800c702 <abort>
 800c5c4:	4b04      	ldr	r3, [pc, #16]	; (800c5d8 <__assert_func+0x38>)
 800c5c6:	461c      	mov	r4, r3
 800c5c8:	e7f3      	b.n	800c5b2 <__assert_func+0x12>
 800c5ca:	bf00      	nop
 800c5cc:	20000064 	.word	0x20000064
 800c5d0:	0800f60d 	.word	0x0800f60d
 800c5d4:	0800f61a 	.word	0x0800f61a
 800c5d8:	0800f648 	.word	0x0800f648

0800c5dc <_close_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	4d06      	ldr	r5, [pc, #24]	; (800c5f8 <_close_r+0x1c>)
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	4604      	mov	r4, r0
 800c5e4:	4608      	mov	r0, r1
 800c5e6:	602b      	str	r3, [r5, #0]
 800c5e8:	f7f5 fd5d 	bl	80020a6 <_close>
 800c5ec:	1c43      	adds	r3, r0, #1
 800c5ee:	d102      	bne.n	800c5f6 <_close_r+0x1a>
 800c5f0:	682b      	ldr	r3, [r5, #0]
 800c5f2:	b103      	cbz	r3, 800c5f6 <_close_r+0x1a>
 800c5f4:	6023      	str	r3, [r4, #0]
 800c5f6:	bd38      	pop	{r3, r4, r5, pc}
 800c5f8:	2000088c 	.word	0x2000088c

0800c5fc <fiprintf>:
 800c5fc:	b40e      	push	{r1, r2, r3}
 800c5fe:	b503      	push	{r0, r1, lr}
 800c600:	4601      	mov	r1, r0
 800c602:	ab03      	add	r3, sp, #12
 800c604:	4805      	ldr	r0, [pc, #20]	; (800c61c <fiprintf+0x20>)
 800c606:	f853 2b04 	ldr.w	r2, [r3], #4
 800c60a:	6800      	ldr	r0, [r0, #0]
 800c60c:	9301      	str	r3, [sp, #4]
 800c60e:	f7ff fe31 	bl	800c274 <_vfiprintf_r>
 800c612:	b002      	add	sp, #8
 800c614:	f85d eb04 	ldr.w	lr, [sp], #4
 800c618:	b003      	add	sp, #12
 800c61a:	4770      	bx	lr
 800c61c:	20000064 	.word	0x20000064

0800c620 <_fstat_r>:
 800c620:	b538      	push	{r3, r4, r5, lr}
 800c622:	4d07      	ldr	r5, [pc, #28]	; (800c640 <_fstat_r+0x20>)
 800c624:	2300      	movs	r3, #0
 800c626:	4604      	mov	r4, r0
 800c628:	4608      	mov	r0, r1
 800c62a:	4611      	mov	r1, r2
 800c62c:	602b      	str	r3, [r5, #0]
 800c62e:	f7f5 fd46 	bl	80020be <_fstat>
 800c632:	1c43      	adds	r3, r0, #1
 800c634:	d102      	bne.n	800c63c <_fstat_r+0x1c>
 800c636:	682b      	ldr	r3, [r5, #0]
 800c638:	b103      	cbz	r3, 800c63c <_fstat_r+0x1c>
 800c63a:	6023      	str	r3, [r4, #0]
 800c63c:	bd38      	pop	{r3, r4, r5, pc}
 800c63e:	bf00      	nop
 800c640:	2000088c 	.word	0x2000088c

0800c644 <_isatty_r>:
 800c644:	b538      	push	{r3, r4, r5, lr}
 800c646:	4d06      	ldr	r5, [pc, #24]	; (800c660 <_isatty_r+0x1c>)
 800c648:	2300      	movs	r3, #0
 800c64a:	4604      	mov	r4, r0
 800c64c:	4608      	mov	r0, r1
 800c64e:	602b      	str	r3, [r5, #0]
 800c650:	f7f5 fd45 	bl	80020de <_isatty>
 800c654:	1c43      	adds	r3, r0, #1
 800c656:	d102      	bne.n	800c65e <_isatty_r+0x1a>
 800c658:	682b      	ldr	r3, [r5, #0]
 800c65a:	b103      	cbz	r3, 800c65e <_isatty_r+0x1a>
 800c65c:	6023      	str	r3, [r4, #0]
 800c65e:	bd38      	pop	{r3, r4, r5, pc}
 800c660:	2000088c 	.word	0x2000088c

0800c664 <_lseek_r>:
 800c664:	b538      	push	{r3, r4, r5, lr}
 800c666:	4d07      	ldr	r5, [pc, #28]	; (800c684 <_lseek_r+0x20>)
 800c668:	4604      	mov	r4, r0
 800c66a:	4608      	mov	r0, r1
 800c66c:	4611      	mov	r1, r2
 800c66e:	2200      	movs	r2, #0
 800c670:	602a      	str	r2, [r5, #0]
 800c672:	461a      	mov	r2, r3
 800c674:	f7f5 fd3e 	bl	80020f4 <_lseek>
 800c678:	1c43      	adds	r3, r0, #1
 800c67a:	d102      	bne.n	800c682 <_lseek_r+0x1e>
 800c67c:	682b      	ldr	r3, [r5, #0]
 800c67e:	b103      	cbz	r3, 800c682 <_lseek_r+0x1e>
 800c680:	6023      	str	r3, [r4, #0]
 800c682:	bd38      	pop	{r3, r4, r5, pc}
 800c684:	2000088c 	.word	0x2000088c

0800c688 <__ascii_mbtowc>:
 800c688:	b082      	sub	sp, #8
 800c68a:	b901      	cbnz	r1, 800c68e <__ascii_mbtowc+0x6>
 800c68c:	a901      	add	r1, sp, #4
 800c68e:	b142      	cbz	r2, 800c6a2 <__ascii_mbtowc+0x1a>
 800c690:	b14b      	cbz	r3, 800c6a6 <__ascii_mbtowc+0x1e>
 800c692:	7813      	ldrb	r3, [r2, #0]
 800c694:	600b      	str	r3, [r1, #0]
 800c696:	7812      	ldrb	r2, [r2, #0]
 800c698:	1e10      	subs	r0, r2, #0
 800c69a:	bf18      	it	ne
 800c69c:	2001      	movne	r0, #1
 800c69e:	b002      	add	sp, #8
 800c6a0:	4770      	bx	lr
 800c6a2:	4610      	mov	r0, r2
 800c6a4:	e7fb      	b.n	800c69e <__ascii_mbtowc+0x16>
 800c6a6:	f06f 0001 	mvn.w	r0, #1
 800c6aa:	e7f8      	b.n	800c69e <__ascii_mbtowc+0x16>

0800c6ac <__malloc_lock>:
 800c6ac:	4801      	ldr	r0, [pc, #4]	; (800c6b4 <__malloc_lock+0x8>)
 800c6ae:	f7ff b910 	b.w	800b8d2 <__retarget_lock_acquire_recursive>
 800c6b2:	bf00      	nop
 800c6b4:	20000884 	.word	0x20000884

0800c6b8 <__malloc_unlock>:
 800c6b8:	4801      	ldr	r0, [pc, #4]	; (800c6c0 <__malloc_unlock+0x8>)
 800c6ba:	f7ff b90b 	b.w	800b8d4 <__retarget_lock_release_recursive>
 800c6be:	bf00      	nop
 800c6c0:	20000884 	.word	0x20000884

0800c6c4 <_read_r>:
 800c6c4:	b538      	push	{r3, r4, r5, lr}
 800c6c6:	4d07      	ldr	r5, [pc, #28]	; (800c6e4 <_read_r+0x20>)
 800c6c8:	4604      	mov	r4, r0
 800c6ca:	4608      	mov	r0, r1
 800c6cc:	4611      	mov	r1, r2
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	602a      	str	r2, [r5, #0]
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	f7f5 fcae 	bl	8002034 <_read>
 800c6d8:	1c43      	adds	r3, r0, #1
 800c6da:	d102      	bne.n	800c6e2 <_read_r+0x1e>
 800c6dc:	682b      	ldr	r3, [r5, #0]
 800c6de:	b103      	cbz	r3, 800c6e2 <_read_r+0x1e>
 800c6e0:	6023      	str	r3, [r4, #0]
 800c6e2:	bd38      	pop	{r3, r4, r5, pc}
 800c6e4:	2000088c 	.word	0x2000088c

0800c6e8 <__ascii_wctomb>:
 800c6e8:	b149      	cbz	r1, 800c6fe <__ascii_wctomb+0x16>
 800c6ea:	2aff      	cmp	r2, #255	; 0xff
 800c6ec:	bf85      	ittet	hi
 800c6ee:	238a      	movhi	r3, #138	; 0x8a
 800c6f0:	6003      	strhi	r3, [r0, #0]
 800c6f2:	700a      	strbls	r2, [r1, #0]
 800c6f4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c6f8:	bf98      	it	ls
 800c6fa:	2001      	movls	r0, #1
 800c6fc:	4770      	bx	lr
 800c6fe:	4608      	mov	r0, r1
 800c700:	4770      	bx	lr

0800c702 <abort>:
 800c702:	b508      	push	{r3, lr}
 800c704:	2006      	movs	r0, #6
 800c706:	f000 f82b 	bl	800c760 <raise>
 800c70a:	2001      	movs	r0, #1
 800c70c:	f7f5 fc88 	bl	8002020 <_exit>

0800c710 <_raise_r>:
 800c710:	291f      	cmp	r1, #31
 800c712:	b538      	push	{r3, r4, r5, lr}
 800c714:	4604      	mov	r4, r0
 800c716:	460d      	mov	r5, r1
 800c718:	d904      	bls.n	800c724 <_raise_r+0x14>
 800c71a:	2316      	movs	r3, #22
 800c71c:	6003      	str	r3, [r0, #0]
 800c71e:	f04f 30ff 	mov.w	r0, #4294967295
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c726:	b112      	cbz	r2, 800c72e <_raise_r+0x1e>
 800c728:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c72c:	b94b      	cbnz	r3, 800c742 <_raise_r+0x32>
 800c72e:	4620      	mov	r0, r4
 800c730:	f000 f830 	bl	800c794 <_getpid_r>
 800c734:	462a      	mov	r2, r5
 800c736:	4601      	mov	r1, r0
 800c738:	4620      	mov	r0, r4
 800c73a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c73e:	f000 b817 	b.w	800c770 <_kill_r>
 800c742:	2b01      	cmp	r3, #1
 800c744:	d00a      	beq.n	800c75c <_raise_r+0x4c>
 800c746:	1c59      	adds	r1, r3, #1
 800c748:	d103      	bne.n	800c752 <_raise_r+0x42>
 800c74a:	2316      	movs	r3, #22
 800c74c:	6003      	str	r3, [r0, #0]
 800c74e:	2001      	movs	r0, #1
 800c750:	e7e7      	b.n	800c722 <_raise_r+0x12>
 800c752:	2400      	movs	r4, #0
 800c754:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c758:	4628      	mov	r0, r5
 800c75a:	4798      	blx	r3
 800c75c:	2000      	movs	r0, #0
 800c75e:	e7e0      	b.n	800c722 <_raise_r+0x12>

0800c760 <raise>:
 800c760:	4b02      	ldr	r3, [pc, #8]	; (800c76c <raise+0xc>)
 800c762:	4601      	mov	r1, r0
 800c764:	6818      	ldr	r0, [r3, #0]
 800c766:	f7ff bfd3 	b.w	800c710 <_raise_r>
 800c76a:	bf00      	nop
 800c76c:	20000064 	.word	0x20000064

0800c770 <_kill_r>:
 800c770:	b538      	push	{r3, r4, r5, lr}
 800c772:	4d07      	ldr	r5, [pc, #28]	; (800c790 <_kill_r+0x20>)
 800c774:	2300      	movs	r3, #0
 800c776:	4604      	mov	r4, r0
 800c778:	4608      	mov	r0, r1
 800c77a:	4611      	mov	r1, r2
 800c77c:	602b      	str	r3, [r5, #0]
 800c77e:	f7f5 fc3f 	bl	8002000 <_kill>
 800c782:	1c43      	adds	r3, r0, #1
 800c784:	d102      	bne.n	800c78c <_kill_r+0x1c>
 800c786:	682b      	ldr	r3, [r5, #0]
 800c788:	b103      	cbz	r3, 800c78c <_kill_r+0x1c>
 800c78a:	6023      	str	r3, [r4, #0]
 800c78c:	bd38      	pop	{r3, r4, r5, pc}
 800c78e:	bf00      	nop
 800c790:	2000088c 	.word	0x2000088c

0800c794 <_getpid_r>:
 800c794:	f7f5 bc2c 	b.w	8001ff0 <_getpid>

0800c798 <_init>:
 800c798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c79a:	bf00      	nop
 800c79c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c79e:	bc08      	pop	{r3}
 800c7a0:	469e      	mov	lr, r3
 800c7a2:	4770      	bx	lr

0800c7a4 <_fini>:
 800c7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7a6:	bf00      	nop
 800c7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7aa:	bc08      	pop	{r3}
 800c7ac:	469e      	mov	lr, r3
 800c7ae:	4770      	bx	lr
