
---------- Begin Simulation Statistics ----------
final_tick                                13987663408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656884                       # Number of bytes of host memory used
host_op_rate                                   287333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.93                       # Real time elapsed on the host
host_tick_rate                              225866952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9995921                       # Number of instructions simulated
sim_ops                                      17794161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013988                       # Number of seconds simulated
sim_ticks                                 13987663408                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11357577                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9084477                       # number of cc regfile writes
system.cpu.committedInsts                     9995921                       # Number of Instructions Simulated
system.cpu.committedOps                      17794161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.516794                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.516794                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4376529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2000717                       # number of floating regfile writes
system.cpu.idleCycles                           34594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1124                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2271718                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.709676                       # Inst execution rate
system.cpu.iew.exec_refs                      2335847                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2207013                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  148966                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                129292                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2207519                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17858803                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                128834                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1082                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              17853800                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31168                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               6202473                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1273                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               6249152                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          764                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            360                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18132042                       # num instructions consuming a value
system.cpu.iew.wb_count                      17846090                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656872                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11910429                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.709370                       # insts written-back per cycle
system.cpu.iew.wb_sent                       17853316                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22737959                       # number of integer regfile reads
system.cpu.int_regfile_writes                11374281                       # number of integer regfile writes
system.cpu.ipc                               0.397331                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.397331                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               824      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14016144     78.50%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1164      0.01%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 145      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.80%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125172      0.70%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125046      0.70%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750207      4.20%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 13      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3969      0.02%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2206579     12.36%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125064      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            531      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17854882                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2281978                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4283294                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2001287                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2001628                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      335631                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018798                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54909     16.36%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93532     27.87%     44.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 124714     37.16%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62410     18.59%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     35      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15907711                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56885235                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15844803                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15921821                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17858754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  17854882                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           64636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        46587                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      25123075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.710697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.537876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19487717     77.57%     77.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              989674      3.94%     81.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1560129      6.21%     87.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              617454      2.46%     90.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1027625      4.09%     94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1026973      4.09%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              325634      1.30%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9533      0.04%     99.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78336      0.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25123075                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.709719                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                38                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               129292                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2207519                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6880700                       # number of misc regfile reads
system.cpu.numCycles                         25157669                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       752179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1505843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            433                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2277374                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2276145                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1050                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2273719                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2272920                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.964859                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     300                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              269                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           64774                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1005                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     25114260                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.708528                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.563116                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        19573610     77.94%     77.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          239218      0.95%     78.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2243116      8.93%     87.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1470281      5.85%     93.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          729978      2.91%     96.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          290359      1.16%     97.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           42993      0.17%     97.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          169437      0.67%     98.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          355268      1.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     25114260                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9995921                       # Number of instructions committed
system.cpu.commit.opsCommitted               17794161                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2327019                       # Number of memory references committed
system.cpu.commit.loads                        127545                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2264230                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2001126                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15918412                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   148                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     13965345     78.48%     78.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1004      0.01%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd       499996      2.81%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       125100      0.70%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       125044      0.70%     82.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       750204      4.22%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         2499      0.01%     86.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2199016     12.36%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       125046      0.70%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17794161                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        355268                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1527920                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1527920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1527920                       # number of overall hits
system.cpu.dcache.overall_hits::total         1527920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       815696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         815696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       815696                       # number of overall misses
system.cpu.dcache.overall_misses::total        815696                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12818061251                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12818061251                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12818061251                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12818061251                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2343616                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343616                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2343616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2343616                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.348050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.348050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.348050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.348050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15714.262729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15714.262729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15714.262729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15714.262729                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1040                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       752069                       # number of writebacks
system.cpu.dcache.writebacks::total            752069                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62517                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62517                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       753179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       753179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753179                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11363988367                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11363988367                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11363988367                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11363988367                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.321375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.321375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.321375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.321375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15088.031354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15088.031354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15088.031354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15088.031354                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752155                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    854529188                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    854529188                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.543031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.543031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10917.291889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10917.291889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62516                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62516                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    220547408                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    220547408                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.109317                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.109317                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13996.789237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13996.789237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1462052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1462052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       737423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       737423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11963532063                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11963532063                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.335272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.335272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16223.432227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16223.432227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       737422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       737422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11143440959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11143440959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.335272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.335272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15111.348670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15111.348670                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.832881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2281099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.028628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181812                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.832881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19502107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19502107                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   682141                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              22172103                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    710437                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1557121                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1273                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2269931                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   221                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17866998                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   902                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      144399                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2207016                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47837                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             145365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10051268                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2277374                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2273236                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24974936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  182                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1071                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    130706                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   484                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           25123075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.712194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.997358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21793719     86.75%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   345039      1.37%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   251923      1.00%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   204064      0.81%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   250989      1.00%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   188519      0.75%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   376353      1.50%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1472998      5.86%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   239471      0.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             25123075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090524                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.399531                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       130088                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130088                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130088                       # number of overall hits
system.cpu.icache.overall_hits::total          130088                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          618                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            618                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          618                       # number of overall misses
system.cpu.icache.overall_misses::total           618                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49398931                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49398931                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49398931                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49398931                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130706                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130706                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004728                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004728                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79933.545307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79933.545307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79933.545307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79933.545307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40466235                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40466235                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40466235                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40466235                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003711                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003711                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003711                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003711                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83435.536082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83435.536082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83435.536082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83435.536082                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130088                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130088                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          618                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           618                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49398931                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49398931                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79933.545307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79933.545307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40466235                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40466235                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83435.536082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83435.536082                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.378200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130572                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            269.776860                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88960                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.378200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.407596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.407596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.449219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            261896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           261896                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8896                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      130893                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           232                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         193                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1747                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   8045                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13987663408                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   1273                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1168569                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6404421                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1765486                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              15783292                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               17863279                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   752                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46860                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15528318                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22471324                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    45381805                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 22754408                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4376742                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22385329                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    85989                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8373116                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42614573                       # The number of ROB reads
system.cpu.rob.writes                        35726704                       # The number of ROB writes
system.cpu.thread_0.numInsts                  9995921                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17794161                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       556                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               737320                       # number of demand (read+write) hits
system.l2.demand_hits::total                   737324                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              737320                       # number of overall hits
system.l2.overall_hits::total                  737324                       # number of overall hits
system.l2.demand_misses::.cpu.inst                481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15859                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               481                       # number of overall misses
system.l2.overall_misses::.cpu.data             15859                       # number of overall misses
system.l2.overall_misses::total                 16340                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39607216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1221051060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1260658276                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39607216                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1221051060                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1260658276                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           753179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               753664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          753179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              753664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.021056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021681                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.021056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021681                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82343.484407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76994.202661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77151.669278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82343.484407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76994.202661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77151.669278                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  11                       # number of writebacks
system.l2.writebacks::total                        11                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34142276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1040344472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1074486748                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34142276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1040344472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1074486748                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.021056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021681                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.021056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021681                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70981.862786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65599.626206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65758.062913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70981.862786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65599.626206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65758.062913                       # average overall mshr miss latency
system.l2.replacements                            444                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       752069                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           752069                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       752069                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       752069                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            721691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                721691                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15731                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1209289436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1209289436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        737422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            737422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.021332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76873.017354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76873.017354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1030035604                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1030035604                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65478.075393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65478.075393                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39607216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39607216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82343.484407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82343.484407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34142276                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34142276                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70981.862786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70981.862786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11761624                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11761624                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.008123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91887.687500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91887.687500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10308868                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10308868                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.008123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80538.031250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80538.031250                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14810.906184                       # Cycle average of tags in use
system.l2.tags.total_refs                     1505834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16353                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     92.083043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.245662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.585485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14782.075036                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.451113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.451993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.485504                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12063097                       # Number of tag accesses
system.l2.tags.data_accesses                 12063097                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000569916                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36229                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         11                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16339                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       11                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   11                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1045696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     74.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13987582788                       # Total gap between requests
system.mem_ctrls.avgGap                     855509.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1014848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2196220.991593937855                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72553075.549385577440                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        15859                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           11                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13715856                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    364467296                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28574.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     22981.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1014976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1045696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        15859                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            11                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2196221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72562226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         74758447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2196221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2196221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        50330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           50330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        50330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2196221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72562226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        74808778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                16337                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                71864402                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              81685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          378183152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 4398.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23148.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14960                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   762.619883                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   590.311053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   371.004010                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          111      8.11%      8.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           88      6.43%     14.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          155     11.33%     25.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           40      2.92%     28.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           36      2.63%     31.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           31      2.27%     33.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           33      2.41%     36.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      2.19%     38.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          844     61.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1045568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               74.749297                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4976580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2629935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       57484140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    610669500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4857014880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6636668475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   474.465840                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12617511334                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    903192074                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4855200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2561625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       59162040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    620584080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4848665760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6639722145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   474.684152                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12595694206                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    925009202                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                608                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15731                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32697                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32697                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32697                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1046400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1046400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1046400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16339                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            27248272                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86137100                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       752080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           737422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          737422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2258513                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2259506                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     96335872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               96368384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             444                       # Total snoops (count)
system.tol2bus.snoopTraffic                       704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           754108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023955                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 753675     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    433      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             754108                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13987663408                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1673576124                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            807312                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1256302572                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
