{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447527084194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 13:51:24 2015 " "Processing started: Sat Nov 14 13:51:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447527084556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 test.v(202) " "Verilog HDL Expression warning at test.v(202): truncated literal to match 1 bits" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1447527097094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 8 8 " "Found 8 design units, including 8 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "2 SecondCounter " "Found entity 2: SecondCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "3 MinuteCounter " "Found entity 3: MinuteCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "4 HourCounter " "Found entity 4: HourCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "5 Hours " "Found entity 5: Hours" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex " "Found entity 6: hex" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "7 FSMCLOCK " "Found entity 7: FSMCLOCK" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "8 setTime " "Found entity 8: setTime" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "secondsP test.v(306) " "Verilog HDL error at test.v(306): object \"secondsP\" is not declared" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 306 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447527097097 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flag test.v(308) " "Verilog HDL error at test.v(308): object \"flag\" is not declared" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 308 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447527097097 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flag test.v(310) " "Verilog HDL error at test.v(310): object \"flag\" is not declared" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 310 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447527097097 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447527097200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 14 13:51:37 2015 " "Processing ended: Sat Nov 14 13:51:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447527084194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 13:51:24 2015 " "Processing started: Sat Nov 14 13:51:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447527084199 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447527084556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 test.v(202) " "Verilog HDL Expression warning at test.v(202): truncated literal to match 1 bits" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1447527097094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 8 8 " "Found 8 design units, including 8 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "2 SecondCounter " "Found entity 2: SecondCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "3 MinuteCounter " "Found entity 3: MinuteCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "4 HourCounter " "Found entity 4: HourCounter" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "5 Hours " "Found entity 5: Hours" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex " "Found entity 6: hex" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "7 FSMCLOCK " "Found entity 7: FSMCLOCK" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""} { "Info" "ISGN_ENTITY_NAME" "8 setTime " "Found entity 8: setTime" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447527097096 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "secondsP test.v(306) " "Verilog HDL error at test.v(306): object \"secondsP\" is not declared" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 306 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447527097097 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flag test.v(308) " "Verilog HDL error at test.v(308): object \"flag\" is not declared" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 308 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447527097097 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flag test.v(310) " "Verilog HDL error at test.v(310): object \"flag\" is not declared" {  } { { "test.v" "" { Text "C:/Users/hp/Documents/GitHub/Drug-Dispenser/test.v" 310 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447527097097 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447527097200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 14 13:51:37 2015 " "Processing ended: Sat Nov 14 13:51:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447527097200 ""}
