<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.46</td>
<td class="s6 cl rt"><a href="mod1920.html#Line" > 64.71</a></td>
<td class="s5 cl rt"><a href="mod1920.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1920.html#Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1920.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1920.html#inst_tag_231128"  onclick="showContent('inst_tag_231128')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats</a></td>
<td class="s4 cl rt"> 41.46</td>
<td class="s6 cl rt"><a href="mod1920.html#Line" > 64.71</a></td>
<td class="s5 cl rt"><a href="mod1920.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1920.html#Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1920.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_231128"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_231128" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.46</td>
<td class="s6 cl rt"><a href="mod1920.html#Line" > 64.71</a></td>
<td class="s5 cl rt"><a href="mod1920.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1920.html#Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1920.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.73</td>
<td class="s5 cl rt"> 54.40</td>
<td class="s2 cl rt"> 28.10</td>
<td class="s0 cl rt">  0.92</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.48</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.81</td>
<td class="s4 cl rt"> 41.67</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  2.89</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td><a href="mod1045.html#inst_tag_91223" >c_udc_car</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod316.html#inst_tag_30866" id="tag_urg_inst_30866">c_ats_clkdiv_resetn</a></td>
<td class="s3 cl rt"> 37.86</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod316.html#inst_tag_30867" id="tag_urg_inst_30867">c_ats_clkgate_resetn</a></td>
<td class="s3 cl rt"> 36.61</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod60.html#inst_tag_2611" id="tag_urg_inst_2611">c_ats_hsclock_gate</a></td>
<td class="s3 cl rt"> 30.58</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s2 cl rt"> 23.08</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod60.html#inst_tag_2607" id="tag_urg_inst_2607">c_div_refclock_ana_clk_gate</a></td>
<td class="s3 cl rt"> 32.23</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod60.html#inst_tag_2609" id="tag_urg_inst_2609">c_div_refclock_clk_gate</a></td>
<td class="s3 cl rt"> 32.23</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod60.html#inst_tag_2608" id="tag_urg_inst_2608">c_fb_clk_ana_clk_gate</a></td>
<td class="s3 cl rt"> 34.32</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod378.html#inst_tag_31876" id="tag_urg_inst_31876">c_fb_clock_div</a></td>
<td class="s2 cl rt"> 28.26</td>
<td class="s4 cl rt"> 45.83</td>
<td class="s2 cl rt"> 26.32</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod378.html#inst_tag_31877" id="tag_urg_inst_31877">c_ip_clock_div</a></td>
<td class="s2 cl rt"> 28.26</td>
<td class="s4 cl rt"> 45.83</td>
<td class="s2 cl rt"> 26.32</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68811" id="tag_urg_inst_68811">c_pll_pfd_pd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169732" id="tag_urg_inst_169732">c_scan_ats_clkdiv_resetn</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169734" id="tag_urg_inst_169734">c_scan_ats_clkgate_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169730" id="tag_urg_inst_169730">c_scan_div_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_0.html#inst_tag_169731" id="tag_urg_inst_169731">c_scan_fb_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod60.html#inst_tag_2610" id="tag_urg_inst_2610">c_vco_pll_clk_gate</a></td>
<td class="s2 cl rt"> 28.80</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.08</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1920.html" >udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>17</td><td>11</td><td>64.71</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17404</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17411</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17457</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17493</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17500</td><td>5</td><td>3</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
17403                   begin
17404      1/1          	if(~pll_startloop_sync)
17405      1/1          		r_fb_clk    &lt;= 1'b 0 ;
17406                   	else
17407      <font color = "red">0/1     ==>  		r_fb_clk    &lt;= w_fb_clk_gen ;</font>
17408                   end
17409                   always @(posedge refclock or negedge rstn_ats_clkdiv)
17410                   begin
17411      1/1          	if(~rstn_ats_clkdiv)
17412      1/1          		r_div_refclock	    &lt;= 1'b 0 ;
17413                   	else
17414      <font color = "red">0/1     ==>  		r_div_refclock	    &lt;= w_div_refclock_gen ;</font>
17415                   end
17416                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b1)) c_pll_pfd_pd_sync (
17417                   .clock		(i_ats_pll_clk) ,
17418                   .reset_n	(rstn_ats_clkdiv) ,
17419                   .d_in	        (pll_pfd_pd) ,
17420                   .d_out	        (pll_pfd_pd_sync)
17421                   );
17422                   assign div_refclock_ana_clk_en = test_ana_div_refclock_gate_ovr | ~pll_pfd_pd;
17423                   clk_gating_cell_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_SYNC_FLOPS(0)) c_div_refclock_ana_clk_gate (
17424                   .reset_n (rstn_ats_clkdiv),
17425                   .en (div_refclock_ana_clk_en),
17426                   .scanen (scan_en_cg_ats),
17427                   .clk_in (div_refclock),
17428                   .en_synced (),
17429                   .en_ack (),
17430                   .clk_out (o_div_refclock)
17431                   );
17432                   assign fb_clk_ana_clk_en = test_fb_clock_gate_ovr | ~pll_pfd_pd_sync;
17433                   clk_gating_cell_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_SYNC_FLOPS(0)) c_fb_clk_ana_clk_gate (
17434                   .reset_n (rstn_ats_clkdiv),
17435                   .en (fb_clk_ana_clk_en),
17436                   .scanen (scan_en_cg_ats),
17437                   .clk_in (fb_clk),
17438                   .en_synced (),
17439                   .en_ack (),
17440                   .clk_out (o_fb_clk)
17441                   );
17442                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_div_refclock(
17443                   .scan_mode_en_in(scan_saf_mode),
17444                   .scan_signal_in(scan_clock),
17445                   .fcn_signal_in(r_div_refclock),
17446                   .fcn_signal_out(div_refclock)
17447                   );
17448                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_fb_clk(
17449                   .scan_mode_en_in(scan_saf_mode),
17450                   .scan_signal_in(scan_clock),
17451                   .fcn_signal_in(r_fb_clk),
17452                   .fcn_signal_out(fb_clk)
17453                   );
17454                   assign pll_gate = scan_ats_mode ? 1'b0 : (i_pll_pso | i_pll_standby); 
17455                   always @(posedge div_refclock or negedge rstn_ats_clkdiv)
17456                   begin
17457      1/1              if(~rstn_ats_clkdiv)
17458      1/1                  pll_gate_d &lt;= 1'b1;
17459                       else
17460      <font color = "red">0/1     ==>          pll_gate_d &lt;= pll_gate;</font>
17461                   end
17462                   assign div_refclock_clk_en = test_dig_div_refclock_gate_ovr | ~pll_gate_d;
17463                   clk_gating_cell_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_SYNC_FLOPS(0)) c_div_refclock_clk_gate (
17464                   .reset_n (rstn_ats_clkdiv),
17465                   .en (div_refclock_clk_en),
17466                   .scanen (scan_en_cg_ats),
17467                   .clk_in (div_refclock),
17468                   .en_synced (),
17469                   .en_ack (),
17470                   .clk_out (o_dig_div_refclock)
17471                   );
17472                   assign vco_pll_clk_en = test_vco_pll_clock_gate_ovr | pll_vco_cnt_window;
17473                   clk_gating_cell_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_vco_pll_clk_gate (
17474                   .reset_n (rstn_ats_clkdiv),
17475                   .en (vco_pll_clk_en),
17476                   .scanen (scan_en_cg_ats),
17477                   .clk_in (i_ats_pll_highfreq_clk),
17478                   .en_synced (),
17479                   .en_ack (),
17480                   .clk_out (o_vco_pll_clk)
17481                   );
17482                   clk_gating_cell_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_ats_hsclock_gate (
17483                   .reset_n (rstn_ats_clkgate),
17484                   .en (1'b1),
17485                   .scanen (scan_en_cg_ats),
17486                   .clk_in (i_ats_pll_rx_clk),
17487                   .en_synced (),
17488                   .en_ack (),
17489                   .clk_out (o_scan_ats_hsclock)
17490                   );
17491                   always @(posedge o_scan_ats_hsclock or negedge rstn_ats_clkgate)
17492                   begin
17493      1/1          	if(~rstn_ats_clkgate)
17494      1/1          		clkdiv &lt;= 3'b000 ;
17495                   	else
17496      <font color = "red">0/1     ==>  		clkdiv &lt;= clkdiv +3'b001 ;</font>
17497                   end
17498                   always @(posedge o_scan_ats_hsclock or negedge rstn_ats_clkgate)
17499                   begin
17500      1/1          	if(~rstn_ats_clkgate)
17501                               begin
17502      1/1          	         o_scan_ats_sieclock  &lt;= 1'b0;
17503      1/1                           o_scan_ats_hssiclock &lt;= 1'b0;
17504                               end
17505                   	else
17506                               begin
17507      <font color = "red">0/1     ==>  	         o_scan_ats_sieclock  &lt;= ~clkdiv[2];</font>
17508      <font color = "red">0/1     ==>                   o_scan_ats_hssiclock &lt;= ~clkdiv[0];</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1920.html" >udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17400
 EXPRESSION (scan_saf_mode ? 1'b0 : o_fb_clk_gen)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17401
 EXPRESSION (scan_saf_mode ? 1'b0 : div_refclock_gen)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17454
 EXPRESSION (scan_ats_mode ? 1'b0 : ((i_pll_pso | i_pll_standby)))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1920.html" >udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">33</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">88</td>
<td class="rt">1</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">44</td>
<td class="rt">1</td>
<td class="rt">2.27  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">33</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">88</td>
<td class="rt">1</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">44</td>
<td class="rt">1</td>
<td class="rt">2.27  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>scan_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ats_pll_highfreq_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_vco_cnt_window</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_startloop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ats_pll_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ats_pll_rx_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_pfd_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_en_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>refclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_ats_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clkdiv_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_lock_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bg_powergood_ats</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_pso</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_standby</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_fbdiv[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_ipdiv[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_vco_pll_clock_gate_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_dig_div_refclock_gate_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_fb_clock_gate_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_ana_div_refclock_gate_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_div_refclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_dig_div_refclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_fb_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_vco_pll_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_scan_ats_hsclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_scan_ats_hssiclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_scan_ats_sieclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_ats_clkdiv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1920.html" >udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17400</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17401</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17454</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17404</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17411</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17457</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17493</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17500</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17400      assign w_fb_clk_gen = scan_saf_mode ? 1'b0 : o_fb_clk_gen;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17401      assign w_div_refclock_gen = scan_saf_mode ? 1'b0 : div_refclock_gen;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17454      assign pll_gate = scan_ats_mode ? 1'b0 : (i_pll_pso | i_pll_standby); 
                                           <font color = "red">-1-</font>  
                                           <font color = "red">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17404      	if(~pll_startloop_sync)
           	<font color = "red">-1-</font>  
17405      		r_fb_clk    <= 1'b 0 ;
           <font color = "green">		==></font>
17406      	else
17407      		r_fb_clk    <= w_fb_clk_gen ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17411      	if(~rstn_ats_clkdiv)
           	<font color = "red">-1-</font>  
17412      		r_div_refclock	    <= 1'b 0 ;
           <font color = "green">		==></font>
17413      	else
17414      		r_div_refclock	    <= w_div_refclock_gen ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17457          if(~rstn_ats_clkdiv)
               <font color = "red">-1-</font>  
17458              pll_gate_d <= 1'b1;
           <font color = "green">        ==></font>
17459          else
17460              pll_gate_d <= pll_gate;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17493      	if(~rstn_ats_clkgate)
           	<font color = "red">-1-</font>  
17494      		clkdiv <= 3'b000 ;
           <font color = "green">		==></font>
17495      	else
17496      		clkdiv <= clkdiv +3'b001 ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17500      	if(~rstn_ats_clkgate)
           	<font color = "red">-1-</font>  
17501                  begin
17502      	         o_scan_ats_sieclock  <= 1'b0;
           <font color = "green">	         ==></font>
17503                       o_scan_ats_hssiclock <= 1'b0;
17504                  end
17505      	else
17506                  begin
17507      	         o_scan_ats_sieclock  <= ~clkdiv[2];
           <font color = "red">	         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_231128">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_udc_car_ats_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
