#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe60000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe2c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe34630 .functor NOT 1, L_0xe8aab0, C4<0>, C4<0>, C4<0>;
L_0xe8a890 .functor XOR 2, L_0xe8a730, L_0xe8a7f0, C4<00>, C4<00>;
L_0xe8a9a0 .functor XOR 2, L_0xe8a890, L_0xe8a900, C4<00>, C4<00>;
v0xe87440_0 .net *"_ivl_10", 1 0, L_0xe8a900;  1 drivers
v0xe87540_0 .net *"_ivl_12", 1 0, L_0xe8a9a0;  1 drivers
v0xe87620_0 .net *"_ivl_2", 1 0, L_0xe8a670;  1 drivers
v0xe876e0_0 .net *"_ivl_4", 1 0, L_0xe8a730;  1 drivers
v0xe877c0_0 .net *"_ivl_6", 1 0, L_0xe8a7f0;  1 drivers
v0xe878f0_0 .net *"_ivl_8", 1 0, L_0xe8a890;  1 drivers
v0xe879d0_0 .net "a", 0 0, v0xe85520_0;  1 drivers
v0xe87a70_0 .net "b", 0 0, v0xe855c0_0;  1 drivers
v0xe87b10_0 .net "c", 0 0, v0xe85660_0;  1 drivers
v0xe87bb0_0 .var "clk", 0 0;
v0xe87c50_0 .net "d", 0 0, v0xe857a0_0;  1 drivers
v0xe87cf0_0 .net "out_pos_dut", 0 0, L_0xe8a4e0;  1 drivers
v0xe87d90_0 .net "out_pos_ref", 0 0, L_0xe893d0;  1 drivers
v0xe87e30_0 .net "out_sop_dut", 0 0, L_0xe89d90;  1 drivers
v0xe87ed0_0 .net "out_sop_ref", 0 0, L_0xe61510;  1 drivers
v0xe87f70_0 .var/2u "stats1", 223 0;
v0xe88010_0 .var/2u "strobe", 0 0;
v0xe881c0_0 .net "tb_match", 0 0, L_0xe8aab0;  1 drivers
v0xe88290_0 .net "tb_mismatch", 0 0, L_0xe34630;  1 drivers
v0xe88330_0 .net "wavedrom_enable", 0 0, v0xe85a70_0;  1 drivers
v0xe88400_0 .net "wavedrom_title", 511 0, v0xe85b10_0;  1 drivers
L_0xe8a670 .concat [ 1 1 0 0], L_0xe893d0, L_0xe61510;
L_0xe8a730 .concat [ 1 1 0 0], L_0xe893d0, L_0xe61510;
L_0xe8a7f0 .concat [ 1 1 0 0], L_0xe8a4e0, L_0xe89d90;
L_0xe8a900 .concat [ 1 1 0 0], L_0xe893d0, L_0xe61510;
L_0xe8aab0 .cmp/eeq 2, L_0xe8a670, L_0xe8a9a0;
S_0xe31360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe2c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe34a10 .functor AND 1, v0xe85660_0, v0xe857a0_0, C4<1>, C4<1>;
L_0xe34df0 .functor NOT 1, v0xe85520_0, C4<0>, C4<0>, C4<0>;
L_0xe351d0 .functor NOT 1, v0xe855c0_0, C4<0>, C4<0>, C4<0>;
L_0xe35450 .functor AND 1, L_0xe34df0, L_0xe351d0, C4<1>, C4<1>;
L_0xe4d140 .functor AND 1, L_0xe35450, v0xe85660_0, C4<1>, C4<1>;
L_0xe61510 .functor OR 1, L_0xe34a10, L_0xe4d140, C4<0>, C4<0>;
L_0xe88850 .functor NOT 1, v0xe855c0_0, C4<0>, C4<0>, C4<0>;
L_0xe888c0 .functor OR 1, L_0xe88850, v0xe857a0_0, C4<0>, C4<0>;
L_0xe889d0 .functor AND 1, v0xe85660_0, L_0xe888c0, C4<1>, C4<1>;
L_0xe88a90 .functor NOT 1, v0xe85520_0, C4<0>, C4<0>, C4<0>;
L_0xe88b60 .functor OR 1, L_0xe88a90, v0xe855c0_0, C4<0>, C4<0>;
L_0xe88bd0 .functor AND 1, L_0xe889d0, L_0xe88b60, C4<1>, C4<1>;
L_0xe88d50 .functor NOT 1, v0xe855c0_0, C4<0>, C4<0>, C4<0>;
L_0xe88dc0 .functor OR 1, L_0xe88d50, v0xe857a0_0, C4<0>, C4<0>;
L_0xe88ce0 .functor AND 1, v0xe85660_0, L_0xe88dc0, C4<1>, C4<1>;
L_0xe88f50 .functor NOT 1, v0xe85520_0, C4<0>, C4<0>, C4<0>;
L_0xe89050 .functor OR 1, L_0xe88f50, v0xe857a0_0, C4<0>, C4<0>;
L_0xe89110 .functor AND 1, L_0xe88ce0, L_0xe89050, C4<1>, C4<1>;
L_0xe892c0 .functor XNOR 1, L_0xe88bd0, L_0xe89110, C4<0>, C4<0>;
v0xe33f60_0 .net *"_ivl_0", 0 0, L_0xe34a10;  1 drivers
v0xe34360_0 .net *"_ivl_12", 0 0, L_0xe88850;  1 drivers
v0xe34740_0 .net *"_ivl_14", 0 0, L_0xe888c0;  1 drivers
v0xe34b20_0 .net *"_ivl_16", 0 0, L_0xe889d0;  1 drivers
v0xe34f00_0 .net *"_ivl_18", 0 0, L_0xe88a90;  1 drivers
v0xe352e0_0 .net *"_ivl_2", 0 0, L_0xe34df0;  1 drivers
v0xe35560_0 .net *"_ivl_20", 0 0, L_0xe88b60;  1 drivers
v0xe83a90_0 .net *"_ivl_24", 0 0, L_0xe88d50;  1 drivers
v0xe83b70_0 .net *"_ivl_26", 0 0, L_0xe88dc0;  1 drivers
v0xe83c50_0 .net *"_ivl_28", 0 0, L_0xe88ce0;  1 drivers
v0xe83d30_0 .net *"_ivl_30", 0 0, L_0xe88f50;  1 drivers
v0xe83e10_0 .net *"_ivl_32", 0 0, L_0xe89050;  1 drivers
v0xe83ef0_0 .net *"_ivl_36", 0 0, L_0xe892c0;  1 drivers
L_0x7feebdacf018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe83fb0_0 .net *"_ivl_38", 0 0, L_0x7feebdacf018;  1 drivers
v0xe84090_0 .net *"_ivl_4", 0 0, L_0xe351d0;  1 drivers
v0xe84170_0 .net *"_ivl_6", 0 0, L_0xe35450;  1 drivers
v0xe84250_0 .net *"_ivl_8", 0 0, L_0xe4d140;  1 drivers
v0xe84330_0 .net "a", 0 0, v0xe85520_0;  alias, 1 drivers
v0xe843f0_0 .net "b", 0 0, v0xe855c0_0;  alias, 1 drivers
v0xe844b0_0 .net "c", 0 0, v0xe85660_0;  alias, 1 drivers
v0xe84570_0 .net "d", 0 0, v0xe857a0_0;  alias, 1 drivers
v0xe84630_0 .net "out_pos", 0 0, L_0xe893d0;  alias, 1 drivers
v0xe846f0_0 .net "out_sop", 0 0, L_0xe61510;  alias, 1 drivers
v0xe847b0_0 .net "pos0", 0 0, L_0xe88bd0;  1 drivers
v0xe84870_0 .net "pos1", 0 0, L_0xe89110;  1 drivers
L_0xe893d0 .functor MUXZ 1, L_0x7feebdacf018, L_0xe88bd0, L_0xe892c0, C4<>;
S_0xe849f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe2c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe85520_0 .var "a", 0 0;
v0xe855c0_0 .var "b", 0 0;
v0xe85660_0 .var "c", 0 0;
v0xe85700_0 .net "clk", 0 0, v0xe87bb0_0;  1 drivers
v0xe857a0_0 .var "d", 0 0;
v0xe85890_0 .var/2u "fail", 0 0;
v0xe85930_0 .var/2u "fail1", 0 0;
v0xe859d0_0 .net "tb_match", 0 0, L_0xe8aab0;  alias, 1 drivers
v0xe85a70_0 .var "wavedrom_enable", 0 0;
v0xe85b10_0 .var "wavedrom_title", 511 0;
E_0xe40a00/0 .event negedge, v0xe85700_0;
E_0xe40a00/1 .event posedge, v0xe85700_0;
E_0xe40a00 .event/or E_0xe40a00/0, E_0xe40a00/1;
S_0xe84d20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe849f0;
 .timescale -12 -12;
v0xe84f60_0 .var/2s "i", 31 0;
E_0xe408a0 .event posedge, v0xe85700_0;
S_0xe85060 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe849f0;
 .timescale -12 -12;
v0xe85260_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe85340 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe849f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe85cf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe2c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe89580 .functor NOT 1, v0xe85520_0, C4<0>, C4<0>, C4<0>;
L_0xe89610 .functor NOT 1, v0xe855c0_0, C4<0>, C4<0>, C4<0>;
L_0xe897b0 .functor AND 1, v0xe85660_0, v0xe857a0_0, C4<1>, C4<1>;
L_0xe89a40 .functor AND 1, L_0xe89580, L_0xe89610, C4<1>, C4<1>;
L_0xe89b80 .functor AND 1, L_0xe89a40, v0xe85660_0, C4<1>, C4<1>;
L_0xe89c40 .functor OR 1, L_0xe897b0, L_0xe89b80, C4<0>, C4<0>;
L_0xe89d90 .functor BUFZ 1, L_0xe89c40, C4<0>, C4<0>, C4<0>;
L_0xe89ea0 .functor OR 1, L_0xe89610, v0xe857a0_0, C4<0>, C4<0>;
L_0xe89f60 .functor OR 1, L_0xe89580, v0xe855c0_0, C4<0>, C4<0>;
L_0xe89fd0 .functor OR 1, L_0xe89580, v0xe857a0_0, C4<0>, C4<0>;
L_0xe8a0a0 .functor AND 1, v0xe85660_0, L_0xe89ea0, C4<1>, C4<1>;
L_0xe8a110 .functor AND 1, L_0xe8a0a0, L_0xe89f60, C4<1>, C4<1>;
L_0xe8a240 .functor AND 1, v0xe85660_0, L_0xe89ea0, C4<1>, C4<1>;
L_0xe8a2b0 .functor AND 1, L_0xe8a240, L_0xe89fd0, C4<1>, C4<1>;
L_0xe8a1d0 .functor XNOR 1, L_0xe8a110, L_0xe8a2b0, C4<0>, C4<0>;
v0xe85eb0_0 .net *"_ivl_20", 0 0, L_0xe8a0a0;  1 drivers
v0xe85f90_0 .net *"_ivl_24", 0 0, L_0xe8a240;  1 drivers
v0xe86070_0 .net *"_ivl_28", 0 0, L_0xe8a1d0;  1 drivers
L_0x7feebdacf060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe86140_0 .net *"_ivl_30", 0 0, L_0x7feebdacf060;  1 drivers
v0xe86220_0 .net *"_ivl_6", 0 0, L_0xe89a40;  1 drivers
v0xe86350_0 .net "a", 0 0, v0xe85520_0;  alias, 1 drivers
v0xe86440_0 .net "and_cd", 0 0, L_0xe897b0;  1 drivers
v0xe86500_0 .net "and_notab_c", 0 0, L_0xe89b80;  1 drivers
v0xe865c0_0 .net "b", 0 0, v0xe855c0_0;  alias, 1 drivers
v0xe866f0_0 .net "c", 0 0, v0xe85660_0;  alias, 1 drivers
v0xe867e0_0 .net "d", 0 0, v0xe857a0_0;  alias, 1 drivers
v0xe868d0_0 .net "not_a", 0 0, L_0xe89580;  1 drivers
v0xe86990_0 .net "not_b", 0 0, L_0xe89610;  1 drivers
v0xe86a50_0 .net "or_nota_b", 0 0, L_0xe89f60;  1 drivers
v0xe86b10_0 .net "or_nota_d", 0 0, L_0xe89fd0;  1 drivers
v0xe86bd0_0 .net "or_notb_d", 0 0, L_0xe89ea0;  1 drivers
v0xe86c90_0 .net "out_pos", 0 0, L_0xe8a4e0;  alias, 1 drivers
v0xe86e60_0 .net "out_sop", 0 0, L_0xe89d90;  alias, 1 drivers
v0xe86f20_0 .net "pos0", 0 0, L_0xe8a110;  1 drivers
v0xe86fe0_0 .net "pos1", 0 0, L_0xe8a2b0;  1 drivers
v0xe870a0_0 .net "sop_intermediate", 0 0, L_0xe89c40;  1 drivers
L_0xe8a4e0 .functor MUXZ 1, L_0x7feebdacf060, L_0xe8a110, L_0xe8a1d0, C4<>;
S_0xe87220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe2c320;
 .timescale -12 -12;
E_0xe289f0 .event anyedge, v0xe88010_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe88010_0;
    %nor/r;
    %assign/vec4 v0xe88010_0, 0;
    %wait E_0xe289f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe849f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe85890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe85930_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe849f0;
T_4 ;
    %wait E_0xe40a00;
    %load/vec4 v0xe859d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe85890_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe849f0;
T_5 ;
    %wait E_0xe408a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %wait E_0xe408a0;
    %load/vec4 v0xe85890_0;
    %store/vec4 v0xe85930_0, 0, 1;
    %fork t_1, S_0xe84d20;
    %jmp t_0;
    .scope S_0xe84d20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe84f60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe84f60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe408a0;
    %load/vec4 v0xe84f60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe84f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe84f60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe849f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe40a00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe857a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe85660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe855c0_0, 0;
    %assign/vec4 v0xe85520_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe85890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe85930_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe2c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe87bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe88010_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe2c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe87bb0_0;
    %inv;
    %store/vec4 v0xe87bb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe2c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe85700_0, v0xe88290_0, v0xe879d0_0, v0xe87a70_0, v0xe87b10_0, v0xe87c50_0, v0xe87ed0_0, v0xe87e30_0, v0xe87d90_0, v0xe87cf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe2c320;
T_9 ;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe2c320;
T_10 ;
    %wait E_0xe40a00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe87f70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
    %load/vec4 v0xe881c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe87f70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe87ed0_0;
    %load/vec4 v0xe87ed0_0;
    %load/vec4 v0xe87e30_0;
    %xor;
    %load/vec4 v0xe87ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe87d90_0;
    %load/vec4 v0xe87d90_0;
    %load/vec4 v0xe87cf0_0;
    %xor;
    %load/vec4 v0xe87d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe87f70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe87f70_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response23/top_module.sv";
