\hypertarget{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+:\+:\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_ab10334afd521f3d2f8c3f1ccdf002ee1}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 16
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a23bd276f8bb41c40755db5243a67e804}{M\+A\+X\+A\+D\+D\+R1}\+: 7
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a52641fade41e2d42f5f3b3ae1180c9b2}{P\+F\+L\+SH}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a6643fc1c6c711e762982d8b95d754da5}{M\+A\+X\+A\+D\+D\+R0}\+: 7
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_aaedbe79c816d1a629afa706cb7fb5a9a}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}!M\+A\+X\+A\+D\+D\+R0@{M\+A\+X\+A\+D\+D\+R0}}
\index{M\+A\+X\+A\+D\+D\+R0@{M\+A\+X\+A\+D\+D\+R0}!\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+A\+X\+A\+D\+D\+R0}{MAXADDR0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields\+::\+M\+A\+X\+A\+D\+D\+R0}\hypertarget{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a6643fc1c6c711e762982d8b95d754da5}{}\label{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a6643fc1c6c711e762982d8b95d754da5}
\mbox{[}30\+:24\mbox{]} Max address block 0 \index{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}!M\+A\+X\+A\+D\+D\+R1@{M\+A\+X\+A\+D\+D\+R1}}
\index{M\+A\+X\+A\+D\+D\+R1@{M\+A\+X\+A\+D\+D\+R1}!\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+A\+X\+A\+D\+D\+R1}{MAXADDR1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields\+::\+M\+A\+X\+A\+D\+D\+R1}\hypertarget{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a23bd276f8bb41c40755db5243a67e804}{}\label{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a23bd276f8bb41c40755db5243a67e804}
\mbox{[}22\+:16\mbox{]} Max address block 1 \index{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}!P\+F\+L\+SH@{P\+F\+L\+SH}}
\index{P\+F\+L\+SH@{P\+F\+L\+SH}!\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+F\+L\+SH}{PFLSH}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields\+::\+P\+F\+L\+SH}\hypertarget{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a52641fade41e2d42f5f3b3ae1180c9b2}{}\label{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_a52641fade41e2d42f5f3b3ae1180c9b2}
\mbox{[}23\mbox{]} Program flash only \index{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_ab10334afd521f3d2f8c3f1ccdf002ee1}{}\label{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_ab10334afd521f3d2f8c3f1ccdf002ee1}
\mbox{[}15\+:0\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_aaedbe79c816d1a629afa706cb7fb5a9a}{}\label{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_aaedbe79c816d1a629afa706cb7fb5a9a}
\mbox{[}31\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
