{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417472019321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417472019321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 16:13:39 2014 " "Processing started: Mon Dec 01 16:13:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417472019321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417472019321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mouse_LCD_Test -c Mouse_LCD_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mouse_LCD_Test -c Mouse_LCD_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417472019321 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417472019961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_lcd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse_lcd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mouse_LCD_Test-structural " "Found design unit 1: Mouse_LCD_Test-structural" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mouse_LCD_Test " "Found entity 1: Mouse_LCD_Test" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_lcd_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse_lcd_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_LCD_interface-a " "Found design unit 1: mouse_LCD_interface-a" {  } { { "mouse_LCD_interface.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/mouse_LCD_interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_LCD_interface " "Found entity 1: mouse_LCD_interface" {  } { { "mouse_LCD_interface.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/mouse_LCD_interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MOUSE.VHD" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/MOUSE.VHD" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MOUSE.VHD" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/MOUSE.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417472020618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/LCD_Display.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020633 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417472020633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417472020633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mouse_LCD_Test " "Elaborating entity \"Mouse_LCD_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417472020680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:U1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:U1\"" {  } { { "Mouse_LCD_Test.vhd" "U1" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417472020727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:U2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:U2\"" {  } { { "Mouse_LCD_Test.vhd" "U2" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417472020758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN MOUSE.VHD(27) " "Verilog HDL or VHDL warning at MOUSE.VHD(27): object \"CHARIN\" assigned a value but never read" {  } { { "MOUSE.VHD" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/MOUSE.VHD" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417472020758 "|Mouse_LCD_Test|MOUSE:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_LCD_interface mouse_LCD_interface:U3 " "Elaborating entity \"mouse_LCD_interface\" for hierarchy \"mouse_LCD_interface:U3\"" {  } { { "Mouse_LCD_Test.vhd" "U3" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417472020899 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_Display.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/LCD_Display.vhd" 107 -1 0 } } { "LCD_Display.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/LCD_Display.vhd" 44 -1 0 } } { "MOUSE.VHD" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/MOUSE.VHD" 38 -1 0 } } { "MOUSE.VHD" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/MOUSE.VHD" 173 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417472021743 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417472021743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417472021899 "|Mouse_LCD_Test|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417472021899 "|Mouse_LCD_Test|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417472021899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1417472022055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417472023115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023115 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mouse_LCD_Test.vhd" "" { Text "D:/Trevor/My Documents/School/EECE 277 (FPGA)/FPGA-Labs/Mouse IP/Mouse_LCD_Test.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417472023240 "|Mouse_LCD_Test|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1417472023240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417472023240 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417472023240 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417472023240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "302 " "Implemented 302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417472023240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417472023240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417472023255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 16:13:43 2014 " "Processing ended: Mon Dec 01 16:13:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417472023255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417472023255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417472023255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417472023255 ""}
