# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Mar 01 20:58:27 2013
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: yuan-think, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Batch File Name: pasde.do
# Did File Name: c:/users/yuan/documents/github/find_sheeps/pcb/allegro/specctra.did
# Current time = Fri Mar 01 20:58:27 2013
# PCB c:/users/yuan/documents/github/find_sheeps/pcb/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-6004.0000 ylo=-6004.0000 xhi=16004.0000 yhi=11004.0000
# Total 3 Images Consolidated.
# Via 40X30 z=1, 1 xlo=-20.0000 ylo=-15.0000 xhi= 20.0000 yhi= 15.0000
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  40X30    VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 6, Images Processed 9, Padstacks Processed 5
# Nets Processed 15, Net Terminals 33
# PCB Area=374000000.000  EIC=4  Area/EIC=93500000.000  SMDs=1
# Total Pin Count: 56
# Signal Connections Created 18
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 1.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 1.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 15 Connections 18 Unroutes 18
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 21862.0000 Horizontal 11002.9190 Vertical 10859.0810
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 21862.0000 Horizontal 11550.0000 Vertical 10312.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Yuan/AppData/Local/Temp/#Taaaaab04760.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Fri Mar 01 20:58:29 2013
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  40X30    VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 15 Connections 18 Unroutes 18
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 21862.0000 Horizontal 11002.9190 Vertical 10859.0810
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 21862.0000 Horizontal 11550.0000 Vertical 10312.0000
# Start Route Pass 1 of 25
# Routing 18 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# 4 bend points have been removed.
# 2 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 4 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     2|     0|   0|    0|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|    0|    5|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 15 Connections 18 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 5
# Percent Connected  100.00
# Manhattan Length 21862.0000 Horizontal 11069.9090 Vertical 10792.0910
# Routed Length 24071.0000 Horizontal 13091.0000 Vertical 10980.0000
# Ratio Actual / Manhattan   1.1010
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Fri Mar 01 20:58:30 2013
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  40X30    VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 15 Connections 18 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 5
# Percent Connected  100.00
# Manhattan Length 21862.0000 Horizontal 11069.9090 Vertical 10792.0910
# Routed Length 24071.0000 Horizontal 13091.0000 Vertical 10980.0000
# Ratio Actual / Manhattan   1.1010
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 27 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 22 Successes 22 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 24 Successes 24 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     2|     0|   0|    0|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|    0|    5|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 15 Connections 18 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 2
# Percent Connected  100.00
# Manhattan Length 22241.0000 Horizontal 11113.9610 Vertical 11127.0390
# Routed Length 22986.0000 Horizontal 12039.5000 Vertical 10946.5000
# Ratio Actual / Manhattan   1.0335
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Yuan/AppData/Local/Temp/#Taaaaac04760.tmp
# <<WARNING:>> Non positive shape width (0) near the point 0/0.
# Routing Written to File C:/Users/Yuan/AppData/Local/Temp/#Taaaaac04760.tmp
# Loading Do File C:/Users/Yuan/AppData/Local/Temp/#Taaaaae04760.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net N01760 Selected.
# Net N03446 Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Fri Mar 01 20:59:25 2013
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 15 Connections 18 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 0
# Percent Connected   88.89
# Manhattan Length 22241.0000 Horizontal 11113.9610 Vertical 11127.0390
# Routed Length 19604.0000 Horizontal 10124.5000 Vertical 9479.5000
# Ratio Actual / Manhattan   0.8814
# Unconnected Length 2878.0000 Horizontal 1862.0000 Vertical 1016.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Fri Mar 01 20:59:25 2013
# Nets Processed 16, Net Terminals 64
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 1.0000, Clearance= 5.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/yuan/documents/github/find_sheeps/pcb/allegro\shepard.dsn
# Nets 16 Connections 18 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 0 Total Vias 2
# Percent Connected  100.00
# Manhattan Length 22241.0000 Horizontal 11113.9610 Vertical 11127.0390
# Routed Length 22986.0000 Horizontal 12039.5000 Vertical 10946.5000
# Ratio Actual / Manhattan   1.0335
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
