<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.7.1" version="1.0">
This file is intended to be loaded by Logisim (http://www.cburch.com/logisim/).
<lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#Base" name="6">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="6" map="Button2" name="Menu Tool"/>
    <tool lib="6" map="Button3" name="Menu Tool"/>
    <tool lib="6" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="6" name="Poke Tool"/>
    <tool lib="6" name="Edit Tool"/>
    <tool lib="6" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin">
      <a name="tristate" val="false"/>
    </tool>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif plain 12"/>
    <wire from="(180,300)" to="(180,430)"/>
    <wire from="(700,410)" to="(700,420)"/>
    <wire from="(200,210)" to="(390,210)"/>
    <wire from="(800,400)" to="(850,400)"/>
    <wire from="(390,380)" to="(580,380)"/>
    <wire from="(700,390)" to="(750,390)"/>
    <wire from="(700,410)" to="(750,410)"/>
    <wire from="(570,260)" to="(620,260)"/>
    <wire from="(530,360)" to="(580,360)"/>
    <wire from="(170,330)" to="(220,330)"/>
    <wire from="(220,330)" to="(220,410)"/>
    <wire from="(500,260)" to="(500,280)"/>
    <wire from="(390,210)" to="(500,210)"/>
    <wire from="(460,280)" to="(460,360)"/>
    <wire from="(850,380)" to="(850,400)"/>
    <wire from="(310,280)" to="(310,310)"/>
    <wire from="(700,370)" to="(700,390)"/>
    <wire from="(460,280)" to="(500,280)"/>
    <wire from="(460,360)" to="(500,360)"/>
    <wire from="(220,330)" to="(250,330)"/>
    <wire from="(220,410)" to="(310,410)"/>
    <wire from="(220,430)" to="(310,430)"/>
    <wire from="(360,420)" to="(700,420)"/>
    <wire from="(390,210)" to="(390,380)"/>
    <wire from="(310,280)" to="(460,280)"/>
    <wire from="(500,210)" to="(500,250)"/>
    <wire from="(500,250)" to="(510,250)"/>
    <wire from="(500,260)" to="(510,260)"/>
    <wire from="(630,370)" to="(700,370)"/>
    <wire from="(180,430)" to="(190,430)"/>
    <wire from="(170,300)" to="(180,300)"/>
    <wire from="(180,300)" to="(250,300)"/>
    <wire from="(850,380)" to="(860,380)"/>
    <wire from="(620,260)" to="(630,260)"/>
    <comp lib="0" loc="(170,330)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="0" loc="(860,380)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </comp>
    <comp lib="1" loc="(630,370)" name="AND Gate"/>
    <comp lib="0" loc="(200,210)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(800,400)" name="OR Gate"/>
    <comp lib="1" loc="(570,260)" name="XOR Gate"/>
    <comp lib="1" loc="(220,430)" name="NOT Gate"/>
    <comp lib="1" loc="(310,310)" name="XOR Gate"/>
    <comp lib="0" loc="(170,300)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(530,360)" name="NOT Gate"/>
    <comp lib="0" loc="(620,260)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </comp>
    <comp lib="1" loc="(360,420)" name="AND Gate"/>
  </circuit>
</project>
