
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s/titan4_debug/zynq/AXU3EG/project_3/myip_pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31193
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.766 ; gain = 41.809 ; free physical = 429 ; free virtual = 13709
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/sources_1/imports/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_pwm_0_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_myip_pwm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_pwm_0_0' (1#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_myip_pwm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:215]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:525]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (2#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (3#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:525]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (4#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:215]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (5#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:165]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (6#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/.Xil/Vivado-31163-s-FMVNA5NE/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:172]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:172]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (8#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/sources_1/imports/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.703 ; gain = 82.746 ; free physical = 326 ; free virtual = 13470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.516 ; gain = 100.559 ; free physical = 320 ; free virtual = 13465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.516 ; gain = 100.559 ; free physical = 320 ; free virtual = 13465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.516 ; gain = 0.000 ; free physical = 313 ; free virtual = 13457
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_myip_pwm_0_0/design_1_myip_pwm_0_0/design_1_myip_pwm_0_0_in_context.xdc] for cell 'design_1_i/myip_pwm_0'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_myip_pwm_0_0/design_1_myip_pwm_0_0/design_1_myip_pwm_0_0_in_context.xdc] for cell 'design_1_i/myip_pwm_0'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/constrs_1/new/pwm.xdc]
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/constrs_1/new/pwm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/constrs_1/new/pwm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.328 ; gain = 0.000 ; free physical = 1067 ; free virtual = 14212
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.328 ; gain = 0.000 ; free physical = 1067 ; free virtual = 14212
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2834.328 ; gain = 190.371 ; free physical = 1140 ; free virtual = 14285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2834.328 ; gain = 190.371 ; free physical = 1140 ; free virtual = 14285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_pwm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2834.328 ; gain = 190.371 ; free physical = 1140 ; free virtual = 14285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2834.328 ; gain = 190.371 ; free physical = 1139 ; free virtual = 14285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2834.328 ; gain = 190.371 ; free physical = 1127 ; free virtual = 14275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3280.703 ; gain = 636.746 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3281.703 ; gain = 637.746 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3300.734 ; gain = 656.777 ; free physical = 562 ; free virtual = 13710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_pc_0           |         1|
|2     |design_1_myip_pwm_0_0        |         1|
|3     |design_1_rst_ps8_0_99M_0     |         1|
|4     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_pc           |     1|
|2     |design_1_myip_pwm_0        |     1|
|3     |design_1_rst_ps8_0_99M     |     1|
|4     |design_1_zynq_ultra_ps_e_0 |     1|
|5     |OBUF                       |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.672 ; gain = 662.715 ; free physical = 563 ; free virtual = 13712
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3306.672 ; gain = 572.902 ; free physical = 603 ; free virtual = 13752
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3306.680 ; gain = 662.715 ; free physical = 603 ; free virtual = 13752
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.609 ; gain = 0.000 ; free physical = 691 ; free virtual = 13839
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3338.391 ; gain = 0.000 ; free physical = 625 ; free virtual = 13774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 15b22d7c
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 3338.391 ; gain = 795.438 ; free physical = 766 ; free virtual = 13915
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 31 01:54:09 2021...
