Loading plugins phase: Elapsed time ==> 0s.685ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -d CY8C5888LTI-LP097 -s D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.066ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.101ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sequencer_Master.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -dcpsoc3 Sequencer_Master.v -verilog
======================================================================

======================================================================
Compiling:  Sequencer_Master.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -dcpsoc3 Sequencer_Master.v -verilog
======================================================================

======================================================================
Compiling:  Sequencer_Master.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -dcpsoc3 -verilog Sequencer_Master.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 09 07:56:22 2015


======================================================================
Compiling:  Sequencer_Master.v
Program  :   vpp
Options  :    -yv2 -q10 Sequencer_Master.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 09 07:56:22 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Sequencer_Master.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Sequencer_Master.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -dcpsoc3 -verilog Sequencer_Master.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 09 07:56:22 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\codegentemp\Sequencer_Master.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\codegentemp\Sequencer_Master.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Sequencer_Master.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -dcpsoc3 -verilog Sequencer_Master.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 09 07:56:23 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\codegentemp\Sequencer_Master.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\codegentemp\Sequencer_Master.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2CM:bI2C_UDB:ctrl_hw_addr_en\
	\I2CM:bI2C_UDB:scl_went_high\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2CM:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2CM:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_87
	\I2CM:Net_973\
	Net_88
	\I2CM:Net_974\
	\I2CM:timeout_clk\
	Net_93
	\I2CM:Net_975\
	Net_92
	Net_91
	\UART_1:BUART:reset_sr\
	Net_134
	Net_135
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_130
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\


Deleted 74 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RST_1_net_0
Aliasing tmpOE__Pin_I2CM_Reset_net_0 to tmpOE__RST_1_net_0
Aliasing \I2CM:bI2C_UDB:status_6\ to zero
Aliasing \I2CM:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2CM:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2CM:bI2C_UDB:bus_busy\ to zero
Aliasing \I2CM:bI2C_UDB:lost_arb\ to zero
Aliasing \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2CM:sda_x_wire\
Aliasing \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__RST_1_net_0
Aliasing \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__RST_1_net_0
Aliasing \I2CM:scl_x_wire\ to \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2CM:Net_969\ to tmpOE__RST_1_net_0
Aliasing \I2CM:Net_968\ to tmpOE__RST_1_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__RST_1_net_0
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__RST_1_net_0
Aliasing tmpOE__Pin_I2CM_SCL_net_0 to tmpOE__RST_1_net_0
Aliasing tmpOE__Pin_I2CM_SDA_net_0 to tmpOE__RST_1_net_0
Aliasing tmpOE__LED_BLUE_net_0 to tmpOE__RST_1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RST_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__RST_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__RST_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__RST_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__RST_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__RST_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__RST_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__RST_1_net_0
Aliasing \I2CM:bI2C_UDB:scl_in_reg\\D\ to \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2CM:bI2C_UDB:sda_in_last_reg\\D\ to \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_I2CM_Reset_net_0[9] = tmpOE__RST_1_net_0[1]
Removing Rhs of wire \I2CM:sda_x_wire\[14] = \I2CM:Net_643_4\[15]
Removing Rhs of wire \I2CM:sda_x_wire\[14] = \I2CM:bI2C_UDB:m_sda_out_reg\[225]
Removing Rhs of wire \I2CM:Net_697\[17] = \I2CM:Net_643_5\[18]
Removing Rhs of wire \I2CM:Net_697\[17] = \I2CM:bI2C_UDB:sts_irq\[39]
Removing Lhs of wire \I2CM:udb_clk\[20] = Net_10[231]
Removing Lhs of wire \I2CM:bI2C_UDB:status_6\[32] = zero[2]
Removing Rhs of wire \I2CM:bI2C_UDB:status_5\[33] = \I2CM:bI2C_UDB:stop_detect\[121]
Removing Rhs of wire \I2CM:bI2C_UDB:status_3\[35] = \I2CM:bI2C_UDB:m_address_reg\[127]
Removing Rhs of wire \I2CM:bI2C_UDB:status_2\[36] = \I2CM:bI2C_UDB:master_mode_reg\[128]
Removing Rhs of wire \I2CM:bI2C_UDB:status_1\[37] = \I2CM:bI2C_UDB:m_lrb_reg\[129]
Removing Rhs of wire \I2CM:bI2C_UDB:status_0\[38] = \I2CM:bI2C_UDB:m_byte_complete_reg\[130]
Removing Lhs of wire \I2CM:bI2C_UDB:cs_addr_shifter_2\[41] = zero[2]
Removing Rhs of wire \I2CM:bI2C_UDB:cs_addr_shifter_1\[42] = \I2CM:bI2C_UDB:m_load_dummy\[150]
Removing Rhs of wire \I2CM:bI2C_UDB:cs_addr_shifter_0\[43] = \I2CM:bI2C_UDB:m_shift_en\[163]
Removing Lhs of wire \I2CM:bI2C_UDB:cs_addr_clkgen_2\[78] = zero[2]
Removing Rhs of wire \I2CM:bI2C_UDB:cs_addr_clkgen_0\[80] = \I2CM:bI2C_UDB:clkgen_en\[162]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_start_gen\[113] = \I2CM:bI2C_UDB:control_7\[23]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_stop_gen\[114] = \I2CM:bI2C_UDB:control_6\[24]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_restart_gen\[115] = \I2CM:bI2C_UDB:control_5\[25]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_nack\[116] = \I2CM:bI2C_UDB:control_4\[26]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_transmit\[118] = \I2CM:bI2C_UDB:control_2\[28]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_master_en\[119] = \I2CM:bI2C_UDB:control_1\[29]
Removing Lhs of wire \I2CM:bI2C_UDB:ctrl_slave_en\[120] = \I2CM:bI2C_UDB:control_0\[30]
Removing Rhs of wire \I2CM:Net_1109_0\[132] = \I2CM:scl_yfb\[237]
Removing Rhs of wire \I2CM:Net_1109_1\[135] = \I2CM:sda_yfb\[238]
Removing Rhs of wire \I2CM:bI2C_UDB:m_reset\[143] = \I2CM:bI2C_UDB:master_rst_reg\[227]
Removing Lhs of wire \I2CM:bI2C_UDB:bus_busy\[145] = zero[2]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[153] = \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[184]
Removing Lhs of wire \I2CM:bI2C_UDB:lost_arb\[155] = zero[2]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[160] = \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[213]
Removing Rhs of wire \I2CM:Net_643_3\[161] = \I2CM:bI2C_UDB:m_scl_out_reg\[224]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[164] = \I2CM:sda_x_wire\[14]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[165] = \I2CM:bI2C_UDB:sda_in_reg\[44]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[166] = \I2CM:sda_x_wire\[14]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[167] = \I2CM:bI2C_UDB:sda_in_reg\[44]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[168] = \I2CM:sda_x_wire\[14]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[169] = \I2CM:bI2C_UDB:sda_in_reg\[44]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[171] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[172] = \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[170]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[173] = \I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[170]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[194] = \I2CM:Net_643_3\[161]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[195] = \I2CM:Net_1109_0\[132]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[196] = \I2CM:Net_643_3\[161]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[197] = \I2CM:Net_1109_0\[132]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[198] = \I2CM:Net_643_3\[161]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[199] = \I2CM:Net_1109_0\[132]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[201] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[202] = \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[200]
Removing Lhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[203] = \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[200]
Removing Rhs of wire \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[213] = \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[204]
Removing Lhs of wire \I2CM:scl_x_wire\[228] = \I2CM:Net_643_3\[161]
Removing Lhs of wire \I2CM:Net_969\[229] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \I2CM:Net_968\[230] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \I2CM:tmpOE__Bufoe_scl_net_0\[240] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \I2CM:tmpOE__Bufoe_sda_net_0\[243] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[251] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[257] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_I2CM_SCL_net_0[264] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_I2CM_SDA_net_0[269] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__LED_BLUE_net_0[274] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[281] = \UART_1:Net_9\[280]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[285] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[286] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[287] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[288] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[289] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[290] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[291] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[292] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[304] = \UART_1:BUART:tx_bitclk_dp\[340]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[350] = \UART_1:BUART:tx_counter_dp\[341]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[351] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[352] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[353] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[355] = \UART_1:BUART:tx_fifo_empty\[318]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[357] = \UART_1:BUART:tx_fifo_notfull\[317]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[417] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[425] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[436]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[427] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[437]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[428] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[453]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[429] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[467]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[430] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[431]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[431] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[432] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[433]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[433] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[439] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[440] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[441] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[442] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[443] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[444] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[445] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[446] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[447] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[448] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[449] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[450] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[455] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[456] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[457] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[458] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[459] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[460] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[461] = \UART_1:BUART:pollcount_1\[423]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[462] = \UART_1:BUART:pollcount_0\[426]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[463] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[464] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[471] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[472] = \UART_1:BUART:rx_parity_error_status\[473]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[474] = \UART_1:BUART:rx_stop_bit_error\[475]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[485] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[534]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[489] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[556]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[490] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[491] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[492] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[493] = \UART_1:BUART:sRX:MODIN4_6\[494]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[494] = \UART_1:BUART:rx_count_6\[412]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[495] = \UART_1:BUART:sRX:MODIN4_5\[496]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[496] = \UART_1:BUART:rx_count_5\[413]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[497] = \UART_1:BUART:sRX:MODIN4_4\[498]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[498] = \UART_1:BUART:rx_count_4\[414]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[499] = \UART_1:BUART:sRX:MODIN4_3\[500]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[500] = \UART_1:BUART:rx_count_3\[415]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[501] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[502] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[503] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[504] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[505] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[506] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[507] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[508] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[509] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[510] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[511] = \UART_1:BUART:rx_count_6\[412]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[512] = \UART_1:BUART:rx_count_5\[413]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[513] = \UART_1:BUART:rx_count_4\[414]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[514] = \UART_1:BUART:rx_count_3\[415]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[515] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[516] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[517] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[518] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[519] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[520] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[521] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[536] = \UART_1:BUART:rx_postpoll\[371]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[537] = \UART_1:BUART:rx_parity_bit\[488]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[538] = \UART_1:BUART:rx_postpoll\[371]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[539] = \UART_1:BUART:rx_parity_bit\[488]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[540] = \UART_1:BUART:rx_postpoll\[371]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[541] = \UART_1:BUART:rx_parity_bit\[488]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[543] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[544] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[542]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[545] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[542]
Removing Lhs of wire tmpOE__Rx_1_net_0[567] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[572] = tmpOE__RST_1_net_0[1]
Removing Lhs of wire \I2CM:bI2C_UDB:sda_in_reg\\D\[577] = \I2CM:Net_1109_1\[135]
Removing Lhs of wire \I2CM:bI2C_UDB:scl_in_reg\\D\[587] = \I2CM:Net_1109_0\[132]
Removing Lhs of wire \I2CM:bI2C_UDB:scl_in_last_reg\\D\[588] = \I2CM:bI2C_UDB:scl_in_reg\[131]
Removing Lhs of wire \I2CM:bI2C_UDB:scl_in_last2_reg\\D\[589] = \I2CM:bI2C_UDB:scl_in_last_reg\[133]
Removing Lhs of wire \I2CM:bI2C_UDB:sda_in_last_reg\\D\[590] = \I2CM:bI2C_UDB:sda_in_reg\[44]
Removing Lhs of wire \I2CM:bI2C_UDB:sda_in_last2_reg\\D\[591] = \I2CM:bI2C_UDB:sda_in_last_reg\[136]
Removing Lhs of wire \I2CM:bI2C_UDB:clk_eq_reg\\D\[598] = \I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[213]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[603] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[618] = \UART_1:BUART:rx_bitclk_pre\[406]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[627] = \UART_1:BUART:rx_parity_error_pre\[483]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[628] = zero[2]

------------------------------------------------------
Aliased 0 equations, 168 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RST_1_net_0' (cost = 0):
tmpOE__RST_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:sda_went_high\' (cost = 1):
\I2CM:bI2C_UDB:sda_went_high\ <= ((not \I2CM:bI2C_UDB:sda_in_last2_reg\ and \I2CM:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CM:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2CM:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CM:bI2C_UDB:tx_reg_empty\ and \I2CM:bI2C_UDB:m_state_0\ and \I2CM:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM:bI2C_UDB:tx_reg_empty\ and \I2CM:bI2C_UDB:m_state_1\ and \I2CM:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM:bI2C_UDB:tx_reg_empty\ and \I2CM:bI2C_UDB:m_state_2\ and \I2CM:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM:bI2C_UDB:tx_reg_empty\ and \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CM:bI2C_UDB:tx_reg_empty\ and \I2CM:bI2C_UDB:m_state_4\ and \I2CM:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:txdata\' (cost = 54):
\I2CM:bI2C_UDB:txdata\ <= ((not \I2CM:bI2C_UDB:m_state_4\ and \I2CM:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:rxdata\' (cost = 2):
\I2CM:bI2C_UDB:rxdata\ <= ((not \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:sda_went_low\' (cost = 1):
\I2CM:bI2C_UDB:sda_went_low\ <= ((not \I2CM:bI2C_UDB:sda_in_last_reg\ and \I2CM:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:scl_went_low\' (cost = 4):
\I2CM:bI2C_UDB:scl_went_low\ <= ((not \I2CM:bI2C_UDB:scl_in_reg\ and \I2CM:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:start_detect\' (cost = 2):
\I2CM:bI2C_UDB:start_detect\ <= ((not \I2CM:bI2C_UDB:sda_in_last_reg\ and \I2CM:bI2C_UDB:scl_in_reg\ and \I2CM:bI2C_UDB:scl_in_last_reg\ and \I2CM:bI2C_UDB:scl_in_last2_reg\ and \I2CM:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:stalled\' (cost = 16):
\I2CM:bI2C_UDB:stalled\ <= ((not \I2CM:bI2C_UDB:m_state_4\ and not \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:m_state_2\ and \I2CM:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CM:sda_x_wire\ and not \I2CM:bI2C_UDB:sda_in_reg\)
	OR (\I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2CM:sda_x_wire\ and not \I2CM:bI2C_UDB:sda_in_reg\)
	OR (\I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CM:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CM:Net_1109_0\ and not \I2CM:Net_643_3\)
	OR (\I2CM:Net_1109_0\ and \I2CM:Net_643_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:status_5\' (cost = 10):
\I2CM:bI2C_UDB:status_5\ <= ((not \I2CM:bI2C_UDB:sda_in_last2_reg\ and \I2CM:bI2C_UDB:scl_in_reg\ and \I2CM:bI2C_UDB:scl_in_last_reg\ and \I2CM:bI2C_UDB:scl_in_last2_reg\ and \I2CM:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CM:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2CM:bI2C_UDB:cnt_reset\ <= ((not \I2CM:bI2C_UDB:scl_in_reg\ and not \I2CM:bI2C_UDB:clkgen_tc1_reg\ and \I2CM:bI2C_UDB:m_state_1\ and \I2CM:bI2C_UDB:m_state_0\ and \I2CM:bI2C_UDB:scl_in_last_reg\ and \I2CM:Net_643_3\)
	OR (not \I2CM:bI2C_UDB:scl_in_reg\ and not \I2CM:bI2C_UDB:clkgen_tc1_reg\ and \I2CM:bI2C_UDB:m_state_2\ and \I2CM:bI2C_UDB:scl_in_last_reg\ and \I2CM:Net_643_3\)
	OR (not \I2CM:bI2C_UDB:scl_in_reg\ and not \I2CM:bI2C_UDB:clkgen_tc1_reg\ and \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:scl_in_last_reg\ and \I2CM:Net_643_3\)
	OR (not \I2CM:bI2C_UDB:scl_in_reg\ and not \I2CM:bI2C_UDB:clkgen_tc1_reg\ and \I2CM:bI2C_UDB:m_state_4\ and \I2CM:bI2C_UDB:scl_in_last_reg\ and \I2CM:Net_643_3\));

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2CM:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2CM:bI2C_UDB:sda_in_reg\ and \I2CM:sda_x_wire\)
	OR (not \I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2CM:bI2C_UDB:contention\' (cost = 8):
\I2CM:bI2C_UDB:contention\ <= ((not \I2CM:bI2C_UDB:sda_in_reg\ and not \I2CM:bI2C_UDB:m_state_2\ and not \I2CM:bI2C_UDB:m_state_1\ and not \I2CM:bI2C_UDB:m_state_0\ and \I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:cnt_reset\)
	OR (not \I2CM:sda_x_wire\ and not \I2CM:bI2C_UDB:m_state_2\ and not \I2CM:bI2C_UDB:m_state_1\ and not \I2CM:bI2C_UDB:m_state_0\ and \I2CM:bI2C_UDB:sda_in_reg\ and \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:cnt_reset\)
	OR (not \I2CM:bI2C_UDB:sda_in_reg\ and not \I2CM:bI2C_UDB:m_state_2\ and not \I2CM:bI2C_UDB:m_state_1\ and not \I2CM:bI2C_UDB:m_state_0\ and \I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:clkgen_tc\ and \I2CM:bI2C_UDB:m_state_3\)
	OR (not \I2CM:sda_x_wire\ and not \I2CM:bI2C_UDB:m_state_2\ and not \I2CM:bI2C_UDB:m_state_1\ and not \I2CM:bI2C_UDB:m_state_0\ and \I2CM:bI2C_UDB:sda_in_reg\ and \I2CM:bI2C_UDB:clkgen_tc\ and \I2CM:bI2C_UDB:m_state_3\)
	OR (not \I2CM:bI2C_UDB:sda_in_reg\ and not \I2CM:bI2C_UDB:m_state_4\ and \I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:cnt_reset\)
	OR (not \I2CM:sda_x_wire\ and not \I2CM:bI2C_UDB:m_state_4\ and \I2CM:bI2C_UDB:sda_in_reg\ and \I2CM:bI2C_UDB:m_state_3\ and \I2CM:bI2C_UDB:cnt_reset\)
	OR (not \I2CM:bI2C_UDB:sda_in_reg\ and not \I2CM:bI2C_UDB:m_state_4\ and \I2CM:sda_x_wire\ and \I2CM:bI2C_UDB:clkgen_tc\ and \I2CM:bI2C_UDB:m_state_3\)
	OR (not \I2CM:sda_x_wire\ and not \I2CM:bI2C_UDB:m_state_4\ and \I2CM:bI2C_UDB:sda_in_reg\ and \I2CM:bI2C_UDB:clkgen_tc\ and \I2CM:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_100 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_100 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_100 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_100 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_100 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 46 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \I2CM:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[370] = \UART_1:BUART:rx_bitclk\[418]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[469] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[478] = zero[2]
Removing Lhs of wire \I2CM:bI2C_UDB:lost_arb2_reg\\D\[594] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[610] = \UART_1:BUART:tx_ctrl_mark_last\[361]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[622] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[623] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[625] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[626] = \UART_1:BUART:rx_markspace_pre\[482]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[631] = \UART_1:BUART:rx_parity_bit\[488]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_100 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_100 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj" -dcpsoc3 Sequencer_Master.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.908ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Monday, 09 November 2015 07:56:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\Master_PSoC5LP_Test\PSoC\Sequencer_Board__Test\Sequencer_Master.cydsn\Sequencer_Master.cyprj -d CY8C5888LTI-LP097 Sequencer_Master.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2CM:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Forced-assignment of clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_10
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2CM:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: RST_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RST_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST_1(0)__PA ,
            fb => Net_78 ,
            pad => RST_1(0)_PAD );

    Pin : Name = Pin_I2CM_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2CM_Reset(0)__PA ,
            pad => Pin_I2CM_Reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_I2CM_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2CM_SCL(0)__PA ,
            fb => \I2CM:Net_1109_0\ ,
            input => \I2CM:Net_643_3\ ,
            pad => Pin_I2CM_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_I2CM_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2CM_SDA(0)__PA ,
            fb => \I2CM:Net_1109_1\ ,
            input => \I2CM:sda_x_wire\ ,
            pad => Pin_I2CM_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_100 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_95 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:control_5\ * 
              !\I2CM:bI2C_UDB:control_2\ * !\I2CM:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CM:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\
        );
        Output = \I2CM:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:scl_in_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
            + \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:scl_in_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
            + \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:scl_in_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
            + \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
        );
        Output = \I2CM:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:clkgen_tc\ * !\I2CM:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\
            + !\I2CM:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CM:bI2C_UDB:tx_reg_empty\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\
            + !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CM:bI2C_UDB:clkgen_tc\ * !\I2CM:bI2C_UDB:cnt_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\
            + \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=Net_95, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_95 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:Net_1109_1_SYNCOUT\
        );
        Output = \I2CM:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM:bI2C_UDB:control_4\ * \I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CM:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:control_5\ * 
              \I2CM:bI2C_UDB:control_2\ * !\I2CM:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CM:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CM:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2CM:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM:bI2C_UDB:status_3\ * !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:status_3\ * \I2CM:bI2C_UDB:cs_addr_shifter_1\
            + \I2CM:bI2C_UDB:status_3\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\
            + \I2CM:bI2C_UDB:status_3\ * \I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM:bI2C_UDB:status_2\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:status_2\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\
            + \I2CM:bI2C_UDB:status_2\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\
            + \I2CM:bI2C_UDB:status_2\ * \I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CM:bI2C_UDB:status_1\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM:Net_1109_1_SYNCOUT\
            + \I2CM:bI2C_UDB:status_1\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:Net_1109_1_SYNCOUT\
            + \I2CM:bI2C_UDB:status_1\ * \I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CM:bI2C_UDB:status_0\ * !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2CM:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CM:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2CM:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CM:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CM:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2CM:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CM:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:clkgen_tc\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2CM:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CM:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2CM:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:m_reset\ * !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CM:bI2C_UDB:sda_in_last_reg\ * 
              \I2CM:bI2C_UDB:sda_in_last2_reg\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:bus_busy_reg\
            + \I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CM:bI2C_UDB:bus_busy_reg\
            + \I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CM:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2CM:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM:Net_643_3\ * !\I2CM:Net_1109_0_SYNCOUT\
            + \I2CM:Net_643_3\ * \I2CM:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2CM:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_reset\ * !\I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2CM:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CM:sda_x_wire\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:control_4\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * !\I2CM:bI2C_UDB:lost_arb_reg\ * 
              \I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:shift_data_out\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:lost_arb_reg\ * \I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CM:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2CM:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \I2CM:bI2C_UDB:control_1\ * !Net_78_SYNCOUT
        );
        Output = \I2CM:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM:bI2C_UDB:control_7\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:control_5\ * \I2CM:bI2C_UDB:control_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_100_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_100_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_100_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_100_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2CM:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:control_5\ * 
              !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:control_4\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2CM:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \I2CM:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2CM:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2CM:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2CM:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2CM:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CM:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \I2CM:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2CM:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2CM:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2CM:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2CM:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_10 ,
            status_5 => \I2CM:bI2C_UDB:status_5\ ,
            status_4 => \I2CM:bI2C_UDB:status_4\ ,
            status_3 => \I2CM:bI2C_UDB:status_3\ ,
            status_2 => \I2CM:bI2C_UDB:status_2\ ,
            status_1 => \I2CM:bI2C_UDB:status_1\ ,
            status_0 => \I2CM:bI2C_UDB:status_0\ ,
            interrupt => \I2CM:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Pin_I2CM_SDA(0)_SYNC
        PORT MAP (
            in => \I2CM:Net_1109_1\ ,
            out => \I2CM:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_I2CM_SCL(0)_SYNC
        PORT MAP (
            in => \I2CM:Net_1109_0\ ,
            out => \I2CM:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RST_1(0)_SYNC
        PORT MAP (
            in => Net_78 ,
            out => Net_78_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_100 ,
            out => Net_100_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2CM:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \I2CM:bI2C_UDB:control_7\ ,
            control_6 => \I2CM:bI2C_UDB:control_6\ ,
            control_5 => \I2CM:bI2C_UDB:control_5\ ,
            control_4 => \I2CM:bI2C_UDB:control_4\ ,
            control_3 => \I2CM:bI2C_UDB:control_3\ ,
            control_2 => \I2CM:bI2C_UDB:control_2\ ,
            control_1 => \I2CM:bI2C_UDB:control_1\ ,
            control_0 => \I2CM:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   57 :  135 :  192 : 29.69 %
  Unique P-terms              :  142 :  242 :  384 : 36.98 %
  Total P-terms               :  153 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.406ms
Tech mapping phase: Elapsed time ==> 0s.587ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : LED_BLUE(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LED_RED(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Pin_I2CM_Reset(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Pin_I2CM_SCL(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_I2CM_SDA(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.43
                   Pterms :            6.39
               Macrocells :            2.48
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.023ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 485, final cost is 485 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      12.58 :       4.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_100_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_100_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_100 ,
        out => Net_100_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CM:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CM:bI2C_UDB:status_1\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CM:Net_1109_1_SYNCOUT\
            + \I2CM:bI2C_UDB:status_1\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:Net_1109_1_SYNCOUT\
            + \I2CM:bI2C_UDB:status_1\ * \I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM:bI2C_UDB:status_2\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:status_2\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\
            + \I2CM:bI2C_UDB:status_2\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\
            + \I2CM:bI2C_UDB:status_2\ * \I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:Net_1109_1_SYNCOUT\
        );
        Output = \I2CM:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\I2CM:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_10 ,
        status_5 => \I2CM:bI2C_UDB:status_5\ ,
        status_4 => \I2CM:bI2C_UDB:status_4\ ,
        status_3 => \I2CM:bI2C_UDB:status_3\ ,
        status_2 => \I2CM:bI2C_UDB:status_2\ ,
        status_1 => \I2CM:bI2C_UDB:status_1\ ,
        status_0 => \I2CM:bI2C_UDB:status_0\ ,
        interrupt => \I2CM:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CM:bI2C_UDB:status_3\ * !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:status_3\ * \I2CM:bI2C_UDB:cs_addr_shifter_1\
            + \I2CM:bI2C_UDB:status_3\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\
            + \I2CM:bI2C_UDB:status_3\ * \I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CM:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_95, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_95 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CM:bI2C_UDB:status_0\ * !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:cs_addr_shifter_1\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_reset\
        );
        Output = \I2CM:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:control_5\ * 
              \I2CM:bI2C_UDB:control_2\ * !\I2CM:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CM:bI2C_UDB:tx_reg_empty\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\
            + !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\
        );
        Output = \I2CM:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CM:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \I2CM:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2CM:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2CM:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2CM:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2CM:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:control_5\ * 
              !\I2CM:bI2C_UDB:control_2\ * !\I2CM:bI2C_UDB:tx_reg_empty\ * 
              !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:m_reset\ * !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CM:sda_x_wire\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:control_4\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * !\I2CM:bI2C_UDB:lost_arb_reg\ * 
              \I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:shift_data_out\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:lost_arb_reg\ * \I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CM:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM:bI2C_UDB:control_4\ * \I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CM:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_100_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_100_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_100_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CM:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CM:bI2C_UDB:sda_in_last_reg\ * 
              \I2CM:bI2C_UDB:sda_in_last2_reg\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:bus_busy_reg\
            + \I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CM:bI2C_UDB:bus_busy_reg\
            + \I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CM:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CM:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CM:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CM:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CM:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:scl_in_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
            + \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:scl_in_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
            + \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:scl_in_reg\ * 
              \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
            + \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:scl_in_reg\ * \I2CM:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:Net_643_3\
        );
        Output = \I2CM:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:clkgen_tc\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CM:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CM:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CM:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =Pin_I2CM_SDA(0)_SYNC
    PORT MAP (
        in => \I2CM:Net_1109_1\ ,
        out => \I2CM:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \I2CM:bI2C_UDB:control_1\ * !Net_78_SYNCOUT
        );
        Output = \I2CM:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CM:Net_643_3\ * !\I2CM:Net_1109_0_SYNCOUT\
            + \I2CM:Net_643_3\ * \I2CM:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CM:Net_1109_0_SYNCOUT\
        );
        Output = \I2CM:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:Net_643_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_reset\ * !\I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:clkgen_cl1\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =RST_1(0)_SYNC
    PORT MAP (
        in => Net_78 ,
        out => Net_78_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_I2CM_SCL(0)_SYNC
    PORT MAP (
        in => \I2CM:Net_1109_0\ ,
        out => \I2CM:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CM:bI2C_UDB:clkgen_tc\ * !\I2CM:bI2C_UDB:cnt_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\
            + \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CM:bI2C_UDB:clkgen_tc\ * !\I2CM:bI2C_UDB:cnt_reset\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CM:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CM:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\
            + !\I2CM:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CM:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CM:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \I2CM:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2CM:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2CM:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2CM:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2CM:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \I2CM:bI2C_UDB:control_7\ ,
        control_6 => \I2CM:bI2C_UDB:control_6\ ,
        control_5 => \I2CM:bI2C_UDB:control_5\ ,
        control_4 => \I2CM:bI2C_UDB:control_4\ ,
        control_3 => \I2CM:bI2C_UDB:control_3\ ,
        control_2 => \I2CM:bI2C_UDB:control_2\ ,
        control_1 => \I2CM:bI2C_UDB:control_1\ ,
        control_0 => \I2CM:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CM:bI2C_UDB:control_7\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              !\I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:control_5\ * \I2CM:bI2C_UDB:control_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\
            + !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * !\I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CM:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CM:bI2C_UDB:control_6\ * !\I2CM:bI2C_UDB:control_5\ * 
              !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:control_4\ * \I2CM:bI2C_UDB:m_state_4\ * 
              \I2CM:bI2C_UDB:m_state_3\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              !\I2CM:bI2C_UDB:m_state_0\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:tx_reg_empty\ * !\I2CM:bI2C_UDB:m_state_4\ * 
              !\I2CM:bI2C_UDB:m_state_3\ * \I2CM:bI2C_UDB:m_state_2\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\ * \I2CM:bI2C_UDB:lost_arb_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_2\ * !\I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              \I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * !\I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_2\ * \I2CM:bI2C_UDB:m_state_1\ * 
              \I2CM:bI2C_UDB:m_state_0\ * !\I2CM:bI2C_UDB:m_reset\ * 
              \I2CM:bI2C_UDB:clkgen_tc1_reg\
            + \I2CM:bI2C_UDB:m_state_4\ * \I2CM:bI2C_UDB:m_state_3\ * 
              !\I2CM:bI2C_UDB:m_state_1\ * \I2CM:bI2C_UDB:m_state_0\ * 
              !\I2CM:bI2C_UDB:m_reset\ * \I2CM:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CM:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2CM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RST_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST_1(0)__PA ,
        fb => Net_78 ,
        pad => RST_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_100 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_95 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_I2CM_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2CM_SDA(0)__PA ,
        fb => \I2CM:Net_1109_1\ ,
        input => \I2CM:sda_x_wire\ ,
        pad => Pin_I2CM_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_I2CM_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2CM_SCL(0)__PA ,
        fb => \I2CM:Net_1109_0\ ,
        input => \I2CM:Net_643_3\ ,
        pad => Pin_I2CM_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_I2CM_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2CM_Reset(0)__PA ,
        pad => Pin_I2CM_Reset(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_10 ,
            dclk_0 => Net_10_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       LED_BLUE(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      LED_GREEN(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        LED_RED(0) | 
     |   3 |       |      NONE |     HI_Z_DIGITAL |          RST_1(0) | FB(Net_78)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_100)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_95)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
  15 |   0 |     * |      NONE |    OPEN_DRAIN_LO |   Pin_I2CM_SDA(0) | FB(\I2CM:Net_1109_1\), In(\I2CM:sda_x_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |   Pin_I2CM_SCL(0) | FB(\I2CM:Net_1109_0\), In(\I2CM:Net_643_3\)
     |   2 |     * |      NONE |         CMOS_OUT | Pin_I2CM_Reset(0) | 
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 2s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.927ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.363ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Sequencer_Master_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.827ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.883ms
API generation phase: Elapsed time ==> 0s.946ms
Dependency generation phase: Elapsed time ==> 0s.054ms
Cleanup phase: Elapsed time ==> 0s.001ms
