               ramulator.active_cycles_0             2698168                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             2698168                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0            24117581                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            8.505907                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             1940524                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             2019204                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             6311883                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            2.226106                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0              825123                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0              825123                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0             1270956                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.448247                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1              519898                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1              519898                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              746416                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.263250                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
           ramulator.active_cycles_0_0_2              513747                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2              513747                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              747764                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.263725                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
           ramulator.active_cycles_0_0_3              449371                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3              449371                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              638473                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.225180                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
           ramulator.active_cycles_0_0_4              483186                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4              483186                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4              678764                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.239390                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
           ramulator.active_cycles_0_0_5              525510                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5              525510                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5              759885                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.268000                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
           ramulator.active_cycles_0_0_6              539692                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6              539692                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6              778332                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.274506                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
           ramulator.active_cycles_0_0_7              478688                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7              478688                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7              691293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.243809                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
             ramulator.active_cycles_0_1             1819836                                      # Total active cycles for level _0_1
               ramulator.busy_cycles_0_1             1905796                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1
          ramulator.serving_requests_0_1             5831604                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1
  ramulator.average_serving_requests_0_1            2.056719                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1
           ramulator.active_cycles_0_1_0              563372                                      # Total active cycles for level _0_1_0
             ramulator.busy_cycles_0_1_0              563372                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_0
        ramulator.serving_requests_0_1_0              795318                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
ramulator.average_serving_requests_0_1_0            0.280497                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
           ramulator.active_cycles_0_1_1              582294                                      # Total active cycles for level _0_1_1
             ramulator.busy_cycles_0_1_1              582294                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_1
        ramulator.serving_requests_0_1_1              842531                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
ramulator.average_serving_requests_0_1_1            0.297148                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
           ramulator.active_cycles_0_1_2              431240                                      # Total active cycles for level _0_1_2
             ramulator.busy_cycles_0_1_2              431240                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_2
        ramulator.serving_requests_0_1_2              631703                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_2
ramulator.average_serving_requests_0_1_2            0.222792                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_2
           ramulator.active_cycles_0_1_3              494855                                      # Total active cycles for level _0_1_3
             ramulator.busy_cycles_0_1_3              494855                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_3
        ramulator.serving_requests_0_1_3              717203                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_3
ramulator.average_serving_requests_0_1_3            0.252947                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_3
           ramulator.active_cycles_0_1_4              425169                                      # Total active cycles for level _0_1_4
             ramulator.busy_cycles_0_1_4              425169                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_4
        ramulator.serving_requests_0_1_4              614247                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_4
ramulator.average_serving_requests_0_1_4            0.216636                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_4
           ramulator.active_cycles_0_1_5              499108                                      # Total active cycles for level _0_1_5
             ramulator.busy_cycles_0_1_5              499108                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_5
        ramulator.serving_requests_0_1_5              734998                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_5
ramulator.average_serving_requests_0_1_5            0.259223                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_5
           ramulator.active_cycles_0_1_6              512860                                      # Total active cycles for level _0_1_6
             ramulator.busy_cycles_0_1_6              512860                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_6
        ramulator.serving_requests_0_1_6              747401                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_6
ramulator.average_serving_requests_0_1_6            0.263597                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_6
           ramulator.active_cycles_0_1_7              516544                                      # Total active cycles for level _0_1_7
             ramulator.busy_cycles_0_1_7              516544                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_7
        ramulator.serving_requests_0_1_7              748203                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_7
ramulator.average_serving_requests_0_1_7            0.263880                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_7
             ramulator.active_cycles_0_2             1885449                                      # Total active cycles for level _0_2
               ramulator.busy_cycles_0_2             1968889                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2
          ramulator.serving_requests_0_2             6166977                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2
  ramulator.average_serving_requests_0_2            2.175000                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2
           ramulator.active_cycles_0_2_0              696794                                      # Total active cycles for level _0_2_0
             ramulator.busy_cycles_0_2_0              696794                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_0
        ramulator.serving_requests_0_2_0             1038821                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
ramulator.average_serving_requests_0_2_0            0.366377                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
           ramulator.active_cycles_0_2_1              521032                                      # Total active cycles for level _0_2_1
             ramulator.busy_cycles_0_2_1              521032                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_1
        ramulator.serving_requests_0_2_1              750927                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
ramulator.average_serving_requests_0_2_1            0.264841                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
           ramulator.active_cycles_0_2_2              459050                                      # Total active cycles for level _0_2_2
             ramulator.busy_cycles_0_2_2              459050                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_2
        ramulator.serving_requests_0_2_2              657601                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_2
ramulator.average_serving_requests_0_2_2            0.231926                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_2
           ramulator.active_cycles_0_2_3              472363                                      # Total active cycles for level _0_2_3
             ramulator.busy_cycles_0_2_3              472363                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_3
        ramulator.serving_requests_0_2_3              676752                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_3
ramulator.average_serving_requests_0_2_3            0.238680                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_3
           ramulator.active_cycles_0_2_4              552847                                      # Total active cycles for level _0_2_4
             ramulator.busy_cycles_0_2_4              552847                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_4
        ramulator.serving_requests_0_2_4              798586                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_4
ramulator.average_serving_requests_0_2_4            0.281649                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_4
           ramulator.active_cycles_0_2_5              672395                                      # Total active cycles for level _0_2_5
             ramulator.busy_cycles_0_2_5              672395                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_5
        ramulator.serving_requests_0_2_5              979964                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_5
ramulator.average_serving_requests_0_2_5            0.345619                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_5
           ramulator.active_cycles_0_2_6              454941                                      # Total active cycles for level _0_2_6
             ramulator.busy_cycles_0_2_6              454941                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_6
        ramulator.serving_requests_0_2_6              649774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_6
ramulator.average_serving_requests_0_2_6            0.229165                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_6
           ramulator.active_cycles_0_2_7              429392                                      # Total active cycles for level _0_2_7
             ramulator.busy_cycles_0_2_7              429392                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_7
        ramulator.serving_requests_0_2_7              614552                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_7
ramulator.average_serving_requests_0_2_7            0.216743                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_7
             ramulator.active_cycles_0_3             1862181                                      # Total active cycles for level _0_3
               ramulator.busy_cycles_0_3             1949821                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3
          ramulator.serving_requests_0_3             5807117                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3
  ramulator.average_serving_requests_0_3            2.048083                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3
           ramulator.active_cycles_0_3_0              456517                                      # Total active cycles for level _0_3_0
             ramulator.busy_cycles_0_3_0              456517                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_0
        ramulator.serving_requests_0_3_0              647722                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
ramulator.average_serving_requests_0_3_0            0.228442                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
           ramulator.active_cycles_0_3_1              553608                                      # Total active cycles for level _0_3_1
             ramulator.busy_cycles_0_3_1              553608                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_1
        ramulator.serving_requests_0_3_1              819181                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
ramulator.average_serving_requests_0_3_1            0.288913                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
           ramulator.active_cycles_0_3_2              412881                                      # Total active cycles for level _0_3_2
             ramulator.busy_cycles_0_3_2              412881                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_2
        ramulator.serving_requests_0_3_2              595107                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_2
ramulator.average_serving_requests_0_3_2            0.209885                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_2
           ramulator.active_cycles_0_3_3              482746                                      # Total active cycles for level _0_3_3
             ramulator.busy_cycles_0_3_3              482746                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_3
        ramulator.serving_requests_0_3_3              718065                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_3
ramulator.average_serving_requests_0_3_3            0.253251                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_3
           ramulator.active_cycles_0_3_4              525867                                      # Total active cycles for level _0_3_4
             ramulator.busy_cycles_0_3_4              525867                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_4
        ramulator.serving_requests_0_3_4              763551                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_4
ramulator.average_serving_requests_0_3_4            0.269293                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_4
           ramulator.active_cycles_0_3_5              523118                                      # Total active cycles for level _0_3_5
             ramulator.busy_cycles_0_3_5              523118                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_5
        ramulator.serving_requests_0_3_5              759175                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_5
ramulator.average_serving_requests_0_3_5            0.267750                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_5
           ramulator.active_cycles_0_3_6              450190                                      # Total active cycles for level _0_3_6
             ramulator.busy_cycles_0_3_6              450190                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_6
        ramulator.serving_requests_0_3_6              643534                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_6
ramulator.average_serving_requests_0_3_6            0.226965                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_6
           ramulator.active_cycles_0_3_7              592134                                      # Total active cycles for level _0_3_7
             ramulator.busy_cycles_0_3_7              592134                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_7
        ramulator.serving_requests_0_3_7              860782                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_7
ramulator.average_serving_requests_0_3_7            0.303585                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_7
      ramulator.read_transaction_bytes_0            36661376                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0             1591808                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core              439290                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               26920                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core              131496                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core              418111                                      # Number of row hits for read requests per channel per core
                                     [0]            418111.0                                      # 
ramulator.read_row_misses_channel_0_core               26202                                      # Number of row misses for read requests per channel per core
                                     [0]             26202.0                                      # 
ramulator.read_row_conflicts_channel_0_core              128521                                      # Number of row conflicts for read requests per channel per core
                                     [0]            128521.0                                      # 
 ramulator.write_row_hits_channel_0_core               21179                                      # Number of row hits for write requests per channel per core
                                     [0]             21179.0                                      # 
ramulator.write_row_misses_channel_0_core                 718                                      # Number of row misses for write requests per channel per core
                                     [0]               718.0                                      # 
ramulator.write_row_conflicts_channel_0_core                2975                                      # Number of row conflicts for write requests per channel per core
                                     [0]              2975.0                                      # 
      ramulator.useless_activates_0_core               74164                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          147.107479                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0            85279824                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           41.972215                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           119007683                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0           26.849468                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0            76128767                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0           15.122747                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0            42878916                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
               ramulator.active_cycles_1             2723932                                      # Total active cycles for level _1
                 ramulator.busy_cycles_1             2723932                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
            ramulator.serving_requests_1            25209225                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
    ramulator.average_serving_requests_1            8.890913                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
             ramulator.active_cycles_1_0             1954716                                      # Total active cycles for level _1_0
               ramulator.busy_cycles_1_0             2035916                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
          ramulator.serving_requests_1_0             6563086                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
  ramulator.average_serving_requests_1_0            2.314701                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
           ramulator.active_cycles_1_0_0              912791                                      # Total active cycles for level _1_0_0
             ramulator.busy_cycles_1_0_0              912791                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
        ramulator.serving_requests_1_0_0             1402696                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0            0.494710                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
           ramulator.active_cycles_1_0_1              528866                                      # Total active cycles for level _1_0_1
             ramulator.busy_cycles_1_0_1              528866                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_1
        ramulator.serving_requests_1_0_1              755484                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
ramulator.average_serving_requests_1_0_1            0.266448                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
           ramulator.active_cycles_1_0_2              531092                                      # Total active cycles for level _1_0_2
             ramulator.busy_cycles_1_0_2              531092                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_2
        ramulator.serving_requests_1_0_2              770480                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_2
ramulator.average_serving_requests_1_0_2            0.271737                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_2
           ramulator.active_cycles_1_0_3              483627                                      # Total active cycles for level _1_0_3
             ramulator.busy_cycles_1_0_3              483627                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_3
        ramulator.serving_requests_1_0_3              690823                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_3
ramulator.average_serving_requests_1_0_3            0.243643                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_3
           ramulator.active_cycles_1_0_4              525341                                      # Total active cycles for level _1_0_4
             ramulator.busy_cycles_1_0_4              525341                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_4
        ramulator.serving_requests_1_0_4              750216                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_4
ramulator.average_serving_requests_1_0_4            0.264590                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_4
           ramulator.active_cycles_1_0_5              509728                                      # Total active cycles for level _1_0_5
             ramulator.busy_cycles_1_0_5              509728                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_5
        ramulator.serving_requests_1_0_5              728362                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_5
ramulator.average_serving_requests_1_0_5            0.256882                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_5
           ramulator.active_cycles_1_0_6              510020                                      # Total active cycles for level _1_0_6
             ramulator.busy_cycles_1_0_6              510020                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_6
        ramulator.serving_requests_1_0_6              738064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_6
ramulator.average_serving_requests_1_0_6            0.260304                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_6
           ramulator.active_cycles_1_0_7              496266                                      # Total active cycles for level _1_0_7
             ramulator.busy_cycles_1_0_7              496266                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_7
        ramulator.serving_requests_1_0_7              726961                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_7
ramulator.average_serving_requests_1_0_7            0.256388                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_7
             ramulator.active_cycles_1_1             1885472                                      # Total active cycles for level _1_1
               ramulator.busy_cycles_1_1             1968912                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1
          ramulator.serving_requests_1_1             6105994                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1
  ramulator.average_serving_requests_1_1            2.153492                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1
           ramulator.active_cycles_1_1_0              705725                                      # Total active cycles for level _1_1_0
             ramulator.busy_cycles_1_1_0              705725                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_0
        ramulator.serving_requests_1_1_0             1038945                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
ramulator.average_serving_requests_1_1_0            0.366420                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
           ramulator.active_cycles_1_1_1              584470                                      # Total active cycles for level _1_1_1
             ramulator.busy_cycles_1_1_1              584470                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_1
        ramulator.serving_requests_1_1_1              839458                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
ramulator.average_serving_requests_1_1_1            0.296064                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
           ramulator.active_cycles_1_1_2              451340                                      # Total active cycles for level _1_1_2
             ramulator.busy_cycles_1_1_2              451340                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_2
        ramulator.serving_requests_1_1_2              654636                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_2
ramulator.average_serving_requests_1_1_2            0.230880                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_2
           ramulator.active_cycles_1_1_3              551234                                      # Total active cycles for level _1_1_3
             ramulator.busy_cycles_1_1_3              551234                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_3
        ramulator.serving_requests_1_1_3              802580                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_3
ramulator.average_serving_requests_1_1_3            0.283058                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_3
           ramulator.active_cycles_1_1_4              437860                                      # Total active cycles for level _1_1_4
             ramulator.busy_cycles_1_1_4              437860                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_4
        ramulator.serving_requests_1_1_4              626837                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_4
ramulator.average_serving_requests_1_1_4            0.221076                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_4
           ramulator.active_cycles_1_1_5              499916                                      # Total active cycles for level _1_1_5
             ramulator.busy_cycles_1_1_5              499916                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_5
        ramulator.serving_requests_1_1_5              713088                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_5
ramulator.average_serving_requests_1_1_5            0.251495                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_5
           ramulator.active_cycles_1_1_6              539895                                      # Total active cycles for level _1_1_6
             ramulator.busy_cycles_1_1_6              539895                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_6
        ramulator.serving_requests_1_1_6              777061                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_6
ramulator.average_serving_requests_1_1_6            0.274058                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_6
           ramulator.active_cycles_1_1_7              457677                                      # Total active cycles for level _1_1_7
             ramulator.busy_cycles_1_1_7              457677                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_7
        ramulator.serving_requests_1_1_7              653389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_7
ramulator.average_serving_requests_1_1_7            0.230440                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_7
             ramulator.active_cycles_1_2             1950755                                      # Total active cycles for level _1_2
               ramulator.busy_cycles_1_2             2033635                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2
          ramulator.serving_requests_1_2             6490520                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2
  ramulator.average_serving_requests_1_2            2.289109                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2
           ramulator.active_cycles_1_2_0              751746                                      # Total active cycles for level _1_2_0
             ramulator.busy_cycles_1_2_0              751746                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_0
        ramulator.serving_requests_1_2_0             1123706                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
ramulator.average_serving_requests_1_2_0            0.396314                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
           ramulator.active_cycles_1_2_1              527381                                      # Total active cycles for level _1_2_1
             ramulator.busy_cycles_1_2_1              527381                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_1
        ramulator.serving_requests_1_2_1              761542                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
ramulator.average_serving_requests_1_2_1            0.268584                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
           ramulator.active_cycles_1_2_2              474759                                      # Total active cycles for level _1_2_2
             ramulator.busy_cycles_1_2_2              474759                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_2
        ramulator.serving_requests_1_2_2              676973                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_2
ramulator.average_serving_requests_1_2_2            0.238758                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_2
           ramulator.active_cycles_1_2_3              608126                                      # Total active cycles for level _1_2_3
             ramulator.busy_cycles_1_2_3              608126                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_3
        ramulator.serving_requests_1_2_3              905547                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_3
ramulator.average_serving_requests_1_2_3            0.319373                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_3
           ramulator.active_cycles_1_2_4              488956                                      # Total active cycles for level _1_2_4
             ramulator.busy_cycles_1_2_4              488956                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_4
        ramulator.serving_requests_1_2_4              693857                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_4
ramulator.average_serving_requests_1_2_4            0.244713                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_4
           ramulator.active_cycles_1_2_5              726886                                      # Total active cycles for level _1_2_5
             ramulator.busy_cycles_1_2_5              726886                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_5
        ramulator.serving_requests_1_2_5             1073659                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_5
ramulator.average_serving_requests_1_2_5            0.378663                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_5
           ramulator.active_cycles_1_2_6              460251                                      # Total active cycles for level _1_2_6
             ramulator.busy_cycles_1_2_6              460251                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_6
        ramulator.serving_requests_1_2_6              648843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_6
ramulator.average_serving_requests_1_2_6            0.228837                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_6
           ramulator.active_cycles_1_2_7              423633                                      # Total active cycles for level _1_2_7
             ramulator.busy_cycles_1_2_7              423633                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_7
        ramulator.serving_requests_1_2_7              606393                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_7
ramulator.average_serving_requests_1_2_7            0.213866                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_7
             ramulator.active_cycles_1_3             1888183                                      # Total active cycles for level _1_3
               ramulator.busy_cycles_1_3             1972743                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3
          ramulator.serving_requests_1_3             6049625                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3
  ramulator.average_serving_requests_1_3            2.133612                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3
           ramulator.active_cycles_1_3_0              534843                                      # Total active cycles for level _1_3_0
             ramulator.busy_cycles_1_3_0              534843                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_0
        ramulator.serving_requests_1_3_0              766105                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
ramulator.average_serving_requests_1_3_0            0.270194                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
           ramulator.active_cycles_1_3_1              586068                                      # Total active cycles for level _1_3_1
             ramulator.busy_cycles_1_3_1              586068                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_1
        ramulator.serving_requests_1_3_1              856549                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
ramulator.average_serving_requests_1_3_1            0.302092                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
           ramulator.active_cycles_1_3_2              448154                                      # Total active cycles for level _1_3_2
             ramulator.busy_cycles_1_3_2              448154                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_2
        ramulator.serving_requests_1_3_2              640312                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_2
ramulator.average_serving_requests_1_3_2            0.225828                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_2
           ramulator.active_cycles_1_3_3              475056                                      # Total active cycles for level _1_3_3
             ramulator.busy_cycles_1_3_3              475056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_3
        ramulator.serving_requests_1_3_3              691507                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_3
ramulator.average_serving_requests_1_3_3            0.243884                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_3
           ramulator.active_cycles_1_3_4              564213                                      # Total active cycles for level _1_3_4
             ramulator.busy_cycles_1_3_4              564213                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_4
        ramulator.serving_requests_1_3_4              802270                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_4
ramulator.average_serving_requests_1_3_4            0.282949                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_4
           ramulator.active_cycles_1_3_5              531233                                      # Total active cycles for level _1_3_5
             ramulator.busy_cycles_1_3_5              531233                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_5
        ramulator.serving_requests_1_3_5              754369                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_5
ramulator.average_serving_requests_1_3_5            0.266055                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_5
           ramulator.active_cycles_1_3_6              466310                                      # Total active cycles for level _1_3_6
             ramulator.busy_cycles_1_3_6              466310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_6
        ramulator.serving_requests_1_3_6              662929                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_6
ramulator.average_serving_requests_1_3_6            0.233805                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_6
           ramulator.active_cycles_1_3_7              600737                                      # Total active cycles for level _1_3_7
             ramulator.busy_cycles_1_3_7              600737                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_7
        ramulator.serving_requests_1_3_7              875584                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_7
ramulator.average_serving_requests_1_3_7            0.308805                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_7
      ramulator.read_transaction_bytes_1            36843520                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_1             1740032                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_1_core              440450                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_1_core               27742                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_1_core              134676                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_1_core              417524                                      # Number of row hits for read requests per channel per core
                                     [0]            417524.0                                      # 
ramulator.read_row_misses_channel_1_core               26898                                      # Number of row misses for read requests per channel per core
                                     [0]             26898.0                                      # 
ramulator.read_row_conflicts_channel_1_core              131258                                      # Number of row conflicts for read requests per channel per core
                                     [0]            131258.0                                      # 
 ramulator.write_row_hits_channel_1_core               22926                                      # Number of row hits for write requests per channel per core
                                     [0]             22926.0                                      # 
ramulator.write_row_misses_channel_1_core                 844                                      # Number of row misses for write requests per channel per core
                                     [0]               844.0                                      # 
ramulator.write_row_conflicts_channel_1_core                3418                                      # Number of row conflicts for write requests per channel per core
                                     [0]              3418.0                                      # 
      ramulator.useless_activates_1_core               79001                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_1          153.516599                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_1            89406225                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_1           42.545122                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_1           120632099                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_1           28.153952                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_1            79827490                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_1           14.391170                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_1            40804609                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                 ramulator.dram_capacity         34359738368                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles             2835392                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             1214159                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             1162099                                      # Number of incoming read requests to DRAM per core
                                     [0]           1162099.0                                      # 
                ramulator.write_requests               52060                                      # Number of incoming write requests to DRAM per core
                                     [0]             52060.0                                      # 
       ramulator.ramulator_active_cycles             2794025                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           1214159.0                                      # Number of incoming requests to each DRAM channel
                                     [0]            604583.0                                      # 
                                     [1]            609576.0                                      # 
ramulator.incoming_read_reqs_per_channel           1162099.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]            579711.0                                      # 
                                     [1]            582388.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         25600000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           239639782                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           155956257                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum            83683525                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           84.517337                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg           55.003420                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg           29.513917                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests                 0.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
         ramulator.record_write_requests                 0.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
