/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C */
#define I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define I2C_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB08_A0
#define I2C_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB08_A1
#define I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define I2C_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB08_D0
#define I2C_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB08_D1
#define I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define I2C_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB08_F0
#define I2C_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB08_F1
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define I2C_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_bI2C_UDB_StsReg__0__POS 0
#define I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_bI2C_UDB_StsReg__1__POS 1
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define I2C_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_bI2C_UDB_StsReg__3__POS 3
#define I2C_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_bI2C_UDB_StsReg__5__POS 5
#define I2C_bI2C_UDB_StsReg__MASK 0x2Bu
#define I2C_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB11_MSK
#define I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define I2C_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB11_ST
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__0__MASK 0x01u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__0__POS 0
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__3__MASK 0x08u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__3__POS 3
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK 0x1Du
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x01u
#define I2C_I2C_IRQ__INTC_NUMBER 0u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define I2C_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define I2C_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define I2C_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define I2C_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define I2C_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define I2C_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define I2C_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define I2C_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define I2C_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define I2C_Timer_TimerHW__PM_ACT_MSK 0x01u
#define I2C_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define I2C_Timer_TimerHW__PM_STBY_MSK 0x01u
#define I2C_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define I2C_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define I2C_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* isr */
#define isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr__INTC_MASK 0x20000u
#define isr__INTC_NUMBER 17u
#define isr__INTC_PRIOR_NUM 7u
#define isr__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define isr_detection__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_detection__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_detection__INTC_MASK 0x02u
#define isr_detection__INTC_NUMBER 1u
#define isr_detection__INTC_PRIOR_NUM 7u
#define isr_detection__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_detection__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_detection__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define isr_timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer__INTC_MASK 0x04u
#define isr_timer__INTC_NUMBER 2u
#define isr_timer__INTC_PRIOR_NUM 0u
#define isr_timer__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define isr_uart_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_uart_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_uart_rx__INTC_MASK 0x08u
#define isr_uart_rx__INTC_NUMBER 3u
#define isr_uart_rx__INTC_PRIOR_NUM 7u
#define isr_uart_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_uart_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_uart_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x03u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x08u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x08u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_1__0__MASK 0x80u
#define Pin_1__0__PC CYREG_PRT0_PC7
#define Pin_1__0__PORT 0u
#define Pin_1__0__SHIFT 7u
#define Pin_1__AG CYREG_PRT0_AG
#define Pin_1__AMUX CYREG_PRT0_AMUX
#define Pin_1__BIE CYREG_PRT0_BIE
#define Pin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__BYP CYREG_PRT0_BYP
#define Pin_1__CTL CYREG_PRT0_CTL
#define Pin_1__DM0 CYREG_PRT0_DM0
#define Pin_1__DM1 CYREG_PRT0_DM1
#define Pin_1__DM2 CYREG_PRT0_DM2
#define Pin_1__DR CYREG_PRT0_DR
#define Pin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__MASK 0x80u
#define Pin_1__PORT 0u
#define Pin_1__PRT CYREG_PRT0_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__PS CYREG_PRT0_PS
#define Pin_1__SHIFT 7u
#define Pin_1__SLW CYREG_PRT0_SLW

/* RST_1 */
#define RST_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define RST_1__0__MASK 0x10u
#define RST_1__0__PC CYREG_PRT0_PC4
#define RST_1__0__PORT 0u
#define RST_1__0__SHIFT 4u
#define RST_1__AG CYREG_PRT0_AG
#define RST_1__AMUX CYREG_PRT0_AMUX
#define RST_1__BIE CYREG_PRT0_BIE
#define RST_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define RST_1__BYP CYREG_PRT0_BYP
#define RST_1__CTL CYREG_PRT0_CTL
#define RST_1__DM0 CYREG_PRT0_DM0
#define RST_1__DM1 CYREG_PRT0_DM1
#define RST_1__DM2 CYREG_PRT0_DM2
#define RST_1__DR CYREG_PRT0_DR
#define RST_1__INP_DIS CYREG_PRT0_INP_DIS
#define RST_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RST_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RST_1__LCD_EN CYREG_PRT0_LCD_EN
#define RST_1__MASK 0x10u
#define RST_1__PORT 0u
#define RST_1__PRT CYREG_PRT0_PRT
#define RST_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RST_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RST_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RST_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RST_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RST_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RST_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RST_1__PS CYREG_PRT0_PS
#define RST_1__SHIFT 4u
#define RST_1__SLW CYREG_PRT0_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x04u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x10u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x10u

/* IR_puls */
#define IR_puls__0__INTTYPE CYREG_PICU2_INTTYPE5
#define IR_puls__0__MASK 0x20u
#define IR_puls__0__PC CYREG_PRT2_PC5
#define IR_puls__0__PORT 2u
#define IR_puls__0__SHIFT 5u
#define IR_puls__AG CYREG_PRT2_AG
#define IR_puls__AMUX CYREG_PRT2_AMUX
#define IR_puls__BIE CYREG_PRT2_BIE
#define IR_puls__BIT_MASK CYREG_PRT2_BIT_MASK
#define IR_puls__BYP CYREG_PRT2_BYP
#define IR_puls__CTL CYREG_PRT2_CTL
#define IR_puls__DM0 CYREG_PRT2_DM0
#define IR_puls__DM1 CYREG_PRT2_DM1
#define IR_puls__DM2 CYREG_PRT2_DM2
#define IR_puls__DR CYREG_PRT2_DR
#define IR_puls__INP_DIS CYREG_PRT2_INP_DIS
#define IR_puls__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IR_puls__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IR_puls__LCD_EN CYREG_PRT2_LCD_EN
#define IR_puls__MASK 0x20u
#define IR_puls__PORT 2u
#define IR_puls__PRT CYREG_PRT2_PRT
#define IR_puls__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IR_puls__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IR_puls__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IR_puls__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IR_puls__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IR_puls__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IR_puls__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IR_puls__PS CYREG_PRT2_PS
#define IR_puls__SHIFT 5u
#define IR_puls__SLW CYREG_PRT2_SLW

/* pin_full */
#define pin_full__0__INTTYPE CYREG_PICU2_INTTYPE6
#define pin_full__0__MASK 0x40u
#define pin_full__0__PC CYREG_PRT2_PC6
#define pin_full__0__PORT 2u
#define pin_full__0__SHIFT 6u
#define pin_full__AG CYREG_PRT2_AG
#define pin_full__AMUX CYREG_PRT2_AMUX
#define pin_full__BIE CYREG_PRT2_BIE
#define pin_full__BIT_MASK CYREG_PRT2_BIT_MASK
#define pin_full__BYP CYREG_PRT2_BYP
#define pin_full__CTL CYREG_PRT2_CTL
#define pin_full__DM0 CYREG_PRT2_DM0
#define pin_full__DM1 CYREG_PRT2_DM1
#define pin_full__DM2 CYREG_PRT2_DM2
#define pin_full__DR CYREG_PRT2_DR
#define pin_full__INP_DIS CYREG_PRT2_INP_DIS
#define pin_full__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pin_full__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pin_full__LCD_EN CYREG_PRT2_LCD_EN
#define pin_full__MASK 0x40u
#define pin_full__PORT 2u
#define pin_full__PRT CYREG_PRT2_PRT
#define pin_full__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pin_full__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pin_full__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pin_full__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pin_full__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pin_full__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pin_full__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pin_full__PS CYREG_PRT2_PS
#define pin_full__SHIFT 6u
#define pin_full__SLW CYREG_PRT2_SLW

/* Interrupt */
#define Interrupt__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Interrupt__0__MASK 0x04u
#define Interrupt__0__PC CYREG_PRT12_PC2
#define Interrupt__0__PORT 12u
#define Interrupt__0__SHIFT 2u
#define Interrupt__AG CYREG_PRT12_AG
#define Interrupt__BIE CYREG_PRT12_BIE
#define Interrupt__BIT_MASK CYREG_PRT12_BIT_MASK
#define Interrupt__BYP CYREG_PRT12_BYP
#define Interrupt__DM0 CYREG_PRT12_DM0
#define Interrupt__DM1 CYREG_PRT12_DM1
#define Interrupt__DM2 CYREG_PRT12_DM2
#define Interrupt__DR CYREG_PRT12_DR
#define Interrupt__INP_DIS CYREG_PRT12_INP_DIS
#define Interrupt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Interrupt__MASK 0x04u
#define Interrupt__PORT 12u
#define Interrupt__PRT CYREG_PRT12_PRT
#define Interrupt__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Interrupt__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Interrupt__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Interrupt__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Interrupt__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Interrupt__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Interrupt__PS CYREG_PRT12_PS
#define Interrupt__SHIFT 2u
#define Interrupt__SIO_CFG CYREG_PRT12_SIO_CFG
#define Interrupt__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Interrupt__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Interrupt__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Interrupt__SLW CYREG_PRT12_SLW

/* pin_empty */
#define pin_empty__0__INTTYPE CYREG_PICU2_INTTYPE7
#define pin_empty__0__MASK 0x80u
#define pin_empty__0__PC CYREG_PRT2_PC7
#define pin_empty__0__PORT 2u
#define pin_empty__0__SHIFT 7u
#define pin_empty__AG CYREG_PRT2_AG
#define pin_empty__AMUX CYREG_PRT2_AMUX
#define pin_empty__BIE CYREG_PRT2_BIE
#define pin_empty__BIT_MASK CYREG_PRT2_BIT_MASK
#define pin_empty__BYP CYREG_PRT2_BYP
#define pin_empty__CTL CYREG_PRT2_CTL
#define pin_empty__DM0 CYREG_PRT2_DM0
#define pin_empty__DM1 CYREG_PRT2_DM1
#define pin_empty__DM2 CYREG_PRT2_DM2
#define pin_empty__DR CYREG_PRT2_DR
#define pin_empty__INP_DIS CYREG_PRT2_INP_DIS
#define pin_empty__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pin_empty__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pin_empty__LCD_EN CYREG_PRT2_LCD_EN
#define pin_empty__MASK 0x80u
#define pin_empty__PORT 2u
#define pin_empty__PRT CYREG_PRT2_PRT
#define pin_empty__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pin_empty__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pin_empty__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pin_empty__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pin_empty__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pin_empty__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pin_empty__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pin_empty__PS CYREG_PRT2_PS
#define pin_empty__SHIFT 7u
#define pin_empty__SLW CYREG_PRT2_SLW

/* PhotoDiode */
#define PhotoDiode__0__INTTYPE CYREG_PICU0_INTTYPE0
#define PhotoDiode__0__MASK 0x01u
#define PhotoDiode__0__PC CYREG_PRT0_PC0
#define PhotoDiode__0__PORT 0u
#define PhotoDiode__0__SHIFT 0u
#define PhotoDiode__AG CYREG_PRT0_AG
#define PhotoDiode__AMUX CYREG_PRT0_AMUX
#define PhotoDiode__BIE CYREG_PRT0_BIE
#define PhotoDiode__BIT_MASK CYREG_PRT0_BIT_MASK
#define PhotoDiode__BYP CYREG_PRT0_BYP
#define PhotoDiode__CTL CYREG_PRT0_CTL
#define PhotoDiode__DM0 CYREG_PRT0_DM0
#define PhotoDiode__DM1 CYREG_PRT0_DM1
#define PhotoDiode__DM2 CYREG_PRT0_DM2
#define PhotoDiode__DR CYREG_PRT0_DR
#define PhotoDiode__INP_DIS CYREG_PRT0_INP_DIS
#define PhotoDiode__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PhotoDiode__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PhotoDiode__LCD_EN CYREG_PRT0_LCD_EN
#define PhotoDiode__MASK 0x01u
#define PhotoDiode__PORT 0u
#define PhotoDiode__PRT CYREG_PRT0_PRT
#define PhotoDiode__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PhotoDiode__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PhotoDiode__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PhotoDiode__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PhotoDiode__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PhotoDiode__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PhotoDiode__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PhotoDiode__PS CYREG_PRT0_PS
#define PhotoDiode__SHIFT 0u
#define PhotoDiode__SLW CYREG_PRT0_SLW

/* Motor_Reg_1 */
#define Motor_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Motor_Reg_1_Sync_ctrl_reg__0__POS 0
#define Motor_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Motor_Reg_1_Sync_ctrl_reg__1__POS 1
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Motor_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Motor_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Motor_Reg_1_Sync_ctrl_reg__2__POS 2
#define Motor_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Motor_Reg_1_Sync_ctrl_reg__3__POS 3
#define Motor_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Motor_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Motor_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Motor_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Motor_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Motor_Reg_1_Sync_ctrl_reg__MASK 0x0Fu
#define Motor_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Motor_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Motor_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Motor_Reg_2 */
#define Motor_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Motor_Reg_2_Sync_ctrl_reg__0__POS 0
#define Motor_Reg_2_Sync_ctrl_reg__1__MASK 0x02u
#define Motor_Reg_2_Sync_ctrl_reg__1__POS 1
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Motor_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Motor_Reg_2_Sync_ctrl_reg__2__MASK 0x04u
#define Motor_Reg_2_Sync_ctrl_reg__2__POS 2
#define Motor_Reg_2_Sync_ctrl_reg__3__MASK 0x08u
#define Motor_Reg_2_Sync_ctrl_reg__3__POS 3
#define Motor_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Motor_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Motor_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Motor_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Motor_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Motor_Reg_2_Sync_ctrl_reg__MASK 0x0Fu
#define Motor_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Motor_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Motor_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Motor_Timer */
#define Motor_Timer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Motor_Timer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Motor_Timer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Motor_Timer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Motor_Timer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Motor_Timer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Motor_Timer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Motor_Timer_TimerHW__PER0 CYREG_TMR1_PER0
#define Motor_Timer_TimerHW__PER1 CYREG_TMR1_PER1
#define Motor_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Motor_Timer_TimerHW__PM_ACT_MSK 0x02u
#define Motor_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Motor_Timer_TimerHW__PM_STBY_MSK 0x02u
#define Motor_Timer_TimerHW__RT0 CYREG_TMR1_RT0
#define Motor_Timer_TimerHW__RT1 CYREG_TMR1_RT1
#define Motor_Timer_TimerHW__SR0 CYREG_TMR1_SR0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x02u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x05u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x20u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x20u

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* pin_enable_1 */
#define pin_enable_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define pin_enable_1__0__MASK 0x01u
#define pin_enable_1__0__PC CYREG_PRT2_PC0
#define pin_enable_1__0__PORT 2u
#define pin_enable_1__0__SHIFT 0u
#define pin_enable_1__AG CYREG_PRT2_AG
#define pin_enable_1__AMUX CYREG_PRT2_AMUX
#define pin_enable_1__BIE CYREG_PRT2_BIE
#define pin_enable_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define pin_enable_1__BYP CYREG_PRT2_BYP
#define pin_enable_1__CTL CYREG_PRT2_CTL
#define pin_enable_1__DM0 CYREG_PRT2_DM0
#define pin_enable_1__DM1 CYREG_PRT2_DM1
#define pin_enable_1__DM2 CYREG_PRT2_DM2
#define pin_enable_1__DR CYREG_PRT2_DR
#define pin_enable_1__INP_DIS CYREG_PRT2_INP_DIS
#define pin_enable_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pin_enable_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pin_enable_1__LCD_EN CYREG_PRT2_LCD_EN
#define pin_enable_1__MASK 0x01u
#define pin_enable_1__PORT 2u
#define pin_enable_1__PRT CYREG_PRT2_PRT
#define pin_enable_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pin_enable_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pin_enable_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pin_enable_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pin_enable_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pin_enable_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pin_enable_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pin_enable_1__PS CYREG_PRT2_PS
#define pin_enable_1__SHIFT 0u
#define pin_enable_1__SLW CYREG_PRT2_SLW

/* pin_enable_2 */
#define pin_enable_2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define pin_enable_2__0__MASK 0x02u
#define pin_enable_2__0__PC CYREG_PRT2_PC1
#define pin_enable_2__0__PORT 2u
#define pin_enable_2__0__SHIFT 1u
#define pin_enable_2__AG CYREG_PRT2_AG
#define pin_enable_2__AMUX CYREG_PRT2_AMUX
#define pin_enable_2__BIE CYREG_PRT2_BIE
#define pin_enable_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define pin_enable_2__BYP CYREG_PRT2_BYP
#define pin_enable_2__CTL CYREG_PRT2_CTL
#define pin_enable_2__DM0 CYREG_PRT2_DM0
#define pin_enable_2__DM1 CYREG_PRT2_DM1
#define pin_enable_2__DM2 CYREG_PRT2_DM2
#define pin_enable_2__DR CYREG_PRT2_DR
#define pin_enable_2__INP_DIS CYREG_PRT2_INP_DIS
#define pin_enable_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pin_enable_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pin_enable_2__LCD_EN CYREG_PRT2_LCD_EN
#define pin_enable_2__MASK 0x02u
#define pin_enable_2__PORT 2u
#define pin_enable_2__PRT CYREG_PRT2_PRT
#define pin_enable_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pin_enable_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pin_enable_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pin_enable_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pin_enable_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pin_enable_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pin_enable_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pin_enable_2__PS CYREG_PRT2_PS
#define pin_enable_2__SHIFT 1u
#define pin_enable_2__SLW CYREG_PRT2_SLW

/* pin_enable_3 */
#define pin_enable_3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define pin_enable_3__0__MASK 0x04u
#define pin_enable_3__0__PC CYREG_PRT2_PC2
#define pin_enable_3__0__PORT 2u
#define pin_enable_3__0__SHIFT 2u
#define pin_enable_3__AG CYREG_PRT2_AG
#define pin_enable_3__AMUX CYREG_PRT2_AMUX
#define pin_enable_3__BIE CYREG_PRT2_BIE
#define pin_enable_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define pin_enable_3__BYP CYREG_PRT2_BYP
#define pin_enable_3__CTL CYREG_PRT2_CTL
#define pin_enable_3__DM0 CYREG_PRT2_DM0
#define pin_enable_3__DM1 CYREG_PRT2_DM1
#define pin_enable_3__DM2 CYREG_PRT2_DM2
#define pin_enable_3__DR CYREG_PRT2_DR
#define pin_enable_3__INP_DIS CYREG_PRT2_INP_DIS
#define pin_enable_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pin_enable_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pin_enable_3__LCD_EN CYREG_PRT2_LCD_EN
#define pin_enable_3__MASK 0x04u
#define pin_enable_3__PORT 2u
#define pin_enable_3__PRT CYREG_PRT2_PRT
#define pin_enable_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pin_enable_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pin_enable_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pin_enable_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pin_enable_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pin_enable_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pin_enable_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pin_enable_3__PS CYREG_PRT2_PS
#define pin_enable_3__SHIFT 2u
#define pin_enable_3__SLW CYREG_PRT2_SLW

/* pin_enable_4 */
#define pin_enable_4__0__INTTYPE CYREG_PICU2_INTTYPE3
#define pin_enable_4__0__MASK 0x08u
#define pin_enable_4__0__PC CYREG_PRT2_PC3
#define pin_enable_4__0__PORT 2u
#define pin_enable_4__0__SHIFT 3u
#define pin_enable_4__AG CYREG_PRT2_AG
#define pin_enable_4__AMUX CYREG_PRT2_AMUX
#define pin_enable_4__BIE CYREG_PRT2_BIE
#define pin_enable_4__BIT_MASK CYREG_PRT2_BIT_MASK
#define pin_enable_4__BYP CYREG_PRT2_BYP
#define pin_enable_4__CTL CYREG_PRT2_CTL
#define pin_enable_4__DM0 CYREG_PRT2_DM0
#define pin_enable_4__DM1 CYREG_PRT2_DM1
#define pin_enable_4__DM2 CYREG_PRT2_DM2
#define pin_enable_4__DR CYREG_PRT2_DR
#define pin_enable_4__INP_DIS CYREG_PRT2_INP_DIS
#define pin_enable_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pin_enable_4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pin_enable_4__LCD_EN CYREG_PRT2_LCD_EN
#define pin_enable_4__MASK 0x08u
#define pin_enable_4__PORT 2u
#define pin_enable_4__PRT CYREG_PRT2_PRT
#define pin_enable_4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pin_enable_4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pin_enable_4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pin_enable_4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pin_enable_4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pin_enable_4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pin_enable_4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pin_enable_4__PS CYREG_PRT2_PS
#define pin_enable_4__SHIFT 3u
#define pin_enable_4__SLW CYREG_PRT2_SLW

/* pin_enable_5 */
#define pin_enable_5__0__INTTYPE CYREG_PICU1_INTTYPE4
#define pin_enable_5__0__MASK 0x10u
#define pin_enable_5__0__PC CYREG_PRT1_PC4
#define pin_enable_5__0__PORT 1u
#define pin_enable_5__0__SHIFT 4u
#define pin_enable_5__AG CYREG_PRT1_AG
#define pin_enable_5__AMUX CYREG_PRT1_AMUX
#define pin_enable_5__BIE CYREG_PRT1_BIE
#define pin_enable_5__BIT_MASK CYREG_PRT1_BIT_MASK
#define pin_enable_5__BYP CYREG_PRT1_BYP
#define pin_enable_5__CTL CYREG_PRT1_CTL
#define pin_enable_5__DM0 CYREG_PRT1_DM0
#define pin_enable_5__DM1 CYREG_PRT1_DM1
#define pin_enable_5__DM2 CYREG_PRT1_DM2
#define pin_enable_5__DR CYREG_PRT1_DR
#define pin_enable_5__INP_DIS CYREG_PRT1_INP_DIS
#define pin_enable_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pin_enable_5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pin_enable_5__LCD_EN CYREG_PRT1_LCD_EN
#define pin_enable_5__MASK 0x10u
#define pin_enable_5__PORT 1u
#define pin_enable_5__PRT CYREG_PRT1_PRT
#define pin_enable_5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pin_enable_5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pin_enable_5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pin_enable_5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pin_enable_5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pin_enable_5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pin_enable_5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pin_enable_5__PS CYREG_PRT1_PS
#define pin_enable_5__SHIFT 4u
#define pin_enable_5__SLW CYREG_PRT1_SLW

/* pin_enable_6 */
#define pin_enable_6__0__INTTYPE CYREG_PICU1_INTTYPE5
#define pin_enable_6__0__MASK 0x20u
#define pin_enable_6__0__PC CYREG_PRT1_PC5
#define pin_enable_6__0__PORT 1u
#define pin_enable_6__0__SHIFT 5u
#define pin_enable_6__AG CYREG_PRT1_AG
#define pin_enable_6__AMUX CYREG_PRT1_AMUX
#define pin_enable_6__BIE CYREG_PRT1_BIE
#define pin_enable_6__BIT_MASK CYREG_PRT1_BIT_MASK
#define pin_enable_6__BYP CYREG_PRT1_BYP
#define pin_enable_6__CTL CYREG_PRT1_CTL
#define pin_enable_6__DM0 CYREG_PRT1_DM0
#define pin_enable_6__DM1 CYREG_PRT1_DM1
#define pin_enable_6__DM2 CYREG_PRT1_DM2
#define pin_enable_6__DR CYREG_PRT1_DR
#define pin_enable_6__INP_DIS CYREG_PRT1_INP_DIS
#define pin_enable_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pin_enable_6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pin_enable_6__LCD_EN CYREG_PRT1_LCD_EN
#define pin_enable_6__MASK 0x20u
#define pin_enable_6__PORT 1u
#define pin_enable_6__PRT CYREG_PRT1_PRT
#define pin_enable_6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pin_enable_6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pin_enable_6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pin_enable_6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pin_enable_6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pin_enable_6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pin_enable_6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pin_enable_6__PS CYREG_PRT1_PS
#define pin_enable_6__SHIFT 5u
#define pin_enable_6__SLW CYREG_PRT1_SLW

/* pin_enable_7 */
#define pin_enable_7__0__INTTYPE CYREG_PICU1_INTTYPE6
#define pin_enable_7__0__MASK 0x40u
#define pin_enable_7__0__PC CYREG_PRT1_PC6
#define pin_enable_7__0__PORT 1u
#define pin_enable_7__0__SHIFT 6u
#define pin_enable_7__AG CYREG_PRT1_AG
#define pin_enable_7__AMUX CYREG_PRT1_AMUX
#define pin_enable_7__BIE CYREG_PRT1_BIE
#define pin_enable_7__BIT_MASK CYREG_PRT1_BIT_MASK
#define pin_enable_7__BYP CYREG_PRT1_BYP
#define pin_enable_7__CTL CYREG_PRT1_CTL
#define pin_enable_7__DM0 CYREG_PRT1_DM0
#define pin_enable_7__DM1 CYREG_PRT1_DM1
#define pin_enable_7__DM2 CYREG_PRT1_DM2
#define pin_enable_7__DR CYREG_PRT1_DR
#define pin_enable_7__INP_DIS CYREG_PRT1_INP_DIS
#define pin_enable_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pin_enable_7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pin_enable_7__LCD_EN CYREG_PRT1_LCD_EN
#define pin_enable_7__MASK 0x40u
#define pin_enable_7__PORT 1u
#define pin_enable_7__PRT CYREG_PRT1_PRT
#define pin_enable_7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pin_enable_7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pin_enable_7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pin_enable_7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pin_enable_7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pin_enable_7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pin_enable_7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pin_enable_7__PS CYREG_PRT1_PS
#define pin_enable_7__SHIFT 6u
#define pin_enable_7__SLW CYREG_PRT1_SLW

/* pin_enable_8 */
#define pin_enable_8__0__INTTYPE CYREG_PICU1_INTTYPE7
#define pin_enable_8__0__MASK 0x80u
#define pin_enable_8__0__PC CYREG_PRT1_PC7
#define pin_enable_8__0__PORT 1u
#define pin_enable_8__0__SHIFT 7u
#define pin_enable_8__AG CYREG_PRT1_AG
#define pin_enable_8__AMUX CYREG_PRT1_AMUX
#define pin_enable_8__BIE CYREG_PRT1_BIE
#define pin_enable_8__BIT_MASK CYREG_PRT1_BIT_MASK
#define pin_enable_8__BYP CYREG_PRT1_BYP
#define pin_enable_8__CTL CYREG_PRT1_CTL
#define pin_enable_8__DM0 CYREG_PRT1_DM0
#define pin_enable_8__DM1 CYREG_PRT1_DM1
#define pin_enable_8__DM2 CYREG_PRT1_DM2
#define pin_enable_8__DR CYREG_PRT1_DR
#define pin_enable_8__INP_DIS CYREG_PRT1_INP_DIS
#define pin_enable_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define pin_enable_8__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define pin_enable_8__LCD_EN CYREG_PRT1_LCD_EN
#define pin_enable_8__MASK 0x80u
#define pin_enable_8__PORT 1u
#define pin_enable_8__PRT CYREG_PRT1_PRT
#define pin_enable_8__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define pin_enable_8__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define pin_enable_8__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define pin_enable_8__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define pin_enable_8__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define pin_enable_8__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define pin_enable_8__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define pin_enable_8__PS CYREG_PRT1_PS
#define pin_enable_8__SHIFT 7u
#define pin_enable_8__SLW CYREG_PRT1_SLW

/* Sample_Hold_1 */
#define Sample_Hold_1_SC__BST CYREG_SC0_BST
#define Sample_Hold_1_SC__CLK CYREG_SC0_CLK
#define Sample_Hold_1_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_1_SC__CMPINV_MASK 0x01u
#define Sample_Hold_1_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_1_SC__CPTR_MASK 0x01u
#define Sample_Hold_1_SC__CR0 CYREG_SC0_CR0
#define Sample_Hold_1_SC__CR1 CYREG_SC0_CR1
#define Sample_Hold_1_SC__CR2 CYREG_SC0_CR2
#define Sample_Hold_1_SC__MSK CYREG_SC_MSK
#define Sample_Hold_1_SC__MSK_MASK 0x01u
#define Sample_Hold_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_1_SC__PM_ACT_MSK 0x01u
#define Sample_Hold_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_1_SC__PM_STBY_MSK 0x01u
#define Sample_Hold_1_SC__SR CYREG_SC_SR
#define Sample_Hold_1_SC__SR_MASK 0x01u
#define Sample_Hold_1_SC__SW0 CYREG_SC0_SW0
#define Sample_Hold_1_SC__SW10 CYREG_SC0_SW10
#define Sample_Hold_1_SC__SW2 CYREG_SC0_SW2
#define Sample_Hold_1_SC__SW3 CYREG_SC0_SW3
#define Sample_Hold_1_SC__SW4 CYREG_SC0_SW4
#define Sample_Hold_1_SC__SW6 CYREG_SC0_SW6
#define Sample_Hold_1_SC__SW7 CYREG_SC0_SW7
#define Sample_Hold_1_SC__SW8 CYREG_SC0_SW8
#define Sample_Hold_1_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_1_SC__WRK1_MASK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Bolddispenser_CoinMaster"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00020009u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
