{:input (genetic.crossover/dumb-crossover 784189371 (genetic.mutation/change-names-remove-clause 1642850464 (genetic.crossover/dumb-crossover 843307757 (genetic.representation/genetic-representation "examples/58089.483E472F.blif") (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif"))) (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire4_8, wire5_4);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire3_7;\n  wire \\wire3_:missing ;\n  input wire4_8;\n  wire wire4_8;\n  output wire5_4;\n  wire wire5_4;\n  wire \\wire7_:missing ;\n  wire \\wire:missing_2 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_2  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire7_:missing  = 2'h1 >> wire3_7;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire3_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_8  = wire4_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/3B77D822.v:3.1-24.10\" *)\nmodule postsynth(\\wire0_:missing , wire4_8, wire5_4);\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:8.8-8.23\" *)\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:9.9-9.16\" *)\n  input wire4_8;\n  wire wire4_8;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:11.10-11.17\" *)\n  output wire5_4;\n  wire wire5_4;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:14.8-14.23\" *)\n  wire \\wire:missing_2 ;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:15.8-15.23\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount6020635C/3B77D822.v:16.8-16.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire3_:missing  = 1'h1;\n  assign wire5_4 = 1'hx;\n  assign \\wire:missing_2  = 1'hx;\n  assign \\wire:missing_8  = wire4_8;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry/src/top.v'.\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] Copy '/tmp/fuzzmount6020635C/3B77D822.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry/src/3B77D822.v'.\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] Copy '/tmp/fuzzmount6020635C/3B77D822.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry/src/3B77D822.post.v'.\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: abc pdr\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] base: /tmp/fuzzmount6020635C/top.v:8: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] base: Warning: Wire presynth.\\wire5_4 is used but has no driver.\nSBY 12:56:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] base: finished (returncode=0)\nSBY 12:56:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:56:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] aig: Warning: Wire presynth.\\wire5_4 is used but has no driver.\nSBY 12:56:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] aig: finished (returncode=0)\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: Warning: The network has no constraints.\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: finished (returncode=0)\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] engine_0: Status returned by engine: FAIL\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry'.\nSBY 12:56:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6siflnry] DONE (FAIL, rc=2)\n", :err ""}}}