Function Classification
59
4.1.1
Threshold Function Classification
60
4.1.2
Boolean Function Classification
62
4.1.3
Linear Separability and Unateness
62
4.2
The Library of 2NCL Operators
65
4.3
2NCL Combinational Expression
65
4.3.1
The Two Roles of Boolean Equations
66
4.3.2
Combinational Synthesis
67
4.4
Example 1: Binary Plus Trinary to Quaternary Adder
68
4.5
Example 2: Logic Unit
69
4.6
Example 3: Minterm Construction
73
4.7
Example 4: A Binary Clipper
76
4.7.1
The Clipper Control Function
76
4.7.2
The Danger of Minimizing the Boolean
Output Equations
78
4.7.3
The Clipper Data Function
81
4.8
Example 5: A Code Detector
82
4.9
Completeness Sufficiency
82
4.10 Greater Combinational Composition
85
4.10.1
Composition of Combinational Expressions
86
4.10.2
The 2NCL Ripple Carry Adder
86
4.11 Directly Mapping Boolean Combinational Expressions
87
4.11.1
Mapping 2 Variable Boolean Functions
87
4.11.2
The Boolean NPN Classes and 2NCL Expressions
89
4.11.3
Mapping NPN Classes for Three-variable
Boolean Functions
91
4.12 Summary
92
4.13 Exercises
93
5. Cycle Granularity
95
5.1
Partitioning Combinational Expressions
96
5.1.1
Pipeline Partitioning the Combinational Expression
96
5.1.2
Variable Partitioning the Combinational Expression
98
5.2
Partitioning the Data Path
99
5.3
Two-dimensional Pipelining: Orthogonal Pipelining
Across a Data Path
100
CONTENTS
ix

5.4
2D Wavefront Behavior
103
5.4.1
Orthogonal Pipelining Direction
104
5.4.2
Wavefront Conflicts
104
5.4.3
Managing Wavefront Flow
105
5.4.4
Wavefront Slope Buffering
106
5.4.5
Function Structuring
107
5.5
2D Pipelined Operations
107
5.5.1
2D Pipelined Data Path Operations
107
5.5.2
2D Pipelined Control Operations
109
5.6
Summary
112
5.7
Exercises
112
6. Memory Elements
113
6.1
The Ring Register
113
6.2
Complex Function Registers
116
6.2.1
A Program Counter Register
116
6.2.2
A Counter Register
117
6.3
The Consume/Produce Register Structure
118
6.3.1
The Read Cycle
120
6.3.2
The Write Cycle
120
6.4
The Register File
122
6.4.1
A Concurrent Access Register File
123
6.4.2
2D Pipelined Register File
125
6.5
Delay Pipeline Memory
125
6.6
Delay Tower
125
6.7
FIFO Tower
126
6.8
Stack Tower
126
6.9
Wrapper for Standard Memory Modules
127
6.9.1
The Write Operation
127
6.9.2
The Read Operation
128
6.9.3
The Binary Conversions
128
6.9.4
2D Pipelined Memories
128
6.10 Exercises
129
7. State Machines
131
7.1
Basic State Machine Structure
131
7.1.1
State Sequencer
132
7.1.2
Monkey Get Banana
132
7.1.3
Code Detector
133
7.1.4
Stack Controller
137
7.2
Exercises
139
x
CONTENTS

8. Busses and Networks
141
8.1
The Bus
141
8.1.1
The Serial Bus Structure
141
8.1.2
The Crossbar
141
8.2
A Fan-out Steering Tree
147
8.3
Fan-in Steering Trees Do Not Work
148
8.4
Arbitrated Steering Structures
149
8.4.1
The MUTEX
149
8.4.2
The Arbiter
150
8.4.3
An Arbitrated 2 to 1 Fan-in
151
8.4.4
Arbiter Simulation
152
8.4.5
Arbiter Timing Issues
156
8.5
Concurrent Crossbar Network
