grammar rs.demsys.vhdl.Vhdl hidden(WS, COMMENT) 

import "http://www.eclipse.org/emf/2002/Ecore" as ecore
generate vhdl "http://www.demsys.rs/vhdl/Vhdl"

DesignFile : 
	(ContextItems+=ContextItem)*
	LibraryUnits+=LibraryUnit*
	;
UseClause
  : //'use' importedNamespace+=VhdlName ( ',' importedNamespace+=VhdlName )* ';'
  'use' (lib=Library) '.' importedNamespace = QualifiedNameWithWildcard ';'
  ;

Library:
	custom_lib=[LibraryClause]
	| builtin_lib=BuiltinLibs
;

LibraryClause
  : /* 'library' library_names+=IDENTIFIER (',' library_names+=IDENTIFIER)* ';' */
  	'library' name=ID ';'
  ;
  
enum BuiltinLibs:
	WORK='work'
;

ContextItem
  : LibraryClause
  | UseClause
  ;

LibraryUnit
  : PrimaryUnit
  	| SecondaryUnit
//  | primary_unit
  ;
  
PrimaryUnit:
	Entity
	;
	
Entity
  : "entity" name=ID "is" 
  	//(port_clause=port_clause)?
  	
	"port" '(' 
	  	interface_declaration+=SignalPort ( ';' interface_declaration+=SignalPort)* 
	  	')' ';'
  	
  	//(generic_clause)?
  	
    //entity_declarative_part
    //( BEGIN entity_statement_part )?
    "end" ( "entity" )? ID? ';'
  ;

SignalPort
  : ( "signal" )? name=ID ':' ( mode=Mode )? subtype_indication=SubtypeIndication
    ( "bus" )? ( ':=' val=Expression )?
  ;

enum Mode
  : IN="in"
  | OUT="out"
  | INPUT="inout"
  | BUFFER="buffer"
  | LINKAGE="linkage"
  ;
  
enum BuiltinTypes returns EString:
    STD_LOGIC="std_logic"
    | STD_LOGIC_VECTOR="std_logic_vector"
    | INTEGER="integer"
    | NATURAL="natural"
    | UNSIGNED="unsigned"
;


SubtypeIndication
  : (custom_type=[Type]
  	| builtin_type=BuiltinTypes)
  	(constraint=constraint)?
  ;
 
Type:
	(
			('subtype' name=ID 'is' subtypeIndication=SubtypeIndication)
		|	('type' name=ID )
		
	) ';'
;

constraint
  : range_constraint
  | index_constraint
  ;


enum Direction
  : To='to'
  | Downto='downto'
  ;


range
  : //from=Expression dir=Direction to=Expression
  	from=NUMBER dir=Direction to=NUMBER
  ;

range_constraint
  : 'range' range
  ;
  
index_constraint
  : '(' discrete_ranges+=discrete_range ( ',' discrete_ranges+=discrete_range )* ')'
  ;

discrete_range
  : range
  | SubtypeIndication
  ;

 
SecondaryUnit:
	Architecture
;

Architecture
  : 'architecture' name=ID 'of' entity=[Entity|ID] 'is'
    	blockDeclarativeItems+=BlockDeclarativeItem*
    'begin'
    	architectureStatements+=ArchitectureStatement*
    'end' ( 'architecture' )? ( post_name=ID )? ';'
  ;
  
ArchitectureStatement
  : process_statement
    | concurrent_signal_assignment_statement
    | ComponentInstantiation
  ;
  
ComponentInstantiation:
	name=ID ':' unit=InstantiatedUnit
	(port_map = PortMap)?
;

PortMap:
	'port' 'map' '('
		association+=PortMapAssociation (',' association+=PortMapAssociation)*
	')'
;

PortMapAssociation:
	formal=[SignalPort] '<=' actual=[SignalPort]
;

InstantiatedUnit:
	'entity' name=QualifiedName ('(' arch=ID ')')?
;

process_declarative_item:
   Type
  ;

process_declarative_part
  : ( process_declarative_item+=process_declarative_item )*
  ;

process_statement
  : ( name=ID ':' )? ( "postponed" )? => "process"
  	( '(' sensitivity+=Target (',' sensitivity+=Target)* ')')?
    process_declarative_part=process_declarative_part
    "begin"
    process_statement+=SequentialStatement*
    "end" ( "postponed" )? "process" /*( name=IDENTIFIER )?*/ ";"
  ;

SequentialStatement:
	IfStatement
	| CaseStatement
	| LoopStatement
	| SignalAssignmentStatement
;

LoopVariable:
	name=ID
;

LoopStatement
  : 'for' var=LoopVariable 'in' range=discrete_range
    'loop'
    statements+=SequentialStatement* 
    'end' 'loop' ID? ';'
  ;

IfStatement:
	"if" condition+=Expression "then"
    statements+=SequentialStatement*
    ( "elsif" condition+=Expression "then" statements+=SequentialStatement*)* 
    ( "else" statements+=SequentialStatement*)?
    "end" "if" ';'
;

CaseStatement: 
	"case" exp=Expression "is"
    alternative+=CaseStatementAlternative+
    "end" "case" ';'
  ;

CaseStatementAlternative: 
	"when" choice+=Choice ('|' choice +=Choice)* 
	'=>' statements+=SequentialStatement*
  ;

Choice:
	Expression
//  | discrete_range
    | "others"
  ;

SignalAssignmentStatement:
	target=Target "<=" waveform=waveform ';'
;

concurrent_signal_assignment_statement
  : ( name=ID ':')? ( "postponed" )?
    ( conditional_signal_assignment=conditional_signal_assignment 
    	//| selected_signal_assignment
    )
  ;
  

condition
  : Expression
  ;
  
/* 
condition_clause
  : UNTIL condition
  ;
*/

conditional_signal_assignment
  : target=Target "<=" /*opts*/ waveform=waveform (conditional_waveforms=conditional_waveform_condition)? ";"
  ;

conditional_waveform_condition:
	"when" 
    	condition=condition
    (else_part=conditional_waveform_alternative)?
;

conditional_waveform_alternative:
	"else"
		waveform=waveform
	(when_part=conditional_waveform_condition)?
;
  
waveform
  :
  	{waveform}
  	(waveform_element+=waveform_element ( "," waveform_element+=waveform_element )*
  | "unaffected")
  ;


waveform_element
  : val=Expression ( "after" time=Expression )?
  ;


BlockDeclarativeItem  : 
  	 Type
    | Signal
    | UseClause
    | Constant
  ;
  
Signal
  : 'signal' name=ID ':'
    subtypeIndication=SubtypeIndication ( ':=' val=Expression )? ';'
  ;
  
Constant:
  'constant' name=ID ':'
    subtypeIndication=SubtypeIndication ':=' val=Expression ';'
;



/*
Import:
	'import' importedNamespace=ImportName;

ImportName:
	ID ('.' '*')?;

Statement:
	Definition | Evaluation;

Definition:
	'def' name=ID ('(' args+=DeclaredParameter (',' args+=DeclaredParameter)* ')')?
	':' expr=Expression ';';

DeclaredParameter:
	name=ID;

AbstractDefinition:
	Definition | DeclaredParameter;

Evaluation:
	expression=Expression ';';
*/

ExpressionVariable:
	Signal | SignalPort | LoopVariable | Constant
;

Target:
	name=[ExpressionVariable] (slice=TargetSlice | attribute=TargetAttribute) ?
;

TargetSlice:
	'(' slice=Expression ')'
;

TargetAttribute hidden():
	APOSTROPHE property=ID
;

APOSTROPHE hidden(WS, COMMENT):
	APOSTROPHE_CHAR
;

Expression:
	Comparison;

Comparison returns Expression:
	LogicalOperation (
		(
			  {Equal.left=current} '=' 
			| {Greater.left=current} '>'
			| {Less.left=current} '<'
			| {GreaterEq.left=current} '>='
			| {LessEq.left=current} '<='
			| {Inequal.left=current} '/='
		) 
		right=LogicalOperation
	)*
;

LogicalOperation returns Expression:
	Addition (
		(
			  {And.left=current} 'and' 
			| {Or.left=current} 'or'
			| {Nand.left=current} 'nand'
			| {Nor.left=current} 'nor'
			| {Xor.left=current} 'xor'
			| {Xnor.left=current} 'xnor'
		) 
		right=Addition
	)*
;

Addition returns Expression:
	Multiplication (({Plus.left=current} '+' | {Minus.left=current} '-') right=Multiplication)*;

Multiplication returns Expression:
	PrimaryExpression (({Multi.left=current} '*' | {Div.left=current} '/') right=PrimaryExpression)*;

PrimaryExpression returns Expression:
	'(' Expression ')' |
	{Literal} value=NUMBER |
	{StringLiteral} value=STRING_LITERAL |
	{CharacterLiteral} value=CHARACTER_LITERAL |
	{All} value='all' |
	{ExpressionVariable} value=Target
//	{Slicing} sig=[ExpressionVariable] ('(' slice=Expression ')')?
	//{FunctionCall} func=[AbstractDefinition] ('(' args+=Expression (',' args+=Expression)* ')')?
	;
	
QualifiedNameWithWildcard:
    QualifiedName '.all'?
;

QualifiedName:
	ID ('.' ID)*
; 

terminal STRING_LITERAL
  : ('x'|'b'|'o') '"' (!('"'|'\n'|'\r') | '""')* '"'
  ;
  
CHARACTER_LITERAL hidden(): 
	APOSTROPHE_CHAR DIGIT APOSTROPHE_CHAR
   ;

NUMBER returns ecore::EBigDecimal:
	DIGIT* ('.' DIGIT+)?;

terminal APOSTROPHE_CHAR:
	"'"
;

terminal DIGIT:
	('0'..'9')
; 

terminal COMMENT 	: '--' !('\n'|'\r')* ('\r'? '\n')?;

terminal ID: 
	('a'..'z' | 'A'..'Z') ( 'a'..'z' | 'A'..'Z' | '0'..'9' | '_' )*
  ;
  
terminal WS			: (' '|'\t'|'\r'|'\n')+;
