Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri May 17 16:04:09 2024
| Host         : LAPTOP-4DC9UOE4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file kria_top_wrapper_methodology_drc_routed.rpt -pb kria_top_wrapper_methodology_drc_routed.pb -rpx kria_top_wrapper_methodology_drc_routed.rpx
| Design       : kria_top_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 113
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 3          |
| TIMING-20 | Warning  | Non-clocked latch              | 109        |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/bram_mode_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/bram_mode_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clr_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/load_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/load_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/valid_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/clr_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/inc_block_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/inc_block_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/inc_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/valid_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/clr_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/inc_read_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/inc_read_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/inc_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/vld_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/vld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/clr_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/valid_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/clr_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/inc_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/valid_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/clr_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/inc_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/valid_reg cannot be properly analyzed as its control pin kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[0] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[10] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[11] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[12] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[13] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[14] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[15] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[16] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[17] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[18] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[19] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[1] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[20] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[21] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[22] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[23] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[24] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[25] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[26] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[27] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[28] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[29] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[2] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[30] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[31] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[3] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[4] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[5] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[6] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[7] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[8] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/dct_count_reg[9] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/dct_count_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[0] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[10] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[11] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[12] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[13] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[14] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[15] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[16] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[17] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[18] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[19] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[1] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[20] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[21] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[22] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[23] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[24] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[25] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[26] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[27] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[28] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[29] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[2] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[30] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[31] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[3] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[4] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[5] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[6] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[7] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[8] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch kria_top_i/register_bank_0/inst/sgp_count_reg[9] cannot be properly analyzed as its control pin kria_top_i/register_bank_0/inst/sgp_count_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/complete_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/complete_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clr_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/clr_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/clr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[0] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[1] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[2] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[3] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[4] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[5] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[6] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[7] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/valid_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/valid_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[0] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[1] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[2] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[3] cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/valid_reg cannot be properly analyzed as its control pin kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/valid_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 109 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


