Analysis & Synthesis report for Minilab0
Mon Feb  9 10:38:06 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component
 17. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated
 18. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 19. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 20. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram
 21. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 22. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 23. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 24. Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
 25. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component
 26. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated
 27. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 28. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 29. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram
 30. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 31. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 32. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 33. Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
 34. Parameter Settings for User Entity Instance: Top-level Entity: |Minilab0
 35. Parameter Settings for User Entity Instance: FIFO:fifo_gen[0].input_fifo
 36. Parameter Settings for User Entity Instance: FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component
 37. Parameter Settings for User Entity Instance: FIFO:fifo_gen[1].input_fifo
 38. Parameter Settings for User Entity Instance: FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component
 39. Parameter Settings for User Entity Instance: MAC:mac
 40. Parameter Settings for User Entity Instance: MAC:mac|Mult:mult|lpm_mult:lpm_mult_component
 41. Parameter Settings for User Entity Instance: MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component
 42. dcfifo Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "MAC:mac|Adder:add"
 45. Port Connectivity Checks: "MAC:mac"
 46. Port Connectivity Checks: "FIFO:fifo_gen[1].input_fifo"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Feb  9 10:38:06 2026           ;
; Quartus Prime Version           ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                   ; Minilab0                                        ;
; Top-level Entity Name           ; Minilab0                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 116                                             ;
; Total pins                      ; 70                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 128                                             ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Minilab0           ; Minilab0           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; Minilab0.v                       ; yes             ; User Verilog HDL File        ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v                ;         ;
; mac.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv                    ;         ;
; fifo.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv                   ;         ;
; Mult.v                           ; yes             ; User Wizard-Generated File   ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Mult.v                    ;         ;
; Adder.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Adder.v                   ;         ;
; FIFO_ip.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_ip.v                 ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf                                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.inc                                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_graycounter.inc                                   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_fefifo.inc                                        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/dffpipe.inc                                         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_compare.inc                                     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                 ;         ;
; aglobal251.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/aglobal251.inc                                      ;         ;
; db/dcfifo_g0q1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf        ;         ;
; db/a_graycounter_au6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/a_graycounter_au6.tdf  ;         ;
; db/a_graycounter_6cc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/a_graycounter_6cc.tdf  ;         ;
; db/altsyncram_u2d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_u2d1.tdf    ;         ;
; db/alt_synch_pipe_rnl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_rnl.tdf ;         ;
; db/dffpipe_cd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dffpipe_cd9.tdf        ;         ;
; db/alt_synch_pipe_snl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_snl.tdf ;         ;
; db/dffpipe_dd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dffpipe_dd9.tdf        ;         ;
; db/cmpr_su5.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_su5.tdf           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/multcore.inc                                        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/bypassff.inc                                        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altshift.inc                                        ;         ;
; db/mult_e5n.v                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/mult_e5n.v             ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                     ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/addcore.inc                                         ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/look_add.inc                                        ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                             ;         ;
; db/add_sub_uih.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/add_sub_uih.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 99             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 174            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 10             ;
;     -- 5 input functions                    ; 11             ;
;     -- 4 input functions                    ; 91             ;
;     -- <=3 input functions                  ; 62             ;
;                                             ;                ;
; Dedicated logic registers                   ; 116            ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 128            ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 132            ;
; Total fan-out                               ; 1325           ;
; Average fan-out                             ; 2.96           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Minilab0                                    ; 174 (104)           ; 116 (16)                  ; 128               ; 1          ; 70   ; 0            ; |Minilab0                                                                                                                                                   ; Minilab0           ; work         ;
;    |FIFO:fifo_gen[0].input_fifo|             ; 22 (0)              ; 38 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo                                                                                                                       ; FIFO               ; work         ;
;       |FIFO_ip:FIFO_inst|                    ; 22 (0)              ; 38 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst                                                                                                     ; FIFO_ip            ; work         ;
;          |dcfifo:dcfifo_component|           ; 22 (0)              ; 38 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_g0q1:auto_generated|     ; 22 (5)              ; 38 (12)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated                                                  ; dcfifo_g0q1        ; work         ;
;                |a_graycounter_6cc:wrptr_g1p| ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                      ; a_graycounter_6cc  ; work         ;
;                |a_graycounter_au6:rdptr_g1p| ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p                      ; a_graycounter_au6  ; work         ;
;                |alt_synch_pipe_rnl:rs_dgwp|  ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                       ; alt_synch_pipe_rnl ; work         ;
;                   |dffpipe_cd9:dffpipe10|    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ; dffpipe_cd9        ; work         ;
;                |alt_synch_pipe_snl:ws_dgrp|  ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp                       ; alt_synch_pipe_snl ; work         ;
;                   |dffpipe_dd9:dffpipe13|    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ; dffpipe_dd9        ; work         ;
;                |altsyncram_u2d1:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram                         ; altsyncram_u2d1    ; work         ;
;                |cmpr_su5:rdempty_eq_comp|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|cmpr_su5:rdempty_eq_comp                         ; cmpr_su5           ; work         ;
;                |cmpr_su5:wrfull_eq_comp|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|cmpr_su5:wrfull_eq_comp                          ; cmpr_su5           ; work         ;
;    |FIFO:fifo_gen[1].input_fifo|             ; 24 (0)              ; 38 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo                                                                                                                       ; FIFO               ; work         ;
;       |FIFO_ip:FIFO_inst|                    ; 24 (0)              ; 38 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst                                                                                                     ; FIFO_ip            ; work         ;
;          |dcfifo:dcfifo_component|           ; 24 (0)              ; 38 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_g0q1:auto_generated|     ; 24 (6)              ; 38 (12)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated                                                  ; dcfifo_g0q1        ; work         ;
;                |a_graycounter_6cc:wrptr_g1p| ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                      ; a_graycounter_6cc  ; work         ;
;                |a_graycounter_au6:rdptr_g1p| ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p                      ; a_graycounter_au6  ; work         ;
;                |alt_synch_pipe_rnl:rs_dgwp|  ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                       ; alt_synch_pipe_rnl ; work         ;
;                   |dffpipe_cd9:dffpipe10|    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ; dffpipe_cd9        ; work         ;
;                |alt_synch_pipe_snl:ws_dgrp|  ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp                       ; alt_synch_pipe_snl ; work         ;
;                   |dffpipe_dd9:dffpipe13|    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ; dffpipe_dd9        ; work         ;
;                |altsyncram_u2d1:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram                         ; altsyncram_u2d1    ; work         ;
;                |cmpr_su5:rdempty_eq_comp|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|cmpr_su5:rdempty_eq_comp                         ; cmpr_su5           ; work         ;
;                |cmpr_su5:wrfull_eq_comp|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|cmpr_su5:wrfull_eq_comp                          ; cmpr_su5           ; work         ;
;    |MAC:mac|                                 ; 24 (0)              ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|MAC:mac                                                                                                                                           ; MAC                ; work         ;
;       |Adder:add|                            ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|MAC:mac|Adder:add                                                                                                                                 ; Adder              ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component                                                                                               ; lpm_add_sub        ; work         ;
;             |add_sub_uih:auto_generated|     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                    ; add_sub_uih        ; work         ;
;       |Mult:mult|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|MAC:mac|Mult:mult                                                                                                                                 ; Mult               ; work         ;
;          |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|MAC:mac|Mult:mult|lpm_mult:lpm_mult_component                                                                                                     ; lpm_mult           ; work         ;
;             |mult_e5n:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|MAC:mac|Mult:mult|lpm_mult:lpm_mult_component|mult_e5n:auto_generated                                                                             ; mult_e5n           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 25.1    ; N/A          ; N/A          ; |Minilab0|FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst ; FIFO_ip.v       ;
; Altera ; FIFO         ; 25.1    ; N/A          ; N/A          ; |Minilab0|FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst ; FIFO_ip.v       ;
; Altera ; LPM_ADD_SUB  ; 25.1    ; N/A          ; N/A          ; |Minilab0|MAC:mac|Adder:add                             ; Adder.v         ;
; Altera ; LPM_MULT     ; 25.1    ; N/A          ; N/A          ; |Minilab0|MAC:mac|Mult:mult                             ; Mult.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 32                                                                                                                    ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------+
; Registers Removed During Synthesis                               ;
+---------------------------------------+--------------------------+
; Register name                         ; Reason for Removal       ;
+---------------------------------------+--------------------------+
; datain[1][1]                          ; Merged with datain[0][0] ;
; Total Number of Removed Registers = 1 ;                          ;
+---------------------------------------+--------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 116   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 116   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter7a0 ; 6       ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter7a0 ; 6       ;
; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter5a0 ; 7       ;
; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter5a0 ; 7       ;
; Total number of inverted registers = 4                                                                                                  ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab0|state[1]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Minilab0 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_gen[0].input_fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                  ;
; DATA_WIDTH     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_g0q1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_gen[1].input_fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                  ;
; DATA_WIDTH     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_g0q1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:mac ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:mac|Mult:mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-------------------------------+
; Parameter Name                                 ; Value     ; Type                          ;
+------------------------------------------------+-----------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                ;
; LPM_WIDTHR                                     ; 0         ; Untyped                       ;
; LPM_WIDTHS                                     ; 1         ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                       ;
; LPM_PIPELINE                                   ; 0         ; Untyped                       ;
; LATENCY                                        ; 0         ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                       ;
; USE_EAB                                        ; OFF       ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_e5n  ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                       ;
+------------------------------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                   ;
; STYLE                  ; FAST        ; Untyped                                                   ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                     ;
; Entity Instance            ; FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 8                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; FIFO:fifo_gen[1].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 8                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 1                                             ;
; Entity Instance                       ; MAC:mac|Mult:mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                             ;
;     -- LPM_WIDTHB                     ; 8                                             ;
;     -- LPM_WIDTHP                     ; 16                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAC:mac|Adder:add"                                                                                                                                ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "dataa[23..16]" will be connected to GND. ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "MAC:mac"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; Clr  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifo_gen[1].input_fifo" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; i_data[0] ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 116                         ;
;     CLR               ; 58                          ;
;     ENA CLR           ; 58                          ;
; arriav_lcell_comb     ; 174                         ;
;     arith             ; 37                          ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 18                          ;
;     normal            ; 137                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 91                          ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 10                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 70                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Mon Feb  9 10:37:53 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file minilab0.v
    Info (12023): Found entity 1: Minilab0 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: MAC File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: Mult File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Mult.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Adder.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo_ip.v
    Info (12023): Found entity 1: FIFO_ip File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_ip.v Line: 40
Info (12127): Elaborating entity "Minilab0" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Minilab0.v(64): object "result" assigned a value but never read File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 64
Warning (10230): Verilog HDL assignment warning at Minilab0.v(139): truncated value with size 32 to match size of target (8) File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 139
Warning (10230): Verilog HDL assignment warning at Minilab0.v(140): truncated value with size 32 to match size of target (8) File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 140
Warning (10240): Verilog HDL Always Construct warning at Minilab0.v(123): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 123
Info (10041): Inferred latch for "datain[1][0]" at Minilab0.v(123) File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 123
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo_gen[0].input_fifo" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 93
Info (12128): Elaborating entity "FIFO_ip" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 36
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_ip.v Line: 89
Info (12130): Elaborated megafunction instantiation "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_ip.v Line: 89
Info (12133): Instantiated megafunction "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_ip.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_g0q1.tdf
    Info (12023): Found entity 1: dcfifo_g0q1 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_g0q1" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated" File: c:/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf
    Info (12023): Found entity 1: a_graycounter_au6 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/a_graycounter_au6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_au6" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_au6:rdptr_g1p" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf
    Info (12023): Found entity 1: a_graycounter_6cc File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/a_graycounter_6cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6cc" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|a_graycounter_6cc:wrptr_g1p" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf
    Info (12023): Found entity 1: altsyncram_u2d1 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_u2d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u2d1" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|altsyncram_u2d1:fifo_ram" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_su5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "FIFO:fifo_gen[0].input_fifo|FIFO_ip:FIFO_inst|dcfifo:dcfifo_component|dcfifo_g0q1:auto_generated|cmpr_su5:rdempty_eq_comp" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_g0q1.tdf Line: 61
Info (12128): Elaborating entity "MAC" for hierarchy "MAC:mac" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 109
Info (12128): Elaborating entity "Mult" for hierarchy "MAC:mac|Mult:mult" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv Line: 30
Info (12128): Elaborating entity "lpm_mult" for hierarchy "MAC:mac|Mult:mult|lpm_mult:lpm_mult_component" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Mult.v Line: 60
Info (12130): Elaborated megafunction instantiation "MAC:mac|Mult:mult|lpm_mult:lpm_mult_component" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Mult.v Line: 60
Info (12133): Instantiated megafunction "MAC:mac|Mult:mult|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Mult.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e5n.v
    Info (12023): Found entity 1: mult_e5n File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/mult_e5n.v Line: 29
Info (12128): Elaborating entity "mult_e5n" for hierarchy "MAC:mac|Mult:mult|lpm_mult:lpm_mult_component|mult_e5n:auto_generated" File: c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "Adder" for hierarchy "MAC:mac|Adder:add" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv Line: 31
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Adder.v Line: 66
Info (12130): Elaborated megafunction instantiation "MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Adder.v Line: 66
Info (12133): Instantiated megafunction "MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Adder.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf
    Info (12023): Found entity 1: add_sub_uih File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/add_sub_uih.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uih" for hierarchy "MAC:mac|Adder:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated" File: c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 27
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 27
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 27
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v Line: 31
Info (21057): Implemented 313 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 226 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Mon Feb  9 10:38:06 2026
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:29


