library ieee ;
use ieee . std_logic_1164 .all;

entity CLK_Div is
    port (clk_in  : in  std_logic ;
          clk_out : out std_logic );
end CLK_Div;

architecture ckt of CLK_Div is
    signal ax : std_logic ;
    signal co : integer ;
    

begin
    
    process (clk_in)
        variable cnt : integer range 0 to 1350 := 0;
        begin
            ax <= '0';
            if (rising_edge(clk_in)) then
                if (cnt =1350) then
                    cnt :=0;
                    ax <= not ax ;  
                else
                    cnt := cnt + 1;
                end if;
                co <= cnt;
            end if;
    end process ;
    clk_out <= ax ;
end ckt ;