[2025-09-18 04:20:57] START suite=qualcomm_srv trace=srv598_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv598_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2821454 heartbeat IPC: 3.544 cumulative IPC: 3.544 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5299377 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5299377 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5299378 heartbeat IPC: 4.036 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15388538 heartbeat IPC: 0.9912 cumulative IPC: 0.9912 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 25886023 heartbeat IPC: 0.9526 cumulative IPC: 0.9715 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 35825927 heartbeat IPC: 1.006 cumulative IPC: 0.9828 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 46319710 heartbeat IPC: 0.9529 cumulative IPC: 0.9751 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 56649563 heartbeat IPC: 0.9681 cumulative IPC: 0.9737 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 67476495 heartbeat IPC: 0.9236 cumulative IPC: 0.965 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 77280898 heartbeat IPC: 1.02 cumulative IPC: 0.9725 (Simulation time: 00 hr 10 min 19 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 87649171 heartbeat IPC: 0.9645 cumulative IPC: 0.9715 (Simulation time: 00 hr 11 min 39 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv598_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 97867414 heartbeat IPC: 0.9786 cumulative IPC: 0.9723 (Simulation time: 00 hr 12 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 102903481 cumulative IPC: 0.9718 (Simulation time: 00 hr 14 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 102903481 cumulative IPC: 0.9718 (Simulation time: 00 hr 14 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv598_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9718 instructions: 100000000 cycles: 102903481
CPU 0 Branch Prediction Accuracy: 93.66% MPKI: 11.35 Average ROB Occupancy at Mispredict: 40.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1819
BRANCH_INDIRECT: 0.287
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 0.3486
BRANCH_INDIRECT_CALL: 0.2206
BRANCH_RETURN: 0.3139


====Backend Stall Breakdown====
ROB_STALL: 1556322
LQ_STALL: 0
SQ_STALL: 333357


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 227.18282
REPLAY_LOAD: 73.62544
NON_REPLAY_LOAD: 15.886144

== Total ==
ADDR_TRANS: 555462
REPLAY_LOAD: 250621
NON_REPLAY_LOAD: 750239

== Counts ==
ADDR_TRANS: 2445
REPLAY_LOAD: 3404
NON_REPLAY_LOAD: 47226

cpu0->cpu0_STLB TOTAL        ACCESS:    1583477 HIT:    1414038 MISS:     169439 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1583477 HIT:    1414038 MISS:     169439 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4836091 HIT:    2832318 MISS:    2003773 MSHR_MERGE:       9321
cpu0->cpu0_L2C LOAD         ACCESS:    3674231 HIT:    2123660 MISS:    1550571 MSHR_MERGE:         91
cpu0->cpu0_L2C RFO          ACCESS:     175543 HIT:      83453 MISS:      92090 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     100402 HIT:      43813 MISS:      56589 MSHR_MERGE:       9230
cpu0->cpu0_L2C WRITE        ACCESS:     533282 HIT:     530962 MISS:       2320 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     352633 HIT:      50430 MISS:     302203 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      51056 ISSUED:      51056 USEFUL:      13254 USELESS:       9493
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13921595 HIT:   10356737 MISS:    3564858 MSHR_MERGE:     988999
cpu0->cpu0_L1I LOAD         ACCESS:   13921595 HIT:   10356737 MISS:    3564858 MSHR_MERGE:     988999
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.84 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25188424 HIT:   22896993 MISS:    2291431 MSHR_MERGE:     615496
cpu0->cpu0_L1D LOAD         ACCESS:   14578494 HIT:   13126422 MISS:    1452072 MSHR_MERGE:     353697
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     198228 HIT:     140436 MISS:      57792 MSHR_MERGE:       8439
cpu0->cpu0_L1D WRITE        ACCESS:   10022188 HIT:    9596347 MISS:     425841 MSHR_MERGE:     250267
cpu0->cpu0_L1D TRANSLATION  ACCESS:     389514 HIT:      33788 MISS:     355726 MSHR_MERGE:       3093
cpu0->cpu0_L1D PREFETCH REQUESTED:     221987 ISSUED:     198228 USEFUL:      24660 USELESS:      24132
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11299615 HIT:   10518032 MISS:     781583 MSHR_MERGE:     410512
cpu0->cpu0_ITLB LOAD         ACCESS:   11299615 HIT:   10518032 MISS:     781583 MSHR_MERGE:     410512
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 21.43 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23478514 HIT:   21859293 MISS:    1619221 MSHR_MERGE:     406815
cpu0->cpu0_DTLB LOAD         ACCESS:   23478514 HIT:   21859293 MISS:    1619221 MSHR_MERGE:     406815
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.34 cycles
cpu0->LLC TOTAL        ACCESS:    2286751 HIT:    2061793 MISS:     224958 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1550479 HIT:    1417203 MISS:     133276 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92088 HIT:      69016 MISS:      23072 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47359 HIT:      23948 MISS:      23411 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294622 HIT:     294345 MISS:        277 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     302203 HIT:     257281 MISS:      44922 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.21 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5327
  ROW_BUFFER_MISS:     219354
  AVG DBUS CONGESTED CYCLE: 7.21
Channel 0 WQ ROW_BUFFER_HIT:      17563
  ROW_BUFFER_MISS:      94197
  FULL:          0
Channel 0 REFRESHES ISSUED:       8575

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       902391       257256       148292         6735
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          574         7848        40010         8262
  STLB miss resolved @ L2C                0         1234        14577        39365         4254
  STLB miss resolved @ LLC                0          944        29534       133981        15665
  STLB miss resolved @ MEM                0          175         4556        22257        24386

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              91720        17057       339361       126246         2476
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          118         2646        13838          883
  STLB miss resolved @ L2C                0          108         4536        12203          277
  STLB miss resolved @ LLC                0          218        13636        90824         1701
  STLB miss resolved @ MEM                0           35         2076        10511         3540
[2025-09-18 04:35:12] END   suite=qualcomm_srv trace=srv598_ap (rc=0)
