###############################################################
#  Generated by:      Cadence Innovus 20.11-s130_1
#  OS:                Linux x86_64(Host ID racs11)
#  Generated on:      Wed Nov 15 11:20:06 2023
#  Design:            top
#  Command:           defOut -floorplan -netlist -routing top.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 4.9400 ;
    DESIGN FE_CORE_BOX_UR_X REAL 11.9700 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 5.0400 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 10.9200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 33820 31920 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 9880 10080 FS DO 37 BY 1 STEP 380 0
 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 9880 12880 N DO 37 BY 1 STEP 380 0
 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 9880 15680 FS DO 37 BY 1 STEP 380 0
 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 9880 18480 N DO 37 BY 1 STEP 380 0
 ;

TRACKS Y 3820 DO 9 STEP 3200 LAYER metal10 ;
TRACKS X 3350 DO 10 STEP 3360 LAYER metal10 ;
TRACKS X 1670 DO 20 STEP 1680 LAYER metal9 ;
TRACKS Y 3820 DO 9 STEP 3200 LAYER metal9 ;
TRACKS Y 1820 DO 18 STEP 1680 LAYER metal8 ;
TRACKS X 1670 DO 20 STEP 1680 LAYER metal8 ;
TRACKS X 550 DO 60 STEP 560 LAYER metal7 ;
TRACKS Y 1820 DO 18 STEP 1680 LAYER metal7 ;
TRACKS Y 700 DO 56 STEP 560 LAYER metal6 ;
TRACKS X 550 DO 60 STEP 560 LAYER metal6 ;
TRACKS X 550 DO 60 STEP 560 LAYER metal5 ;
TRACKS Y 700 DO 56 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 114 STEP 280 LAYER metal4 ;
TRACKS X 550 DO 60 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 89 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 114 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 114 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 89 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 89 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 114 STEP 280 LAYER metal1 ;

GCELLGRID Y 31930 DO 1 STEP 2530 ;
GCELLGRID Y 8400 DO 6 STEP 4200 ;
GCELLGRID Y -10 DO 2 STEP 4210 ;
GCELLGRID X 33830 DO 1 STEP 4380 ;
GCELLGRID X 8450 DO 6 STEP 4200 ;
GCELLGRID X -10 DO 2 STEP 4260 ;

VIAS 2 ;
- Via1Array-1_1
 + VIARULE Via1Array-1
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 30 180 30 180
 + ROWCOL 6 7
 ;
- Via1Array-1_2
 + VIARULE Via1Array-1
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 30 100 30 100
 + ROWCOL 1 7
 ;
END VIAS

COMPONENTS 30 ;
- g393__2398 XOR2_X1 + PLACED ( 20140 15680 ) FS
 ;
- g394__5107 XOR2_X1 + PLACED ( 16340 12880 ) N
 ;
- g395__6260 FA_X1 + PLACED ( 10260 15680 ) S
 ;
- g396__4319 FA_X1 + PLACED ( 10260 12880 ) FN
 ;
- g397__8428 XOR2_X1 + PLACED ( 16340 18480 ) N
 ;
- g399__5526 FA_X1 + PLACED ( 10260 18480 ) FN
 ;
- g398__6783 FA_X1 + PLACED ( 10640 10080 ) S
 ;
- g400__3680 HA_X1 + PLACED ( 20140 12880 ) N
 ;
- g401__1617 XOR2_X1 + PLACED ( 17480 15680 ) FS
 ;
- WELLTAP_1 TAPCELL_X1 + SOURCE DIST + FIXED ( 9880 10080 ) FS
 ;
- WELLTAP_2 TAPCELL_X1 + SOURCE DIST + FIXED ( 19760 10080 ) FS
 ;
- WELLTAP_3 TAPCELL_X1 + SOURCE DIST + FIXED ( 9880 12880 ) N
 ;
- WELLTAP_4 TAPCELL_X1 + SOURCE DIST + FIXED ( 19760 12880 ) N
 ;
- WELLTAP_5 TAPCELL_X1 + SOURCE DIST + FIXED ( 9880 15680 ) FS
 ;
- WELLTAP_6 TAPCELL_X1 + SOURCE DIST + FIXED ( 19760 15680 ) FS
 ;
- WELLTAP_7 TAPCELL_X1 + SOURCE DIST + FIXED ( 9880 18480 ) N
 ;
- WELLTAP_8 TAPCELL_X1 + SOURCE DIST + FIXED ( 19760 18480 ) N
 ;
- FILLER__1_1 FILLCELL_X1 + SOURCE DIST + PLACED ( 10260 10080 ) FS
 ;
- FILLER__1_2 FILLCELL_X8 + SOURCE DIST + PLACED ( 16720 10080 ) FS
 ;
- FILLER__1_3 FILLCELL_X8 + SOURCE DIST + PLACED ( 20140 10080 ) FS
 ;
- FILLER__1_4 FILLCELL_X2 + SOURCE DIST + PLACED ( 23180 10080 ) FS
 ;
- FILLER__1_5 FILLCELL_X2 + SOURCE DIST + PLACED ( 18620 12880 ) N
 ;
- FILLER__1_6 FILLCELL_X1 + SOURCE DIST + PLACED ( 19380 12880 ) N
 ;
- FILLER__1_7 FILLCELL_X2 + SOURCE DIST + PLACED ( 16340 15680 ) FS
 ;
- FILLER__1_8 FILLCELL_X1 + SOURCE DIST + PLACED ( 17100 15680 ) FS
 ;
- FILLER__1_9 FILLCELL_X4 + SOURCE DIST + PLACED ( 22420 15680 ) FS
 ;
- FILLER__1_10 FILLCELL_X2 + SOURCE DIST + PLACED ( 18620 18480 ) N
 ;
- FILLER__1_11 FILLCELL_X1 + SOURCE DIST + PLACED ( 19380 18480 ) N
 ;
- FILLER__1_12 FILLCELL_X8 + SOURCE DIST + PLACED ( 20140 18480 ) N
 ;
- FILLER__1_13 FILLCELL_X2 + SOURCE DIST + PLACED ( 23180 18480 ) N
 ;
END COMPONENTS

PINS 16 ;
- in1[3] + NET in1[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 18430 31920 ) S ;
- in1[2] + NET in1[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 15010 31920 ) S ;
- in1[1] + NET in1[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 33820 14700 ) W ;
- in1[0] + NET in1[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 13870 0 ) N ;
- in2[3] + NET in2[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 17910 31920 ) S ;
- in2[2] + NET in2[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 13490 31920 ) S ;
- in2[1] + NET in2[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 13860 ) E ;
- in2[0] + NET in2[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 11590 0 ) N ;
- in3[3] + NET in3[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 17290 31920 ) S ;
- in3[2] + NET in3[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 20020 ) E ;
- in3[1] + NET in3[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 33820 14140 ) W ;
- in3[0] + NET in3[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 15390 0 ) N ;
- out1[3] + NET out1[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 33820 18060 ) W ;
- out1[2] + NET out1[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 16100 ) E ;
- out1[1] + NET out1[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 15260 ) E ;
- out1[0] + NET out1[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 10830 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VDD
  + ROUTED metal2 2000 + SHAPE RING ( 2000 1000 ) ( * 30920 )
    NEW metal2 2000 + SHAPE RING ( 31820 1000 ) ( * 30920 )
    NEW metal1 2000 + SHAPE RING ( 1000 2000 ) ( 32820 * )
    NEW metal1 2000 + SHAPE RING ( 1000 29920 ) ( 32820 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 10080 ) ( 23940 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 15680 ) ( 23940 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 21280 ) ( 23940 * )
    NEW metal1 340 + SHAPE COREWIRE ( 1000 10080 ) ( 9880 * )
    NEW metal1 340 + SHAPE COREWIRE ( 1000 15680 ) ( 9880 * )
    NEW metal1 340 + SHAPE COREWIRE ( 1000 21280 ) ( 9880 * )
    NEW metal1 340 + SHAPE COREWIRE ( 23940 10080 ) ( 32820 * )
    NEW metal1 340 + SHAPE COREWIRE ( 23940 15680 ) ( 32820 * )
    NEW metal1 340 + SHAPE COREWIRE ( 23940 21280 ) ( 32820 * )
    NEW metal2 0 + SHAPE RING ( 2000 2000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 2000 29920 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 31820 2000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 31820 29920 ) Via1Array-1_1
    NEW metal2 0 + SHAPE COREWIRE ( 2000 10080 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 2000 15680 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 2000 21280 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 31820 10080 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 31820 15680 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 31820 21280 ) Via1Array-1_2
  + USE POWER
 ;
- VSS
  + ROUTED metal2 2000 + SHAPE RING ( 6000 5000 ) ( * 26920 )
    NEW metal2 2000 + SHAPE RING ( 27820 5000 ) ( * 26920 )
    NEW metal1 2000 + SHAPE RING ( 5000 6000 ) ( 28820 * )
    NEW metal1 2000 + SHAPE RING ( 5000 25920 ) ( 28820 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 12880 ) ( 23940 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 18480 ) ( 23940 * )
    NEW metal1 340 + SHAPE COREWIRE ( 23940 18480 ) ( 28820 * )
    NEW metal1 340 + SHAPE COREWIRE ( 23940 12880 ) ( 28820 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5000 18480 ) ( 9880 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5000 12880 ) ( 9880 * )
    NEW metal2 0 + SHAPE RING ( 6000 6000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 6000 25920 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 27820 6000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 27820 25920 ) Via1Array-1_1
    NEW metal2 0 + SHAPE COREWIRE ( 27820 18480 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 27820 12880 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 6000 18480 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 6000 12880 ) Via1Array-1_2
  + USE GROUND
 ;
END SPECIALNETS

NETS 26 ;
- in1[3]
  ( PIN in1[3] ) ( g401__1617 B )
  + ROUTED metal2 ( 18430 31220 ) ( 19190 * )
    NEW metal2 ( 18430 16660 ) ( * 18340 )
    NEW metal2 ( 18430 18340 ) ( 19190 * )
    NEW metal2 ( 18430 31220 ) ( * 31850 0 )
    NEW metal2 ( 19190 18340 ) ( * 31220 )
    NEW metal2 ( 18430 16660 ) via1_7
 ;
- in1[2]
  ( PIN in1[2] ) ( g399__5526 CI )
  + ROUTED metal2 ( 15010 19460 ) ( * 31850 0 )
    NEW metal2 ( 15010 19460 ) via1_4
 ;
- in1[1]
  ( PIN in1[1] ) ( g400__3680 B )
  + ROUTED metal3 ( 21850 14700 ) ( 33750 * 0 )
    NEW metal2 ( 21850 14700 ) via1_7
    NEW metal3 ( 21850 14700 ) via2_5
 ;
- in1[0]
  ( PIN in1[0] ) ( g398__6783 B )
  + ROUTED metal2 ( 11970 11620 ) ( * 11900 ) via1_4
    NEW metal2 ( 11970 11620 ) ( 13870 * )
    NEW metal2 ( 13870 70 0 ) ( * 11620 )
 ;
- in2[3]
  ( PIN in2[3] ) ( g401__1617 A )
  + ROUTED metal3 ( 17910 31780 ) ( 18050 * ) via2_5
    NEW metal2 ( 18050 16940 ) ( * 31780 )
    NEW metal4 ( 17910 31780 ) via3_2
    NEW metal2 ( 18050 16940 ) via1_7
 ;
- in2[2]
  ( PIN in2[2] ) ( g399__5526 B )
  + ROUTED metal2 ( 11590 19460 ) ( * 31500 )
    NEW metal2 ( 11590 31500 ) ( 13490 * )
    NEW metal2 ( 13490 31500 ) ( * 31850 0 )
    NEW metal2 ( 11590 19460 ) via1_4
 ;
- in2[1]
  ( PIN in2[1] ) ( g396__4319 B )
  + ROUTED metal3 ( 70 13860 0 ) ( 11590 * ) via2_5
    NEW metal2 ( 11590 13860 ) via1_4
 ;
- in2[0]
  ( PIN in2[0] ) ( g398__6783 A )
  + ROUTED metal2 ( 11590 70 0 ) ( * 11340 ) via1_4
 ;
- in3[3]
  ( PIN in3[3] ) ( g397__8428 B )
  + ROUTED metal2 ( 16910 21140 ) ( 17290 * )
    NEW metal2 ( 16910 21140 ) ( * 31220 )
    NEW metal2 ( 16910 31220 ) ( 17290 * )
    NEW metal2 ( 17290 20300 ) ( * 21140 )
    NEW metal2 ( 17290 31220 ) ( * 31850 0 )
    NEW metal2 ( 17290 20300 ) via1_7
 ;
- in3[2]
  ( PIN in3[2] ) ( g399__5526 A )
  + ROUTED metal3 ( 70 20020 0 ) ( 11210 * ) via2_5
    NEW metal2 ( 11210 20020 ) via1_4
 ;
- in3[1]
  ( PIN in3[1] ) ( g400__3680 A )
  + ROUTED metal3 ( 22990 13860 ) ( * 14140 )
    NEW metal3 ( 22230 14140 ) ( 22990 * )
    NEW metal3 ( 22990 13860 ) ( 32870 * )
    NEW metal3 ( 32870 13860 ) ( * 14140 )
    NEW metal3 ( 32870 14140 ) ( 33750 * 0 )
    NEW metal2 ( 22230 14140 ) via1_7
    NEW metal3 ( 22230 14140 ) via2_5
 ;
- in3[0]
  ( PIN in3[0] ) ( g398__6783 CI )
  + ROUTED metal2 ( 15390 70 0 ) ( * 11900 ) via1_4
 ;
- out1[3]
  ( PIN out1[3] ) ( g393__2398 Z )
  + ROUTED metal3 ( 24890 18060 ) ( 33750 * 0 )
    NEW metal2 ( 24890 17500 ) ( * 18060 ) via2_5
    NEW metal1 ( 22230 17500 0 ) ( 24890 * ) via1_7
 ;
- out1[2]
  ( PIN out1[2] ) ( g395__6260 S )
  + ROUTED metal3 ( 70 16100 0 ) ( 10450 * ) via2_5
    NEW metal2 ( 10450 16100 ) via1_7
 ;
- out1[1]
  ( PIN out1[1] ) ( g396__4319 S )
  + ROUTED metal3 ( 70 15260 0 ) ( 10450 * ) via2_5
    NEW metal2 ( 10450 15260 ) via1_7
 ;
- out1[0]
  ( PIN out1[0] ) ( g398__6783 S )
  + ROUTED metal2 ( 10450 700 ) ( 10830 * )
    NEW metal2 ( 10450 700 ) ( * 9660 )
    NEW metal2 ( 10450 9660 ) ( 10830 * )
    NEW metal2 ( 10830 70 0 ) ( * 700 )
    NEW metal2 ( 10830 9660 ) ( * 10500 ) via1_7
 ;
- n_0
  ( g401__1617 Z ) ( g393__2398 B )
  + ROUTED metal2 ( 19950 17220 ) ( * 17500 )
    NEW metal1 ( 19570 17220 0 ) ( 19950 * ) via1_7
    NEW metal2 ( 19950 17500 ) ( 21090 * )
    NEW metal2 ( 21090 16660 ) ( * 17500 )
    NEW metal2 ( 21090 16660 ) via1_7
 ;
- n_1
  ( g400__3680 CO ) ( g395__6260 B )
  + ROUTED metal2 ( 23750 15260 ) ( * 16660 ) via2_5
    NEW metal2 ( 11590 16660 ) ( * 17500 ) via1_4
    NEW metal3 ( 11590 16660 ) ( 23750 * )
    NEW metal3 ( 11590 16660 ) via2_5
    NEW metal2 ( 23750 15260 ) via1_7
 ;
- n_2
  ( g400__3680 S ) ( g396__4319 A )
  + ROUTED metal3 ( 11210 14420 ) ( 18810 * ) via2_5
    NEW metal1 ( 18810 14420 ) ( 20330 * 0 )
    NEW metal2 ( 11210 14420 ) via1_4
    NEW metal3 ( 11210 14420 ) via2_5
    NEW metal2 ( 18810 14420 ) via1_7
 ;
- n_3
  ( g398__6783 CO ) ( g396__4319 CI )
  + ROUTED metal2 ( 16530 12460 ) ( * 13020 )
    NEW metal2 ( 15010 13020 ) ( * 13860 ) via1_4
    NEW metal2 ( 15010 13020 ) ( 16530 * )
    NEW metal2 ( 16530 12460 ) via1_7
 ;
- n_5
  ( g399__5526 CO ) ( g397__8428 A )
  + ROUTED metal2 ( 16150 20020 ) ( 16910 * ) via1_7
    NEW metal2 ( 16150 20020 ) via1_7
 ;
- n_6
  ( g399__5526 S ) ( g395__6260 A )
  + ROUTED metal2 ( 10450 18900 ) ( 11210 * )
    NEW metal2 ( 10450 18900 ) ( * 19180 ) via1_4
    NEW metal2 ( 11210 16940 ) ( * 18900 )
    NEW metal2 ( 11210 16940 ) via1_4
 ;
- n_7
  ( g397__8428 Z ) ( g394__5107 B )
  + ROUTED metal2 ( 17670 14700 ) ( * 18900 ) via1_7
    NEW metal2 ( 17670 14700 ) via1_7
 ;
- n_8
  ( g396__4319 CO ) ( g395__6260 CI )
  + ROUTED metal2 ( 15770 14420 ) ( * 14980 )
    NEW metal2 ( 15010 14980 ) ( * 17500 ) via1_4
    NEW metal2 ( 15010 14980 ) ( 15770 * )
    NEW metal1 ( 15770 14420 ) ( 16150 * 0 )
    NEW metal2 ( 15770 14420 ) via1_7
 ;
- n_10
  ( g395__6260 CO ) ( g394__5107 A )
  + ROUTED metal1 ( 16150 16380 0 ) ( 16910 * ) via1_7
    NEW metal2 ( 16910 14420 ) ( * 16380 )
    NEW metal2 ( 16910 14420 ) via1_7
 ;
- n_12
  ( g394__5107 Z ) ( g393__2398 A )
  + ROUTED metal2 ( 19570 14980 ) ( * 16660 )
    NEW metal1 ( 18430 14980 0 ) ( 19570 * ) via1_7
    NEW metal2 ( 19570 16660 ) ( 20710 * )
    NEW metal2 ( 20710 16660 ) ( * 16940 ) via1_7
 ;
END NETS

END DESIGN
