library IEEE;
use ieee.std_logic_1164.all;

entity and_gate is
	port(input1	:	in		std_logic;
		  input2 :  in 	std_logic;
		  output	: out		std_logic);
end entity and_gate;

architecture rtl of and_gate is
begin
	output	<= input1 AND input2;
end architecture rtl;
 