#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jun  3 11:40:10 2024
# Process ID: 1648
# Current directory: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4008 C:\Users\tb041\Documents\FPGA_Harman\0603_RISCV_GPIO\0603_RISCV_GPIO.xpr
# Log file: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/vivado.log
# Journal file: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.xpr
import_files -norecurse C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/CPU_Core.sv
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/InstructionMemory.sv C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/DataMemory.sv}
update_compile_order -fileset sources_1
file mkdir C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new
close [ open C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv w ]
add_files C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv
update_compile_order -fileset sources_1
close [ open C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv w ]
add_files C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv
update_compile_order -fileset sources_1
close [ open C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv w ]
add_files C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
import_files -norecurse {C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/defines.sv C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/ControlUnit.sv}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
import_files -norecurse C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/DataPath.sv
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/tb041/Documents/FPGA_Harman/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/Users/tb041/Documents/FPGA_Harman/MY_Basys-3-Master.xdc
refresh_design
