#-----------------------------------------------------------
# PlanAhead v12.3
# Build 101344 by hdbuild on Sat Sep  4 00:26:34 MDT 2010
# Start of session at: Thu Jun 09 09:03:26 2022
# Process ID: 5908
# Log file: C:/Users/Muhammad Ali khan/DSD/lab8/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Muhammad Ali khan/DSD/lab8/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source {C:/Users/Muhammad Ali khan/DSD/lab8/pa.fromHdl.tcl}
# create_project -name lab8 -dir "C:/Users/Muhammad Ali khan/DSD/lab8/planAhead_run_1" -part xc6slx9csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top task2 $srcset
# set_param project.paUcfFile  "task2.ucf"
# set hdlfile [add_files [list {labt1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "task2.ucf" -fileset [get_property constrset [current_run]]
# add_files -norecurse { {C:/Users/Muhammad Ali khan/DSD/lab8} }
# open_rtl_design -part xc6slx9csg324-3
set_property prohibit 1 [get_sites PAD1]
set_property prohibit 0 [get_sites PAD1]
set_property loc "" [get_ports clk]
startgroup
set_property IOSTANDARD {} [get_ports clk]
endgroup
startgroup
set_property loc PAD120 [get_ports clk]
set_property is_fixed true  [get_ports clk]
endgroup
startgroup
set_property loc PAD4 [get_ports in]
set_property is_fixed true  [get_ports in]
endgroup
startgroup
set_property loc PAD8 [get_ports out]
set_property is_fixed true  [get_ports out]
endgroup
startgroup
set_property loc PAD144 [get_ports pulse]
set_property is_fixed true  [get_ports pulse]
endgroup
save_design
exit
