Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 11 14:54:44 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_timing_summary_routed.rpt -pb top_counter_timing_summary_routed.pb -rpx top_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.915        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.915        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.137%)  route 3.284ns (79.863%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          2.047     9.134    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124     9.258 r  clk_div/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.258    clk_div/r_counter_0[27]
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clk_div/r_clk_reg_0
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.079    15.173    clk_div/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.828ns (20.894%)  route 3.135ns (79.106%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.898     8.985    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124     9.109 r  clk_div/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.109    clk_div/r_counter_0[25]
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clk_div/r_clk_reg_0
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.077    15.171    clk_div/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.896     8.983    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124     9.107 r  clk_div/r_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.107    clk_div/r_counter_0[26]
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clk_div/r_clk_reg_0
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.081    15.175    clk_div/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.947%)  route 3.125ns (79.053%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.888     8.975    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.124     9.099 r  clk_div/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.099    clk_div/r_counter_0[23]
    SLICE_X2Y34          FDCE                                         r  clk_div/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    clk_div/r_clk_reg_0
    SLICE_X2Y34          FDCE                                         r  clk_div/r_counter_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.079    15.172    clk_div/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.513%)  route 3.021ns (78.487%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.784     8.871    clk_div/r_counter[31]_i_4_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     8.995 r  clk_div/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.995    clk_div/r_counter_0[24]
    SLICE_X1Y34          FDCE                                         r  clk_div/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    clk_div/r_clk_reg_0
    SLICE_X1Y34          FDCE                                         r  clk_div/r_counter_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y34          FDCE (Setup_fdce_C_D)        0.029    15.122    clk_div/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.890ns (23.087%)  route 2.965ns (76.913%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clk_div/r_clk_reg_0
    SLICE_X2Y36          FDCE                                         r  clk_div/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  clk_div/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.675     6.348    clk_div/r_counter[28]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.472 r  clk_div/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.598     7.070    clk_div/r_counter[31]_i_8_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  clk_div/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.692     8.885    clk_div/r_counter[31]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  clk_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.009    clk_div/r_counter_0[3]
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clk_div/r_clk_reg_0
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.079    15.167    clk_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.828ns (21.768%)  route 2.976ns (78.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.739     8.826    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.124     8.950 r  clk_div/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.950    clk_div/r_counter_0[21]
    SLICE_X2Y34          FDCE                                         r  clk_div/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    clk_div/r_clk_reg_0
    SLICE_X2Y34          FDCE                                         r  clk_div/r_counter_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.077    15.170    clk_div/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.828ns (21.779%)  route 2.974ns (78.221%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  clk_div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.412    clk_div/r_counter[4]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  clk_div/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.963    clk_div/r_counter[31]_i_9_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.737     8.824    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.124     8.948 r  clk_div/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.948    clk_div/r_counter_0[22]
    SLICE_X2Y34          FDCE                                         r  clk_div/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    clk_div/r_clk_reg_0
    SLICE_X2Y34          FDCE                                         r  clk_div/r_counter_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.081    15.174    clk_div/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.623%)  route 2.878ns (76.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    clk_div/r_clk_reg_0
    SLICE_X2Y32          FDCE                                         r  clk_div/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  clk_div/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.822     6.491    clk_div/r_counter[20]
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  clk_div/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.427     7.042    clk_div/r_counter[31]_i_7_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     7.166 r  clk_div/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.628     8.794    clk_div/r_counter[31]_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     8.918 r  clk_div/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.918    clk_div/r_counter_0[1]
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clk_div/r_clk_reg_0
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.077    15.165    clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 clk_div/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.890ns (23.642%)  route 2.875ns (76.358%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    clk_div/r_clk_reg_0
    SLICE_X2Y32          FDCE                                         r  clk_div/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  clk_div/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.822     6.491    clk_div/r_counter[20]
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  clk_div/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.427     7.042    clk_div/r_counter[31]_i_7_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     7.166 r  clk_div/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.625     8.791    clk_div/r_counter[31]_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     8.915 r  clk_div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.915    clk_div/r_counter_0[2]
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clk_div/r_clk_reg_0
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.081    15.169    clk_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clk_div/r_clk_reg/Q
                         net (fo=9, routed)           0.168     1.778    clk_div/CLK
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  clk_div/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.823    clk_div/r_clk_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_clk_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091     1.560    clk_div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.569%)  route 0.226ns (49.431%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clk_div/r_clk_reg_0
    SLICE_X1Y31          FDCE                                         r  clk_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.112     1.724    clk_div/r_counter[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  clk_div/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.113     1.883    clk_div/r_counter[31]_i_5_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.928 r  clk_div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.928    clk_div/r_counter_0[9]
    SLICE_X2Y31          FDCE                                         r  clk_div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    clk_div/r_clk_reg_0
    SLICE_X2Y31          FDCE                                         r  clk_div/r_counter_reg[9]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.606    clk_div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.855    clk_div/r_counter[0]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  clk_div/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    clk_div/r_counter_0[0]
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clk_div/r_clk_reg_0
    SLICE_X1Y29          FDCE                                         r  clk_div/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.561    clk_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.688%)  route 0.298ns (56.312%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clk_div/r_clk_reg_0
    SLICE_X1Y31          FDCE                                         r  clk_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.112     1.724    clk_div/r_counter[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  clk_div/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.185     1.955    clk_div/r_counter[31]_i_5_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     2.000 r  clk_div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.000    clk_div/r_counter_0[6]
    SLICE_X2Y30          FDCE                                         r  clk_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clk_div/r_clk_reg_0
    SLICE_X2Y30          FDCE                                         r  clk_div/r_counter_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121     1.605    clk_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.523%)  route 0.300ns (56.477%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clk_div/r_clk_reg_0
    SLICE_X1Y31          FDCE                                         r  clk_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.112     1.724    clk_div/r_counter[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  clk_div/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.187     1.957    clk_div/r_counter[31]_i_5_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  clk_div/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.002    clk_div/r_counter_0[5]
    SLICE_X2Y30          FDCE                                         r  clk_div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clk_div/r_clk_reg_0
    SLICE_X2Y30          FDCE                                         r  clk_div/r_counter_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120     1.604    clk_div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.644%)  route 0.275ns (54.356%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clk_div/r_clk_reg_0
    SLICE_X1Y31          FDCE                                         r  clk_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.112     1.724    clk_div/r_counter[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  clk_div/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.163     1.932    clk_div/r_counter[31]_i_5_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.977 r  clk_div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.977    clk_div/r_counter_0[8]
    SLICE_X1Y30          FDCE                                         r  clk_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clk_div/r_clk_reg_0
    SLICE_X1Y30          FDCE                                         r  clk_div/r_counter_reg[8]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091     1.575    clk_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.254ns (48.368%)  route 0.271ns (51.632%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    clk_div/r_clk_reg_0
    SLICE_X2Y33          FDCE                                         r  clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.761    clk_div/r_counter[17]
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.806 r  clk_div/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.147     1.953    clk_div/r_counter[31]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.998 r  clk_div/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.998    clk_div/r_counter_0[19]
    SLICE_X2Y33          FDCE                                         r  clk_div/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    clk_div/r_clk_reg_0
    SLICE_X2Y33          FDCE                                         r  clk_div/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.121     1.594    clk_div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.254ns (48.190%)  route 0.273ns (51.810%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clk_div/r_clk_reg_0
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.757    clk_div/r_counter[3]
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.802 r  clk_div/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.149     1.951    clk_div/r_counter[31]_i_4_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.996 r  clk_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.996    clk_div/r_counter_0[3]
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clk_div/r_clk_reg_0
    SLICE_X2Y29          FDCE                                         r  clk_div/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.590    clk_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.254ns (47.651%)  route 0.279ns (52.349%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clk_div/r_clk_reg_0
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  clk_div/r_counter_reg[26]/Q
                         net (fo=2, routed)           0.178     1.816    clk_div/r_counter[26]
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  clk_div/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.101     1.962    clk_div/r_counter[31]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.045     2.007 r  clk_div/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.007    clk_div/r_counter_0[27]
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_div/r_clk_reg_0
    SLICE_X2Y35          FDCE                                         r  clk_div/r_counter_reg[27]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.121     1.595    clk_div/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 clk_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.631%)  route 0.324ns (58.369%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clk_div/r_clk_reg_0
    SLICE_X1Y31          FDCE                                         r  clk_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.112     1.724    clk_div/r_counter[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  clk_div/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.212     1.981    clk_div/r_counter[31]_i_5_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045     2.026 r  clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.026    clk_div/r_counter_0[13]
    SLICE_X2Y31          FDCE                                         r  clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    clk_div/r_clk_reg_0
    SLICE_X2Y31          FDCE                                         r  clk_div/r_counter_reg[13]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120     1.605    clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    clk_div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    clk_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    clk_div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    clk_div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    clk_div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    clk_div/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    clk_div/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    clk_div/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    clk_div/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    clk_div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    clk_div/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    clk_div/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    clk_div/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    clk_div/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    clk_div/r_counter_reg[20]/C



