/// Auto-generated register definitions for FLASH
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::flash {

// ============================================================================
// FLASH - FLASH
// Base Address: 0x40022000
// ============================================================================

/// FLASH Register Structure
struct FLASH_Registers {

    /// Flash access control register
    /// Offset: 0x0000
    /// Reset value: 0x00000030
    volatile uint32_t ACR;

    /// Flash key register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t KEYR;

    /// Flash option key register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t OPTKEYR;

    /// Status register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t SR;

    /// Control register
    /// Offset: 0x0010
    /// Reset value: 0x00000080
    /// Access: read-write
    volatile uint32_t CR;

    /// Flash address register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t AR;
    uint8_t RESERVED_0018[4]; ///< Reserved

    /// Option byte register
    /// Offset: 0x001C
    /// Reset value: 0x03FFFFFC
    /// Access: read-only
    volatile uint32_t OBR;

    /// Write protection register
    /// Offset: 0x0020
    /// Reset value: 0xFFFFFFFF
    /// Access: read-only
    volatile uint32_t WRPR;
};

static_assert(sizeof(FLASH_Registers) >= 36, "FLASH_Registers size mismatch");

/// FLASH peripheral instance
inline FLASH_Registers* FLASH() {
    return reinterpret_cast<FLASH_Registers*>(0x40022000);
}

}  // namespace alloy::hal::st::stm32f1::flash
