OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/register_file/runs/RUN_2025.06.04_17.28.17/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/register_file/src/register_file.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   register_file
Die area:                 ( 0 0 ) ( 2393225 2403945 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     676558
Number of terminals:      115
Number of snets:          2
Number of nets:           6633

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
[INFO DRT-0164] Number of unique instances = 243.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0018]   Complete 200000 insts.
[INFO DRT-0018]   Complete 300000 insts.
[INFO DRT-0018]   Complete 400000 insts.
[INFO DRT-0018]   Complete 500000 insts.
[INFO DRT-0018]   Complete 600000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3474546.
[INFO DRT-0033] mcon shape region query size = 6798888.
[INFO DRT-0033] met1 shape region query size = 1467869.
[INFO DRT-0033] via shape region query size = 418290.
[INFO DRT-0033] met2 shape region query size = 251006.
[INFO DRT-0033] via2 shape region query size = 334632.
[INFO DRT-0033] met3 shape region query size = 251055.
[INFO DRT-0033] via3 shape region query size = 334632.
[INFO DRT-0033] met4 shape region query size = 102281.
[INFO DRT-0033] via4 shape region query size = 18241.
[INFO DRT-0033] met5 shape region query size = 18623.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 799 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 225 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0082]   Complete 40000 groups.
[INFO DRT-0082]   Complete 50000 groups.
[INFO DRT-0082]   Complete 60000 groups.
[INFO DRT-0082]   Complete 70000 groups.
[INFO DRT-0082]   Complete 80000 groups.
[INFO DRT-0084]   Complete 81462 groups.
#scanned instances     = 676558
#unique  instances     = 243
#stdCellGenAp          = 6575
#stdCellValidPlanarAp  = 146
#stdCellValidViaAp     = 4753
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 20432
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:08, memory = 1785.94 (MB), peak = 1967.95 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     189910

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 346 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 348 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-1000] Pin INSDIODE1_22836/DIODE not in any guide. Attempting to patch guides to cover (at least part of) the pin.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 48749.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 55625.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 39749.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4076.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1756.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 90254 vertical wires in 7 frboxes and 59703 horizontal wires in 7 frboxes.
[INFO DRT-0186] Done with 9729 vertical wires in 7 frboxes and 10976 horizontal wires in 7 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:21, memory = 3315.40 (MB), peak = 3571.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3315.40 (MB), peak = 3571.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:16, memory = 4366.65 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:36, memory = 6075.29 (MB).
    Completing 30% with 3488 violations.
    elapsed time = 00:00:55, memory = 6407.48 (MB).
    Completing 40% with 3488 violations.
    elapsed time = 00:01:15, memory = 6356.39 (MB).
    Completing 50% with 3488 violations.
    elapsed time = 00:01:33, memory = 6423.11 (MB).
    Completing 60% with 6833 violations.
    elapsed time = 00:01:52, memory = 6550.45 (MB).
    Completing 70% with 6833 violations.
    elapsed time = 00:02:12, memory = 6609.20 (MB).
    Completing 80% with 9170 violations.
    elapsed time = 00:02:30, memory = 6587.33 (MB).
    Completing 90% with 9170 violations.
    elapsed time = 00:02:48, memory = 6623.43 (MB).
    Completing 100% with 11535 violations.
    elapsed time = 00:03:12, memory = 6858.96 (MB).
[INFO DRT-0199]   Number of violations = 14922.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4
Cut Spacing          0     84      0      0      0      2      0      0
Metal Spacing      342      0    911      0   1390      0     65      6
Min Hole             0      0     10      0      0      0      0      0
NS Metal             0      0      3      0      0      0      0      0
Recheck             23      0   2262      0    624      0     47    431
Short                0      0   6771      1   1845      2     67     36
[INFO DRT-0267] cpu time = 00:05:49, elapsed time = 00:03:14, memory = 6843.18 (MB), peak = 6859.75 (MB)
Total wire length = 11897585 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4838884 um.
Total wire length on LAYER met2 = 4879159 um.
Total wire length on LAYER met3 = 1131075 um.
Total wire length on LAYER met4 = 1048376 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 202104.
Up-via summary (total 202104):

-------------------------
 FR_MASTERSLICE         0
            li1     92929
           met1    100673
           met2      5054
           met3      3446
           met4         2
-------------------------
                   202104


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14922 violations.
    elapsed time = 00:00:17, memory = 6743.81 (MB).
    Completing 20% with 14922 violations.
    elapsed time = 00:00:40, memory = 6733.65 (MB).
    Completing 30% with 12556 violations.
    elapsed time = 00:01:05, memory = 6833.81 (MB).
    Completing 40% with 12556 violations.
    elapsed time = 00:01:25, memory = 6800.37 (MB).
    Completing 50% with 12556 violations.
    elapsed time = 00:01:43, memory = 6795.53 (MB).
    Completing 60% with 9802 violations.
    elapsed time = 00:02:04, memory = 6778.34 (MB).
    Completing 70% with 9802 violations.
    elapsed time = 00:02:24, memory = 6806.00 (MB).
    Completing 80% with 7224 violations.
    elapsed time = 00:02:42, memory = 6835.53 (MB).
    Completing 90% with 7224 violations.
    elapsed time = 00:03:01, memory = 6848.65 (MB).
    Completing 100% with 4183 violations.
    elapsed time = 00:03:20, memory = 6898.03 (MB).
[INFO DRT-0199]   Number of violations = 4343.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          8      0      0      0      0
Metal Spacing        0    148    547      5      1
Min Hole             0      2      0      0      0
Recheck              0    113     46      3      0
Short                0   3011    444      5     10
[INFO DRT-0267] cpu time = 00:06:01, elapsed time = 00:03:22, memory = 6901.31 (MB), peak = 6902.87 (MB)
Total wire length = 11898589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4840369 um.
Total wire length on LAYER met2 = 4879652 um.
Total wire length on LAYER met3 = 1130821 um.
Total wire length on LAYER met4 = 1047656 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 205185.
Up-via summary (total 205185):

-------------------------
 FR_MASTERSLICE         0
            li1     92891
           met1    103447
           met2      5350
           met3      3495
           met4         2
-------------------------
                   205185


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4343 violations.
    elapsed time = 00:00:08, memory = 6909.75 (MB).
    Completing 20% with 4343 violations.
    elapsed time = 00:00:23, memory = 6914.90 (MB).
    Completing 30% with 4133 violations.
    elapsed time = 00:00:29, memory = 6915.68 (MB).
    Completing 40% with 4133 violations.
    elapsed time = 00:00:44, memory = 6879.43 (MB).
    Completing 50% with 4133 violations.
    elapsed time = 00:00:55, memory = 6856.62 (MB).
    Completing 60% with 3955 violations.
    elapsed time = 00:01:06, memory = 6852.87 (MB).
    Completing 70% with 3955 violations.
    elapsed time = 00:01:24, memory = 6855.06 (MB).
    Completing 80% with 3530 violations.
    elapsed time = 00:01:33, memory = 6843.50 (MB).
    Completing 90% with 3530 violations.
    elapsed time = 00:01:48, memory = 6853.03 (MB).
    Completing 100% with 3136 violations.
    elapsed time = 00:02:00, memory = 6855.37 (MB).
[INFO DRT-0199]   Number of violations = 3252.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          9      0      0      0      0
Metal Spacing        0    118    367      3      4
Min Hole             0      4      0      0      0
Recheck              0     93     49      3      0
Short                0   2290    303      0      9
[INFO DRT-0267] cpu time = 00:03:53, elapsed time = 00:02:02, memory = 6831.94 (MB), peak = 6917.09 (MB)
Total wire length = 11898349 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4839577 um.
Total wire length on LAYER met2 = 4879804 um.
Total wire length on LAYER met3 = 1131065 um.
Total wire length on LAYER met4 = 1047812 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 205372.
Up-via summary (total 205372):

-------------------------
 FR_MASTERSLICE         0
            li1     92890
           met1    103581
           met2      5343
           met3      3556
           met4         2
-------------------------
                   205372


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3252 violations.
    elapsed time = 00:00:04, memory = 6835.38 (MB).
    Completing 20% with 3252 violations.
    elapsed time = 00:00:12, memory = 6838.97 (MB).
    Completing 30% with 2401 violations.
    elapsed time = 00:00:16, memory = 6843.81 (MB).
    Completing 40% with 2401 violations.
    elapsed time = 00:00:25, memory = 6845.69 (MB).
    Completing 50% with 2401 violations.
    elapsed time = 00:00:33, memory = 6846.62 (MB).
    Completing 60% with 1575 violations.
    elapsed time = 00:00:42, memory = 6840.22 (MB).
    Completing 70% with 1575 violations.
    elapsed time = 00:00:51, memory = 6842.09 (MB).
    Completing 80% with 782 violations.
    elapsed time = 00:00:55, memory = 6843.97 (MB).
    Completing 90% with 782 violations.
    elapsed time = 00:01:04, memory = 6834.44 (MB).
    Completing 100% with 55 violations.
    elapsed time = 00:01:09, memory = 6835.06 (MB).
[INFO DRT-0199]   Number of violations = 114.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0      6     11      0
Recheck              0     37     22      4
Short                0     31      2      0
[INFO DRT-0267] cpu time = 00:02:17, elapsed time = 00:01:10, memory = 6835.06 (MB), peak = 6917.09 (MB)
Total wire length = 11898723 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4834938 um.
Total wire length on LAYER met2 = 4880387 um.
Total wire length on LAYER met3 = 1134999 um.
Total wire length on LAYER met4 = 1048308 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 209646.
Up-via summary (total 209646):

-------------------------
 FR_MASTERSLICE         0
            li1     92890
           met1    106813
           met2      6280
           met3      3661
           met4         2
-------------------------
                   209646


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 114 violations.
    elapsed time = 00:00:00, memory = 6835.53 (MB).
    Completing 20% with 114 violations.
    elapsed time = 00:00:00, memory = 6835.53 (MB).
    Completing 30% with 69 violations.
    elapsed time = 00:00:01, memory = 6835.69 (MB).
    Completing 40% with 69 violations.
    elapsed time = 00:00:01, memory = 6835.69 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:01, memory = 6835.69 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:02, memory = 6835.69 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:02, memory = 6835.69 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:02, memory = 6835.69 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:02, memory = 6835.69 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 6835.69 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        0      2
Short                1      2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 6835.69 (MB), peak = 6917.09 (MB)
Total wire length = 11898710 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4834855 um.
Total wire length on LAYER met2 = 4880429 um.
Total wire length on LAYER met3 = 1135048 um.
Total wire length on LAYER met4 = 1048288 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 209672.
Up-via summary (total 209672):

-------------------------
 FR_MASTERSLICE         0
            li1     92890
           met1    106821
           met2      6294
           met3      3665
           met4         2
-------------------------
                   209672


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 6835.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6835.69 (MB), peak = 6917.09 (MB)
Total wire length = 11898707 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4834849 um.
Total wire length on LAYER met2 = 4880430 um.
Total wire length on LAYER met3 = 1135053 um.
Total wire length on LAYER met4 = 1048284 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 209671.
Up-via summary (total 209671):

-------------------------
 FR_MASTERSLICE         0
            li1     92890
           met1    106823
           met2      6293
           met3      3663
           met4         2
-------------------------
                   209671


[INFO DRT-0198] Complete detail routing.
Total wire length = 11898707 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4834849 um.
Total wire length on LAYER met2 = 4880430 um.
Total wire length on LAYER met3 = 1135053 um.
Total wire length on LAYER met4 = 1048284 um.
Total wire length on LAYER met5 = 89 um.
Total number of vias = 209671.
Up-via summary (total 209671):

-------------------------
 FR_MASTERSLICE         0
            li1     92890
           met1    106823
           met2      6293
           met3      3663
           met4         2
-------------------------
                   209671


[INFO DRT-0267] cpu time = 00:18:09, elapsed time = 00:09:53, memory = 6836.00 (MB), peak = 6917.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/register_file/runs/RUN_2025.06.04_17.28.17/results/routing/register_file.odb'…
Writing netlist to '/openlane/designs/register_file/runs/RUN_2025.06.04_17.28.17/results/routing/register_file.nl.v'…
Writing powered netlist to '/openlane/designs/register_file/runs/RUN_2025.06.04_17.28.17/results/routing/register_file.pnl.v'…
Writing layout to '/openlane/designs/register_file/runs/RUN_2025.06.04_17.28.17/results/routing/register_file.def'…
