Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/SoC/sdram/vd2/ --output-directory=D:/SoC/sdram/vd2/system/ --report-file=bsf:D:/SoC/sdram/vd2/system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd2/system.qsys
Progress: Loading vd2/system.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 13.0]
Progress: Parameterizing module clk_50M
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_mem
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram1 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram1
Progress: Adding sdram2 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram2
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: system.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: system.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: system.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/SoC/sdram/vd2/ --output-directory=D:/SoC/sdram/vd2/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/SoC/sdram/vd2/system.sopcinfo --report-file=html:D:/SoC/sdram/vd2/system.html --report-file=qip:D:/SoC/sdram/vd2/system/synthesis/system.qip --report-file=cmp:D:/SoC/sdram/vd2/system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd2/system.qsys --language=VERILOG
Progress: Loading vd2/system.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 13.0]
Progress: Parameterizing module clk_50M
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_mem
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram1 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram1
Progress: Adding sdram2 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram2
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: system.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: system.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: system.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 68 connections
Info: merlin_domain_transform: After transform: 37 modules, 194 connections
Info: merlin_router_transform: After transform: 46 modules, 230 connections
Info: merlin_burst_transform: After transform: 48 modules, 238 connections
Info: reset_adaptation_transform: After transform: 50 modules, 189 connections
Info: merlin_network_to_switch_transform: After transform: 67 modules, 225 connections
Info: merlin_width_transform: After transform: 71 modules, 237 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 73 modules, 247 connections
Info: merlin_mm_transform: After transform: 73 modules, 247 connections
Info: merlin_interrupt_mapper_transform: After transform: 74 modules, 250 connections
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_cpu --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0109_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0109_cpu_gen//system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2024.04.11 16:05:41 (*) Starting Nios II generation
Info: cpu: # 2024.04.11 16:05:41 (*)   Checking for plaintext license.
Info: cpu: # 2024.04.11 16:05:41 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2024.04.11 16:05:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.04.11 16:05:41 (*)   Plaintext license not found.
Info: cpu: # 2024.04.11 16:05:41 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.04.11 16:05:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.04.11 16:05:41 (*)   Creating all objects for CPU
Info: cpu: # 2024.04.11 16:05:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.04.11 16:05:43 (*)   Creating plain-text RTL
Info: cpu: # 2024.04.11 16:05:45 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu'
Info: cpu: "system" instantiated altera_nios2_qsys "cpu"
Info: onchip_mem: Starting RTL generation for module 'system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_mem --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0110_onchip_mem_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0110_onchip_mem_gen//system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'system_onchip_mem'
Info: onchip_mem: "system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0111_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0111_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram1: Starting RTL generation for module 'system_sdram1'
Info: sdram1:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram1 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0112_sdram1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0112_sdram1_gen//system_sdram1_component_configuration.pl  --do_build_sim=0  ]
Info: sdram1: Done RTL generation for module 'system_sdram1'
Info: sdram1: "system" instantiated altera_avalon_new_sdram_controller "sdram1"
Info: sdram2: Starting RTL generation for module 'system_sdram2'
Info: sdram2:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram2 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0113_sdram2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1763312249495584798.dir/0113_sdram2_gen//system_sdram2_component_configuration.pl  --do_build_sim=0  ]
Info: sdram2: Done RTL generation for module 'system_sdram2'
Info: sdram2: "system" instantiated altera_avalon_new_sdram_controller "sdram2"
Info: pll: Error while generating system_pll.v : 1 : Error in generator - aborting
ERROR : MGL_INTERNAL_ERROR: Port object altpll_avalon|altpll inst sd1|clk of width  5 is being assigned the port altpll_avalon|altpll inst sd1|stratixii_pll inst pll7|clk of width 3 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a porERROR
child process exited abnormally
Info: pll: Error in generator - aborting
ERROR : MGL_INTERNAL_ERROR: Port object altpll_avalon|altpll inst sd1|clk of width  5 is being assigned the port altpll_avalon|altpll inst sd1|stratixii_pll inst pll7|clk of width 3 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a porERROR
child process exited abnormally
    while executing
"exec C:/altera/13.0sp1/quartus/bin/clearbox altpll_avalon device_family=CYCLONEII CBX_FILE=system_pll.v -f cbxcmdln_1712826347364648"
    ("eval" body line 1)
    invoked from within
"eval exec $cbx_cmd "
Info: pll: "system" instantiated altpll "pll"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: cpu_instruction_master_translator: "system" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "system" instantiated altera_merlin_router "id_router_002"
Info: id_router_004: "system" instantiated altera_merlin_router "id_router_004"
Info: burst_adapter: "system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "system" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 29 modules, 104 files, 2326898 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
