// Seed: 887930121
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output wire id_6,
    output wor id_7,
    input supply0 id_8,
    input tri id_9,
    output supply1 id_10,
    input wire id_11,
    output tri1 id_12,
    input uwire id_13,
    output wand id_14,
    output supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    input tri1 id_18,
    output supply1 id_19,
    output wor id_20,
    input wire id_21,
    input supply0 id_22
    , id_28,
    input uwire id_23,
    output tri id_24,
    input tri1 id_25,
    output wor id_26
);
  wire id_29;
  assign (weak1, supply0) id_28[1'd0] = 1 == 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    output uwire id_4,
    input  wor   id_5
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_5,
      id_0,
      id_2,
      id_4,
      id_4,
      id_2,
      id_5,
      id_4,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_5,
      id_1,
      id_0,
      id_1
  );
endmodule
