`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_clock_gating.sv" 1


`line 3 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_clock_gating.sv" 0
module prim_clock_gating (
  input  logic clk_i,
  input  logic en_i,
  input  logic test_en_i,
  output logic clk_o
);

`line 10 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_clock_gating.sv" 0
 
      
 
  reg en_latch;
  always @* begin
    if (!clk_i) begin
      en_latch = en_i | test_en_i;
    end
  end
  assign clk_o = en_latch & clk_i;


`line 22 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_clock_gating.sv" 0
endmodule

`line 24 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_clock_gating.sv" 2
