0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/FullAdder/FullAdder.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v,1612431851,verilog,,,,FullAdder_tb,,,,,,,,
/home/VLSI-24/17P61A0405/FullAdder/FullAdder.srcs/sources_1/new/FullAdder.v,1612431358,verilog,,/home/VLSI-24/17P61A0405/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v,,FullAdder,,,,,,,,
