# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Generated on: Sun Oct 03 16:58:53 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
I_CLK,Input,PIN_AF14,3B,B3B_N0,3.3-V LVTTL,,,,,,,,,,,,,
I_NRESET,Input,PIN_AA14,3B,B3B_N0,3.3-V LVTTL,,,,,,,,,,,,,
I_STEP,Input,PIN_Y16,3B,B3B_N0,,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3],Output,,,,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2],Output,,,,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1],Output,,,,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0],Output,,,,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][0],Output,PIN_AE26,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][1],Output,PIN_AE27,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][2],Output,PIN_AE28,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][3],Output,PIN_AG27,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][4],Output,PIN_AF28,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][5],Output,PIN_AG28,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[0][6],Output,PIN_AH28,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][0],Output,PIN_AJ29,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][1],Output,PIN_AH29,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][2],Output,PIN_AH30,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][3],Output,PIN_AG30,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][4],Output,PIN_AF29,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][5],Output,PIN_AF30,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[1][6],Output,PIN_AD27,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][0],Output,PIN_AB23,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][1],Output,PIN_AE29,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][2],Output,PIN_AD29,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][3],Output,PIN_AC28,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][4],Output,PIN_AD30,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][5],Output,PIN_AC29,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[2][6],Output,PIN_AC30,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][0],Output,PIN_AD26,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][1],Output,PIN_AC27,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][2],Output,PIN_AD25,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][3],Output,PIN_AC25,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][4],Output,PIN_AB28,5B,B5B_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][5],Output,PIN_AB25,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,
O_7_SEGMENT_DISPLAY[3][6],Output,PIN_AB22,5A,B5A_N0,3.3-V LVTTL,,,,,,,,,,,,,

