{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639195300245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 22:01:40 2021 " "Processing started: Fri Dec 10 22:01:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639195300247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195300247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195300247 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1639195300307 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195300324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639195300402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639195300402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../src/ALU.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305828 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALUcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALUcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-data " "Found design unit 1: ALUcontrol-data" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALUcontrol.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305830 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALUcontrol.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub-struct " "Found design unit 1: Add_Sub-struct" {  } { { "../../src/Add_Sub.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "../../src/Add_Sub.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavior " "Found design unit 1: Adder-behavior" {  } { { "../../src/Adder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../src/Adder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompareEqual-Structural " "Found design unit 1: CompareEqual-Structural" {  } { { "../../src/CompareEqual.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305832 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompareEqual " "Found entity 1: CompareEqual" {  } { { "../../src/CompareEqual.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-dataflow " "Found design unit 1: Decoder-dataflow" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/EXMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/EXMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEM-structural " "Found design unit 1: EXMEM-structural" {  } { { "../../src/EXMEM.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/EXMEM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305833 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "../../src/EXMEM.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/EXMEM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Extend16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Extend16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend16t32-behavioral " "Found design unit 1: Extend16t32-behavioral" {  } { { "../../src/Extend16t32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Extend16t32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend16t32 " "Found entity 1: Extend16t32" {  } { { "../../src/Extend16t32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Extend16t32.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Forwarding_Unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Forwarding_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-behavior " "Found design unit 1: ForwardingUnit-behavior" {  } { { "../../src/Forwarding_Unit.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Forwarding_Unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../../src/Forwarding_Unit.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Forwarding_Unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/FullAdderSid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/FullAdderSid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdderSid-structural " "Found design unit 1: FullAdderSid-structural" {  } { { "../../src/FullAdderSid.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/FullAdderSid.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305835 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdderSid " "Found entity 1: FullAdderSid" {  } { { "../../src/FullAdderSid.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/FullAdderSid.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IDEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IDEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEX-structural " "Found design unit 1: IDEX-structural" {  } { { "../../src/IDEX.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IDEX.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305835 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "../../src/IDEX.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IDEX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IFID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IFID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-structural " "Found design unit 1: IFID-structural" {  } { { "../../src/IFID.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IFID.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305836 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "../../src/IFID.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IFID.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MEMWB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MEMWB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWB-structural " "Found design unit 1: MEMWB-structural" {  } { { "../../src/MEMWB.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MEMWB.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305837 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "../../src/MEMWB.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MEMWB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSFetch-structural " "Found design unit 1: MIPSFetch-structural" {  } { { "../../src/MIPSFetch.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305837 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSFetch " "Found entity 1: MIPSFetch" {  } { { "../../src/MIPSFetch.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSRegFile-structural " "Found design unit 1: MIPSRegFile-structural" {  } { { "../../src/MIPSRegFile.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305842 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSRegFile " "Found entity 1: MIPSRegFile" {  } { { "../../src/MIPSRegFile.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_processor-structural " "Found design unit 1: MIPS_processor-structural" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305843 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_processor " "Found entity 1: MIPS_processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multi32t1-dataflow " "Found design unit 1: Multi32t1-dataflow" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multi32t1 " "Found entity 1: Multi32t1" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MuxForALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MuxForALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxForALU-multiplex " "Found design unit 1: MuxForALU-multiplex" {  } { { "../../src/MuxForALU.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MuxForALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305845 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxForALU " "Found entity 1: MuxForALU" {  } { { "../../src/MuxForALU.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MuxForALU.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structural " "Found design unit 1: PC-structural" {  } { { "../../src/PC.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PC.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305845 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../src/PC.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCff-mixed " "Found design unit 1: PCff-mixed" {  } { { "../../src/PCff.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCff.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305846 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCff " "Found entity 1: PCff" {  } { { "../../src/PCff.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCff.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCffz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCffz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCffz-mixed " "Found design unit 1: PCffz-mixed" {  } { { "../../src/PCffz.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCffz.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305847 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCffz " "Found entity 1: PCffz" {  } { { "../../src/PCffz.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCffz.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-structural " "Found design unit 1: Reg-structural" {  } { { "../../src/Reg.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../../src/Reg.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/RippleCarryAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/RippleCarryAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder-structural " "Found design unit 1: RippleCarryAdder-structural" {  } { { "../../src/RippleCarryAdder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/RippleCarryAdder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305848 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../../src/RippleCarryAdder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/RippleCarryAdder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Shifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Shifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter2-dataflow " "Found design unit 1: Shifter2-dataflow" {  } { { "../../src/Shifter2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Shifter2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter2 " "Found entity 1: Shifter2" {  } { { "../../src/Shifter2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Shifter2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305849 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg32-struct " "Found design unit 1: andg32-struct" {  } { { "../../src/andg32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305849 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg32 " "Found entity 1: andg32" {  } { { "../../src/andg32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/andg32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshifter-structure " "Found design unit 1: barrelshifter-structure" {  } { { "../../src/barrelshifter.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/barrelshifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305850 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshifter " "Found entity 1: barrelshifter" {  } { { "../../src/barrelshifter.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/barrelshifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-data " "Found design unit 1: control-data" {  } { { "../../src/control.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/control.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305851 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../src/control.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/controlMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/controlMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlMux-structural " "Found design unit 1: controlMux-structural" {  } { { "../../src/controlMux.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/controlMux.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305851 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlMux " "Found entity 1: controlMux" {  } { { "../../src/controlMux.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/controlMux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305852 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behavior " "Found design unit 1: fullAdder-behavior" {  } { { "../../src/fullAdder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305853 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../src/fullAdder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdderN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdderN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderN-struct " "Found design unit 1: fullAdderN-struct" {  } { { "../../src/fullAdderN.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdderN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305853 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderN " "Found entity 1: fullAdderN" {  } { { "../../src/fullAdderN.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdderN.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/hazardDetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/hazardDetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazardDetection-mixed " "Found design unit 1: hazardDetection-mixed" {  } { { "../../src/hazardDetection.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/hazardDetection.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305854 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardDetection " "Found entity 1: hazardDetection" {  } { { "../../src/hazardDetection.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/hazardDetection.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305854 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/luiShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/luiShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 luiShifter-struct " "Found design unit 1: luiShifter-struct" {  } { { "../../src/luiShifter.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/luiShifter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305855 ""} { "Info" "ISGN_ENTITY_NAME" "1 luiShifter " "Found entity 1: luiShifter" {  } { { "../../src/luiShifter.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/luiShifter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305855 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-struct " "Found design unit 1: mux2t1-struct" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305856 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5-structural " "Found design unit 1: mux2t1_5-structural" {  } { { "../../src/mux2t1_5.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5 " "Found entity 1: mux2t1_5" {  } { { "../../src/mux2t1_5.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_5.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux3t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux3t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3t1_32-structural " "Found design unit 1: mux3t1_32-structural" {  } { { "../../src/mux3t1_32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux3t1_32.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305858 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3t1_32 " "Found entity 1: mux3t1_32" {  } { { "../../src/mux3t1_32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux3t1_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/norg32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/norg32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg32t1-data " "Found design unit 1: norg32t1-data" {  } { { "../../src/norg32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/norg32t1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305858 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg32t1 " "Found entity 1: norg32t1" {  } { { "../../src/norg32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/norg32t1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/onescompliment_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/onescompliment_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescompliment_N-struct " "Found design unit 1: onescompliment_N-struct" {  } { { "../../src/onescompliment_N.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/onescompliment_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305859 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescompliment_N " "Found entity 1: onescompliment_N" {  } { { "../../src/onescompliment_N.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/onescompliment_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305860 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org32-struct " "Found design unit 1: org32-struct" {  } { { "../../src/org32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305861 ""} { "Info" "ISGN_ENTITY_NAME" "1 org32 " "Found entity 1: org32" {  } { { "../../src/org32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/org32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/overflowDetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/overflowDetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflowDetection-behavior " "Found design unit 1: overflowDetection-behavior" {  } { { "../../src/overflowDetection.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/overflowDetection.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305861 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflowDetection " "Found entity 1: overflowDetection" {  } { { "../../src/overflowDetection.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/overflowDetection.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305862 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg32-struct " "Found design unit 1: xorg32-struct" {  } { { "../../src/xorg32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305863 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg32 " "Found entity 1: xorg32" {  } { { "../../src/xorg32.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/xorg32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195305863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195305863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639195305927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(42) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305928 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead MIPS_Processor.vhd(395) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(395): object \"s_MemRead\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUSecondOut MIPS_Processor.vhd(410) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(410): object \"s_ALUSecondOut\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_carryout MIPS_Processor.vhd(410) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(410): object \"s_carryout\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_luiOp3 MIPS_Processor.vhd(430) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(430): object \"ps_luiOp3\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_Branch MIPS_Processor.vhd(430) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(430): object \"ps_Branch\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_jump MIPS_Processor.vhd(430) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(430): object \"ps_jump\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_LuiShift2 MIPS_Processor.vhd(432) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(432): object \"ps_LuiShift2\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195305929 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMEM " "Elaborating entity \"mem\" for hierarchy \"mem:IMEM\"" {  } { { "../../src/MIPS_Processor.vhd" "IMEM" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195305987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:IFIDPCMUX " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:IFIDPCMUX\"" {  } { { "../../src/MIPS_Processor.vhd" "IFIDPCMUX" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and1\"" {  } { { "../../src/mux2t1.vhd" "and1" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:invert " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:invert\"" {  } { { "../../src/mux2t1.vhd" "invert" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:orgate " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:IFIDPCMUX\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:orgate\"" {  } { { "../../src/mux2t1.vhd" "orgate" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mux2t1.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:IFIDREG " "Elaborating entity \"IFID\" for hierarchy \"IFID:IFIDREG\"" {  } { { "../../src/MIPS_Processor.vhd" "IFIDREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg IFID:IFIDREG\|Reg:IFIDREG " "Elaborating entity \"Reg\" for hierarchy \"IFID:IFIDREG\|Reg:IFIDREG\"" {  } { { "../../src/IFID.vhd" "IFIDREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IFID.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IFID:IFIDREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:0:DFFGI " "Elaborating entity \"dffg\" for hierarchy \"IFID:IFIDREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:0:DFFGI\"" {  } { { "../../src/Reg.vhd" "\\N_Bit_REG:0:DFFGI" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Reg.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CONTROLUNIT " "Elaborating entity \"control\" for hierarchy \"control:CONTROLUNIT\"" {  } { { "../../src/MIPS_Processor.vhd" "CONTROLUNIT" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:REGDSTMUX " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:REGDSTMUX\"" {  } { { "../../src/MIPS_Processor.vhd" "REGDSTMUX" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSRegFile MIPSRegFile:REGFILE " "Elaborating entity \"MIPSRegFile\" for hierarchy \"MIPSRegFile:REGFILE\"" {  } { { "../../src/MIPS_Processor.vhd" "REGFILE" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder MIPSRegFile:REGFILE\|Decoder:DEC0 " "Elaborating entity \"Decoder\" for hierarchy \"MIPSRegFile:REGFILE\|Decoder:DEC0\"" {  } { { "../../src/MIPSRegFile.vhd" "DEC0" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306370 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] Decoder.vhd(31) " "Inferred latch for \"D\[0\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306374 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] Decoder.vhd(31) " "Inferred latch for \"D\[1\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306374 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] Decoder.vhd(31) " "Inferred latch for \"D\[2\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306374 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] Decoder.vhd(31) " "Inferred latch for \"D\[3\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] Decoder.vhd(31) " "Inferred latch for \"D\[4\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] Decoder.vhd(31) " "Inferred latch for \"D\[5\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] Decoder.vhd(31) " "Inferred latch for \"D\[6\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] Decoder.vhd(31) " "Inferred latch for \"D\[7\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] Decoder.vhd(31) " "Inferred latch for \"D\[8\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] Decoder.vhd(31) " "Inferred latch for \"D\[9\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] Decoder.vhd(31) " "Inferred latch for \"D\[10\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306375 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] Decoder.vhd(31) " "Inferred latch for \"D\[11\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] Decoder.vhd(31) " "Inferred latch for \"D\[12\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] Decoder.vhd(31) " "Inferred latch for \"D\[13\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] Decoder.vhd(31) " "Inferred latch for \"D\[14\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] Decoder.vhd(31) " "Inferred latch for \"D\[15\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[16\] Decoder.vhd(31) " "Inferred latch for \"D\[16\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[17\] Decoder.vhd(31) " "Inferred latch for \"D\[17\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[18\] Decoder.vhd(31) " "Inferred latch for \"D\[18\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[19\] Decoder.vhd(31) " "Inferred latch for \"D\[19\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306376 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[20\] Decoder.vhd(31) " "Inferred latch for \"D\[20\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[21\] Decoder.vhd(31) " "Inferred latch for \"D\[21\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[22\] Decoder.vhd(31) " "Inferred latch for \"D\[22\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[23\] Decoder.vhd(31) " "Inferred latch for \"D\[23\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[24\] Decoder.vhd(31) " "Inferred latch for \"D\[24\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[25\] Decoder.vhd(31) " "Inferred latch for \"D\[25\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[26\] Decoder.vhd(31) " "Inferred latch for \"D\[26\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[27\] Decoder.vhd(31) " "Inferred latch for \"D\[27\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306377 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[28\] Decoder.vhd(31) " "Inferred latch for \"D\[28\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306378 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[29\] Decoder.vhd(31) " "Inferred latch for \"D\[29\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306378 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[30\] Decoder.vhd(31) " "Inferred latch for \"D\[30\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306378 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[31\] Decoder.vhd(31) " "Inferred latch for \"D\[31\]\" at Decoder.vhd(31)" {  } { { "../../src/Decoder.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Decoder.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306378 "|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg MIPSRegFile:REGFILE\|Reg:REG0 " "Elaborating entity \"Reg\" for hierarchy \"MIPSRegFile:REGFILE\|Reg:REG0\"" {  } { { "../../src/MIPSRegFile.vhd" "REG0" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi32t1 MIPSRegFile:REGFILE\|Multi32t1:MULTI0 " "Elaborating entity \"Multi32t1\" for hierarchy \"MIPSRegFile:REGFILE\|Multi32t1:MULTI0\"" {  } { { "../../src/MIPSRegFile.vhd" "MULTI0" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSRegFile.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306752 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D Multi32t1.vhd(69) " "Inferred latch for \"D\" at Multi32t1.vhd(69)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306757 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[0\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[0\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306757 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[1\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[1\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306757 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[2\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[2\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[3\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[3\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[4\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[4\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[5\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[5\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[6\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[6\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[7\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[7\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[8\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[8\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306758 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[9\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[9\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[10\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[10\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[11\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[11\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[12\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[12\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[13\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[13\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[14\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[14\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[15\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[15\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[16\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[16\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306759 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[17\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[17\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[18\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[18\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[19\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[19\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[20\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[20\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[21\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[21\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[22\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[22\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[23\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[23\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306760 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[24\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[24\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[25\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[25\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[26\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[26\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[27\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[27\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[28\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[28\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[29\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[29\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[30\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[30\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_oDd\[31\] Multi32t1.vhd(34) " "Inferred latch for \"s_oDd\[31\]\" at Multi32t1.vhd(34)" {  } { { "../../src/Multi32t1.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Multi32t1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195306761 "|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3t1_32 mux3t1_32:BRMUX1 " "Elaborating entity \"mux3t1_32\" for hierarchy \"mux3t1_32:BRMUX1\"" {  } { { "../../src/MIPS_Processor.vhd" "BRMUX1" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195306844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareEqual CompareEqual:EQUALS " "Elaborating entity \"CompareEqual\" for hierarchy \"CompareEqual:EQUALS\"" {  } { { "../../src/MIPS_Processor.vhd" "EQUALS" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_overflow CompareEqual.vhd(39) " "Verilog HDL or VHDL warning at CompareEqual.vhd(39): object \"s_overflow\" assigned a value but never read" {  } { { "../../src/CompareEqual.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307057 "|MIPS_Processor|CompareEqual:EQUALS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_carryout CompareEqual.vhd(39) " "Verilog HDL or VHDL warning at CompareEqual.vhd(39): object \"s_carryout\" assigned a value but never read" {  } { { "../../src/CompareEqual.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307057 "|MIPS_Processor|CompareEqual:EQUALS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_nEq CompareEqual.vhd(39) " "Verilog HDL or VHDL warning at CompareEqual.vhd(39): object \"s_nEq\" assigned a value but never read" {  } { { "../../src/CompareEqual.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307057 "|MIPS_Processor|CompareEqual:EQUALS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub CompareEqual:EQUALS\|Add_Sub:ADDSUB " "Elaborating entity \"Add_Sub\" for hierarchy \"CompareEqual:EQUALS\|Add_Sub:ADDSUB\"" {  } { { "../../src/CompareEqual.vhd" "ADDSUB" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307066 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "carryIn\[31..1\] Add_Sub.vhd(58) " "Using initial value X (don't care) for net \"carryIn\[31..1\]\" at Add_Sub.vhd(58)" {  } { { "../../src/Add_Sub.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" 58 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195307068 "|MIPS_Processor|CompareEqual:EQUALS|Add_Sub:ADDSUB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onescompliment_N CompareEqual:EQUALS\|Add_Sub:ADDSUB\|onescompliment_N:invert " "Elaborating entity \"onescompliment_N\" for hierarchy \"CompareEqual:EQUALS\|Add_Sub:ADDSUB\|onescompliment_N:invert\"" {  } { { "../../src/Add_Sub.vhd" "invert" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderN CompareEqual:EQUALS\|Add_Sub:ADDSUB\|fullAdderN:add " "Elaborating entity \"fullAdderN\" for hierarchy \"CompareEqual:EQUALS\|Add_Sub:ADDSUB\|fullAdderN:add\"" {  } { { "../../src/Add_Sub.vhd" "add" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder CompareEqual:EQUALS\|Add_Sub:ADDSUB\|fullAdderN:add\|fullAdder:\\loop1:0:rippleAdder " "Elaborating entity \"fullAdder\" for hierarchy \"CompareEqual:EQUALS\|Add_Sub:ADDSUB\|fullAdderN:add\|fullAdder:\\loop1:0:rippleAdder\"" {  } { { "../../src/fullAdderN.vhd" "\\loop1:0:rippleAdder" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdderN.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 CompareEqual:EQUALS\|Add_Sub:ADDSUB\|fullAdderN:add\|fullAdder:\\loop1:0:rippleAdder\|xorg2:g1xor2 " "Elaborating entity \"xorg2\" for hierarchy \"CompareEqual:EQUALS\|Add_Sub:ADDSUB\|fullAdderN:add\|fullAdder:\\loop1:0:rippleAdder\|xorg2:g1xor2\"" {  } { { "../../src/fullAdder.vhd" "g1xor2" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/fullAdder.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflowDetection CompareEqual:EQUALS\|Add_Sub:ADDSUB\|overflowDetection:overflow " "Elaborating entity \"overflowDetection\" for hierarchy \"CompareEqual:EQUALS\|Add_Sub:ADDSUB\|overflowDetection:overflow\"" {  } { { "../../src/Add_Sub.vhd" "overflow" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/Add_Sub.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norg32t1 CompareEqual:EQUALS\|norg32t1:EQUATOR " "Elaborating entity \"norg32t1\" for hierarchy \"CompareEqual:EQUALS\|norg32t1:EQUATOR\"" {  } { { "../../src/CompareEqual.vhd" "EQUATOR" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/CompareEqual.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSFetch MIPSFetch:FETCHLOGIC " "Elaborating entity \"MIPSFetch\" for hierarchy \"MIPSFetch:FETCHLOGIC\"" {  } { { "../../src/MIPS_Processor.vhd" "FETCHLOGIC" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCp4C MIPSFetch.vhd(96) " "Verilog HDL or VHDL warning at MIPSFetch.vhd(96): object \"PCp4C\" assigned a value but never read" {  } { { "../../src/MIPSFetch.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307341 "|MIPS_Processor|MIPSFetch:FETCHLOGIC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchC MIPSFetch.vhd(96) " "Verilog HDL or VHDL warning at MIPSFetch.vhd(96): object \"BranchC\" assigned a value but never read" {  } { { "../../src/MIPSFetch.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307341 "|MIPS_Processor|MIPSFetch:FETCHLOGIC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOTHALT MIPSFetch.vhd(96) " "Verilog HDL or VHDL warning at MIPSFetch.vhd(96): object \"NOTHALT\" assigned a value but never read" {  } { { "../../src/MIPSFetch.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307341 "|MIPS_Processor|MIPSFetch:FETCHLOGIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter2 MIPSFetch:FETCHLOGIC\|Shifter2:ImmShift2 " "Elaborating entity \"Shifter2\" for hierarchy \"MIPSFetch:FETCHLOGIC\|Shifter2:ImmShift2\"" {  } { { "../../src/MIPSFetch.vhd" "ImmShift2" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder MIPSFetch:FETCHLOGIC\|RippleCarryAdder:PCPLUS4 " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"MIPSFetch:FETCHLOGIC\|RippleCarryAdder:PCPLUS4\"" {  } { { "../../src/MIPSFetch.vhd" "PCPLUS4" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderSid MIPSFetch:FETCHLOGIC\|RippleCarryAdder:PCPLUS4\|FullAdderSid:ADDER0 " "Elaborating entity \"FullAdderSid\" for hierarchy \"MIPSFetch:FETCHLOGIC\|RippleCarryAdder:PCPLUS4\|FullAdderSid:ADDER0\"" {  } { { "../../src/RippleCarryAdder.vhd" "ADDER0" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/RippleCarryAdder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC MIPSFetch:FETCHLOGIC\|PC:PCREG " "Elaborating entity \"PC\" for hierarchy \"MIPSFetch:FETCHLOGIC\|PC:PCREG\"" {  } { { "../../src/MIPSFetch.vhd" "PCREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPSFetch.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCff MIPSFetch:FETCHLOGIC\|PC:PCREG\|PCff:FF22 " "Elaborating entity \"PCff\" for hierarchy \"MIPSFetch:FETCHLOGIC\|PC:PCREG\|PCff:FF22\"" {  } { { "../../src/PC.vhd" "FF22" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PC.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetection hazardDetection:HZRDDETECT " "Elaborating entity \"hazardDetection\" for hierarchy \"hazardDetection:HZRDDETECT\"" {  } { { "../../src/MIPS_Processor.vhd" "HZRDDETECT" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_Rs_Equal hazardDetection.vhd(37) " "Verilog HDL or VHDL warning at hazardDetection.vhd(37): object \"EX_MEM_Rs_Equal\" assigned a value but never read" {  } { { "../../src/hazardDetection.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/hazardDetection.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307859 "|MIPS_Processor|hazardDetection:HZRDDETECT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_Rt_Equal hazardDetection.vhd(37) " "Verilog HDL or VHDL warning at hazardDetection.vhd(37): object \"EX_MEM_Rt_Equal\" assigned a value but never read" {  } { { "../../src/hazardDetection.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/hazardDetection.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639195307859 "|MIPS_Processor|hazardDetection:HZRDDETECT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend16t32 Extend16t32:IMMEXTEND " "Elaborating entity \"Extend16t32\" for hierarchy \"Extend16t32:IMMEXTEND\"" {  } { { "../../src/MIPS_Processor.vhd" "IMMEXTEND" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMux controlMux:CTRLMUX " "Elaborating entity \"controlMux\" for hierarchy \"controlMux:CTRLMUX\"" {  } { { "../../src/MIPS_Processor.vhd" "CTRLMUX" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N controlMux:CTRLMUX\|mux2t1_N:G_multiplexer " "Elaborating entity \"mux2t1_N\" for hierarchy \"controlMux:CTRLMUX\|mux2t1_N:G_multiplexer\"" {  } { { "../../src/controlMux.vhd" "G_multiplexer" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/controlMux.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:IDEXREG " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:IDEXREG\"" {  } { { "../../src/MIPS_Processor.vhd" "IDEXREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg IDEX:IDEXREG\|Reg:IFIDREG " "Elaborating entity \"Reg\" for hierarchy \"IDEX:IDEXREG\|Reg:IFIDREG\"" {  } { { "../../src/IDEX.vhd" "IFIDREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/IDEX.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195307920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:MIPSALUCNTRL " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:MIPSALUCNTRL\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPSALUCNTRL" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MIPSALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MIPSALU\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPSALU" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308272 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_invOR ALU.vhd(114) " "VHDL Signal Declaration warning at ALU.vhd(114): used implicit default value for signal \"s_invOR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/ALU.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639195308273 "|MIPS_Processor|ALU:MIPSALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg32 ALU:MIPSALU\|andg32:full32andg " "Elaborating entity \"andg32\" for hierarchy \"ALU:MIPSALU\|andg32:full32andg\"" {  } { { "../../src/ALU.vhd" "full32andg" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org32 ALU:MIPSALU\|org32:full32org " "Elaborating entity \"org32\" for hierarchy \"ALU:MIPSALU\|org32:full32org\"" {  } { { "../../src/ALU.vhd" "full32org" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg32 ALU:MIPSALU\|xorg32:full32xorg " "Elaborating entity \"xorg32\" for hierarchy \"ALU:MIPSALU\|xorg32:full32xorg\"" {  } { { "../../src/ALU.vhd" "full32xorg" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelshifter ALU:MIPSALU\|barrelshifter:shifter " "Elaborating entity \"barrelshifter\" for hierarchy \"ALU:MIPSALU\|barrelshifter:shifter\"" {  } { { "../../src/ALU.vhd" "shifter" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxForALU ALU:MIPSALU\|MuxForALU:mux " "Elaborating entity \"MuxForALU\" for hierarchy \"ALU:MIPSALU\|MuxForALU:mux\"" {  } { { "../../src/ALU.vhd" "mux" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/ALU.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:FRWDUNIT " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:FRWDUNIT\"" {  } { { "../../src/MIPS_Processor.vhd" "FRWDUNIT" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "luiShifter luiShifter:LUISHIFT " "Elaborating entity \"luiShifter\" for hierarchy \"luiShifter:LUISHIFT\"" {  } { { "../../src/MIPS_Processor.vhd" "LUISHIFT" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:EXMEMREG " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:EXMEMREG\"" {  } { { "../../src/MIPS_Processor.vhd" "EXMEMREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195308998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg EXMEM:EXMEMREG\|Reg:IFIDREG " "Elaborating entity \"Reg\" for hierarchy \"EXMEM:EXMEMREG\|Reg:IFIDREG\"" {  } { { "../../src/EXMEM.vhd" "IFIDREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/EXMEM.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195309012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:MEMWBREG " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:MEMWBREG\"" {  } { { "../../src/MIPS_Processor.vhd" "MEMWBREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MIPS_Processor.vhd" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195309088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg MEMWB:MEMWBREG\|Reg:IFIDREG " "Elaborating entity \"Reg\" for hierarchy \"MEMWB:MEMWBREG\|Reg:IFIDREG\"" {  } { { "../../src/MEMWB.vhd" "IFIDREG" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/MEMWB.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195309102 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMEM\|ram " "RAM logic \"mem:IMEM\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1639195313953 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639195313953 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639195332119 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639195332119 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639195332119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:DMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:DMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195332270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:DMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:DMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639195332270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195332458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639195332458 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639195332458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ekm " "Found entity 1: shift_taps_ekm" {  } { { "db/shift_taps_ekm.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/shift_taps_ekm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/altsyncram_1961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639195332773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195332773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_ekm.tdf" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/internal/QuartusWork/db/shift_taps_ekm.tdf" 42 2 0 } } { "../../src/PCff.vhd" "" { Text "/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/test_hw/Framework/src/PCff.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639195336769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639195336769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639195351965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639195397788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639195397788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62965 " "Implemented 62965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639195400829 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639195400829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62800 " "Implemented 62800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639195400829 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639195400829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639195400829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639195400935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 22:03:20 2021 " "Processing ended: Fri Dec 10 22:03:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639195400935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639195400935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639195400935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639195400935 ""}
