\hypertarget{union__hw__rtc__war}{}\section{\+\_\+hw\+\_\+rtc\+\_\+war Union Reference}
\label{union__hw__rtc__war}\index{\+\_\+hw\+\_\+rtc\+\_\+war@{\+\_\+hw\+\_\+rtc\+\_\+war}}


H\+W\+\_\+\+R\+T\+C\+\_\+\+W\+AR -\/ R\+TC Write Access Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rtc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields}{\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__rtc__war_ae2290cc782e07a91975af6bb14c3b0c0}{}\label{union__hw__rtc__war_ae2290cc782e07a91975af6bb14c3b0c0}

\item 
struct \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields}{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rtc__war_a091032d1824d3450ffcca80b824d1fbf}{}\label{union__hw__rtc__war_a091032d1824d3450ffcca80b824d1fbf}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+T\+C\+\_\+\+W\+AR -\/ R\+TC Write Access Register (RW) 

Reset value\+: 0x000000\+F\+FU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
