cpu_debounce_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ip/cpu_debounce_0_0/sim/cpu_debounce_0_0.v,
cpu_isa_decoder_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ip/cpu_isa_decoder_0_0/sim/cpu_isa_decoder_0_0.v,
cpu_ssd_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ip/cpu_ssd_0_0/sim/cpu_ssd_0_0.v,
cpu_register_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ip/cpu_register_0_0/sim/cpu_register_0_0.v,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/b795/hdl/xbip_utils_v3_0_vh_rfs.vhd,
axi_utils_v2_0_vh_rfs.vhd,vhdl,axi_utils_v2_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_16,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd,
floating_point_v7_0_vh_rfs.vhd,vhdl,floating_point_v7_0_17,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/096f/hdl/floating_point_v7_0_vh_rfs.vhd,
xbip_dsp48_mult_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_mult_v3_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/490d/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd,
xbip_dsp48_multadd_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_multadd_v3_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd,
div_gen_v5_1_vh_rfs.vhd,vhdl,div_gen_v5_1_16,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/f5d9/hdl/div_gen_v5_1_vh_rfs.vhd,
alu_div_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu/ip/cpu_alu_0_0/src/alu_div_gen_0_0/sim/alu_div_gen_0_0.vhd,
alu_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu/ip/cpu_alu_0_0/src/alu_mult_gen_0_0/sim/alu_mult_gen_0_0.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,C:/Users/justi/OneDrive/Desktop/Spring 2021/CMPE415/HW/Justin_Loi_HW4/cpu/ip/cpu_alu_0_0/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,
alu_c_addsub_0_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu/ip/cpu_alu_0_0/src/alu_c_addsub_0_0/sim/alu_c_addsub_0_0.vhd,
alu_c_addsub_1_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu/ip/cpu_alu_0_0/src/alu_c_addsub_1_0/sim/alu_c_addsub_1_0.vhd,
alu_and16_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/sim/alu_and16_0_0.v,
alu_or16_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/sim/alu_or16_0_0.v,
alu_xor2_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/sim/alu_xor2_0_0.v,
and16.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/src/and16.v,
or16.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/src/or16.v,
xor16.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/src/xor16.v,
alu.v,verilog,xil_defaultlib,../../../bd/cpu/ipshared/4688/sim/alu.v,
cpu_alu_0_0.v,verilog,xil_defaultlib,../../../bd/cpu/ip/cpu_alu_0_0/sim/cpu_alu_0_0.v,
cpu_mux_0_2.v,verilog,xil_defaultlib,../../../bd/cpu/ip/cpu_mux_0_2/sim/cpu_mux_0_2.v,
cpu.v,verilog,xil_defaultlib,../../../bd/cpu/sim/cpu.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
