vendor_name = ModelSim
source_file = 1, D:/Quartus II/projects/pipeCPU/lpm_rom_irom.v
source_file = 1, D:/Quartus II/projects/pipeCPU/lpm_ram_dq_dram.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipeCPU.v
source_file = 1, D:/Quartus II/projects/pipeCPU/alu.v
source_file = 1, D:/Quartus II/projects/pipeCPU/regfile.v
source_file = 1, D:/Quartus II/projects/pipeCPU/mux4x32.v
source_file = 1, D:/Quartus II/projects/pipeCPU/mux2x32.v
source_file = 1, D:/Quartus II/projects/pipeCPU/mux2x5.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipepc.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipeif.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipeir.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipeid.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipe_cu.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipedereg.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipeexe.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipeemreg.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipemem.v
source_file = 1, D:/Quartus II/projects/pipeCPU/pipemwreg.v
source_file = 1, D:/Quartus II/projects/pipeCPU/sc_instmem.mif
source_file = 1, D:/Quartus II/projects/pipeCPU/sc_datamem.mif
source_file = 1, D:/Quartus II/projects/pipeCPU/sc_instmem.hex
source_file = 1, D:/Quartus II/projects/pipeCPU/sc_datamem.hex
source_file = 1, D:/Quartus II/projects/pipeSim/sim.v
source_file = 1, D:/Quartus II/projects/pipeCPU/db/pipeCPU.cbx.xml
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartus ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Quartus II/projects/pipeCPU/db/altsyncram_mpb1.tdf
source_file = 1, D:/Quartus II/projects/pipeCPU/db/altsyncram_38f1.tdf
design_name = pipeCPU
instance = comp, \CPU|exe_stage|ad4|y[2]~0 , CPU|exe_stage|ad4|y[2]~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~8 , CPU|exe_stage|pipe_alu|Add1~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~10 , CPU|exe_stage|pipe_alu|Add1~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~12 , CPU|exe_stage|pipe_alu|Add1~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~14 , CPU|exe_stage|pipe_alu|Add1~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~8 , CPU|exe_stage|pipe_alu|Add0~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~10 , CPU|exe_stage|pipe_alu|Add0~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~12 , CPU|exe_stage|pipe_alu|Add0~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~14 , CPU|exe_stage|pipe_alu|Add0~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add10~2 , CPU|exe_stage|pipe_alu|Add10~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add15~2 , CPU|exe_stage|pipe_alu|Add15~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add15~6 , CPU|exe_stage|pipe_alu|Add15~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add15~8 , CPU|exe_stage|pipe_alu|Add15~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add26~0 , CPU|exe_stage|pipe_alu|Add26~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add26~2 , CPU|exe_stage|pipe_alu|Add26~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add26~4 , CPU|exe_stage|pipe_alu|Add26~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add26~6 , CPU|exe_stage|pipe_alu|Add26~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add18~0 , CPU|exe_stage|pipe_alu|Add18~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add18~2 , CPU|exe_stage|pipe_alu|Add18~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add18~4 , CPU|exe_stage|pipe_alu|Add18~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add18~6 , CPU|exe_stage|pipe_alu|Add18~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add22~0 , CPU|exe_stage|pipe_alu|Add22~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add22~2 , CPU|exe_stage|pipe_alu|Add22~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add22~4 , CPU|exe_stage|pipe_alu|Add22~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add22~6 , CPU|exe_stage|pipe_alu|Add22~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add22~8 , CPU|exe_stage|pipe_alu|Add22~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add30~0 , CPU|exe_stage|pipe_alu|Add30~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add30~2 , CPU|exe_stage|pipe_alu|Add30~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add30~6 , CPU|exe_stage|pipe_alu|Add30~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add30~8 , CPU|exe_stage|pipe_alu|Add30~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[9]~14 , CPU|exe_stage|ad4|y[9]~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[11]~18 , CPU|exe_stage|ad4|y[11]~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[13]~22 , CPU|exe_stage|ad4|y[13]~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[19]~34 , CPU|exe_stage|ad4|y[19]~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[23]~42 , CPU|exe_stage|ad4|y[23]~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[25]~46 , CPU|exe_stage|ad4|y[25]~46, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[27]~50 , CPU|exe_stage|ad4|y[27]~50, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[28]~52 , CPU|exe_stage|ad4|y[28]~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[30]~56 , CPU|exe_stage|ad4|y[30]~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[31]~58 , CPU|exe_stage|ad4|y[31]~58, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~16 , CPU|exe_stage|pipe_alu|Add1~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~18 , CPU|exe_stage|pipe_alu|Add1~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~22 , CPU|exe_stage|pipe_alu|Add1~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~26 , CPU|exe_stage|pipe_alu|Add1~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~28 , CPU|exe_stage|pipe_alu|Add1~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~32 , CPU|exe_stage|pipe_alu|Add1~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~38 , CPU|exe_stage|pipe_alu|Add1~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~48 , CPU|exe_stage|pipe_alu|Add1~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~60 , CPU|exe_stage|pipe_alu|Add1~60, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~62 , CPU|exe_stage|pipe_alu|Add1~62, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~22 , CPU|exe_stage|pipe_alu|Add0~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~24 , CPU|exe_stage|pipe_alu|Add0~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~28 , CPU|exe_stage|pipe_alu|Add0~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~32 , CPU|exe_stage|pipe_alu|Add0~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~36 , CPU|exe_stage|pipe_alu|Add0~36, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~54 , CPU|exe_stage|pipe_alu|Add0~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~60 , CPU|exe_stage|pipe_alu|Add0~60, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~62 , CPU|exe_stage|pipe_alu|Add0~62, pipeCPU, 1
instance = comp, \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8 , CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a8, pipeCPU, 1
instance = comp, \CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0 , CPU|if_stage|instruction_mem|irom|altsyncram_component|auto_generated|ram_block1a0, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[5]~6 , CPU|if_stage|p4|y[5]~6, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[7]~10 , CPU|if_stage|p4|y[7]~10, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[10]~16 , CPU|if_stage|p4|y[10]~16, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[18]~32 , CPU|if_stage|p4|y[18]~32, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[21]~38 , CPU|if_stage|p4|y[21]~38, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[22]~40 , CPU|if_stage|p4|y[22]~40, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[30]~56 , CPU|if_stage|p4|y[30]~56, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[31]~58 , CPU|if_stage|p4|y[31]~58, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[6]~8 , CPU|id_stage|bpc[6]~8, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[9]~14 , CPU|id_stage|bpc[9]~14, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[10]~16 , CPU|id_stage|bpc[10]~16, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[11]~18 , CPU|id_stage|bpc[11]~18, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[12]~20 , CPU|id_stage|bpc[12]~20, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[13]~22 , CPU|id_stage|bpc[13]~22, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[15]~26 , CPU|id_stage|bpc[15]~26, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[17]~30 , CPU|id_stage|bpc[17]~30, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[18]~32 , CPU|id_stage|bpc[18]~32, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[21]~38 , CPU|id_stage|bpc[21]~38, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[23]~42 , CPU|id_stage|bpc[23]~42, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[26]~48 , CPU|id_stage|bpc[26]~48, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[28]~52 , CPU|id_stage|bpc[28]~52, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[29]~54 , CPU|id_stage|bpc[29]~54, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[30]~56 , CPU|id_stage|bpc[30]~56, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[31]~58 , CPU|id_stage|bpc[31]~58, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[7] , CPU|de_reg|eimm[7], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~11 , CPU|exe_stage|pipe_alu|ShiftLeft0~11, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[5] , CPU|de_reg|eimm[5], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~13 , CPU|exe_stage|pipe_alu|ShiftLeft0~13, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~14 , CPU|exe_stage|pipe_alu|ShiftLeft0~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~26 , CPU|exe_stage|pipe_alu|ShiftRight1~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~17 , CPU|exe_stage|pipe_alu|ShiftLeft0~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~21 , CPU|exe_stage|pipe_alu|ShiftLeft0~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~31 , CPU|exe_stage|pipe_alu|ShiftRight1~31, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~21 , CPU|exe_stage|pipe_alu|ShiftRight0~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~36 , CPU|exe_stage|pipe_alu|ShiftRight1~36, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[7] , CPU|de_reg|epc4[7], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[5] , CPU|de_reg|epc4[5], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~32 , CPU|exe_stage|judge_ealu|y[7]~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~33 , CPU|exe_stage|judge_ealu|y[7]~33, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~34 , CPU|exe_stage|judge_ealu|y[7]~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~35 , CPU|exe_stage|judge_ealu|y[7]~35, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~43 , CPU|exe_stage|pipe_alu|ShiftRight1~43, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~41 , CPU|exe_stage|judge_ealu|y[6]~41, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~42 , CPU|exe_stage|judge_ealu|y[6]~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~43 , CPU|exe_stage|judge_ealu|y[6]~43, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~36 , CPU|exe_stage|pipe_alu|ShiftLeft0~36, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~45 , CPU|exe_stage|judge_ealu|y[5]~45, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~46 , CPU|exe_stage|judge_ealu|y[5]~46, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~130 , CPU|exe_stage|pipe_alu|s~130, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~47 , CPU|exe_stage|judge_ealu|y[5]~47, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~48 , CPU|exe_stage|judge_ealu|y[5]~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~134 , CPU|exe_stage|pipe_alu|s~134, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add12~0 , CPU|exe_stage|pipe_alu|Add12~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add12~1 , CPU|exe_stage|pipe_alu|Add12~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add8~1 , CPU|exe_stage|pipe_alu|Add8~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add3~1 , CPU|exe_stage|pipe_alu|Add3~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add7~1 , CPU|exe_stage|pipe_alu|Add7~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add7~3 , CPU|exe_stage|pipe_alu|Add7~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add24~0 , CPU|exe_stage|pipe_alu|Add24~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[27]~15 , CPU|exe_stage|muxa|y[27]~15, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add28~0 , CPU|exe_stage|pipe_alu|Add28~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add24~1 , CPU|exe_stage|pipe_alu|Add24~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add28~1 , CPU|exe_stage|pipe_alu|Add28~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add24~2 , CPU|exe_stage|pipe_alu|Add24~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add20~0 , CPU|exe_stage|pipe_alu|Add20~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~139 , CPU|exe_stage|pipe_alu|s~139, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add16~0 , CPU|exe_stage|pipe_alu|Add16~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add16~1 , CPU|exe_stage|pipe_alu|Add16~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~51 , CPU|exe_stage|judge_ealu|y[5]~51, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~52 , CPU|exe_stage|judge_ealu|y[5]~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~54 , CPU|exe_stage|pipe_alu|ShiftRight0~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~55 , CPU|exe_stage|pipe_alu|ShiftRight0~55, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~60 , CPU|exe_stage|pipe_alu|ShiftRight0~60, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~61 , CPU|exe_stage|pipe_alu|ShiftRight0~61, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~63 , CPU|exe_stage|pipe_alu|ShiftRight0~63, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~56 , CPU|exe_stage|judge_ealu|y[4]~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~57 , CPU|exe_stage|judge_ealu|y[4]~57, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~60 , CPU|exe_stage|judge_ealu|y[4]~60, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~61 , CPU|exe_stage|judge_ealu|y[4]~61, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~65 , CPU|exe_stage|judge_ealu|y[2]~65, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~42 , CPU|exe_stage|pipe_alu|ShiftLeft0~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~65 , CPU|exe_stage|pipe_alu|ShiftRight1~65, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~80 , CPU|exe_stage|judge_ealu|y[2]~80, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~43 , CPU|exe_stage|pipe_alu|ShiftLeft0~43, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~71 , CPU|exe_stage|pipe_alu|ShiftRight1~71, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~72 , CPU|exe_stage|pipe_alu|ShiftRight1~72, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~75 , CPU|exe_stage|pipe_alu|ShiftRight1~75, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~87 , CPU|exe_stage|judge_ealu|y[3]~87, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~75 , CPU|exe_stage|pipe_alu|ShiftRight0~75, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~88 , CPU|exe_stage|judge_ealu|y[3]~88, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~92 , CPU|exe_stage|judge_ealu|y[3]~92, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always2~0 , CPU|id_stage|fw_instance|always2~0, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwdb[1]~0 , CPU|id_stage|fw_instance|fwdb[1]~0, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always2~3 , CPU|id_stage|fw_instance|always2~3, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always1~4 , CPU|id_stage|fw_instance|always1~4, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always2~4 , CPU|id_stage|fw_instance|always2~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~0 , CPU|id_stage|data_b|Mux29~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~2 , CPU|id_stage|data_b|Mux29~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~3 , CPU|id_stage|data_b|Mux29~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][2] , CPU|id_stage|rf|register[19][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~17 , CPU|id_stage|data_b|Mux28~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~18 , CPU|id_stage|data_b|Mux28~18, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwda[1]~0 , CPU|id_stage|fw_instance|fwda[1]~0, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwda[1]~1 , CPU|id_stage|fw_instance|fwda[1]~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~2 , CPU|id_stage|data_a|Mux31~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~3 , CPU|id_stage|data_a|Mux31~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][0] , CPU|id_stage|rf|register[23][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][0] , CPU|id_stage|rf|register[19][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~7 , CPU|id_stage|data_a|Mux31~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~8 , CPU|id_stage|data_a|Mux31~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][0] , CPU|id_stage|rf|register[15][0], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~14 , CPU|exe_stage|pipe_alu|Mux31~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~15 , CPU|exe_stage|pipe_alu|Mux31~15, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~16 , CPU|exe_stage|pipe_alu|Mux31~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~4 , CPU|id_stage|data_a|Mux7~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][1] , CPU|id_stage|rf|register[21][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][1] , CPU|id_stage|rf|register[17][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~2 , CPU|id_stage|data_a|Mux30~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~3 , CPU|id_stage|data_a|Mux30~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][1] , CPU|id_stage|rf|register[13][1], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~140 , CPU|exe_stage|pipe_alu|s~140, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~1 , CPU|exe_stage|pipe_alu|Mux30~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~5 , CPU|exe_stage|pipe_alu|Mux30~5, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~6 , CPU|exe_stage|pipe_alu|Mux30~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~76 , CPU|exe_stage|pipe_alu|ShiftRight1~76, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~83 , CPU|exe_stage|pipe_alu|ShiftRight0~83, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[1] , CPU|de_reg|epc4[1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~0 , CPU|id_stage|data_b|Mux31~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~9 , CPU|id_stage|data_b|Mux31~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~17 , CPU|id_stage|data_b|Mux31~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~18 , CPU|id_stage|data_b|Mux31~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~2 , CPU|id_stage|data_b|Mux30~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~17 , CPU|id_stage|data_b|Mux30~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~18 , CPU|id_stage|data_b|Mux30~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][4] , CPU|id_stage|rf|register[1][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~0 , CPU|id_stage|data_b|Mux25~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~1 , CPU|id_stage|data_b|Mux25~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~2 , CPU|id_stage|data_b|Mux25~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~3 , CPU|id_stage|data_b|Mux25~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~4 , CPU|id_stage|data_b|Mux26~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~5 , CPU|id_stage|data_b|Mux26~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][5] , CPU|id_stage|rf|register[22][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~12 , CPU|id_stage|data_b|Mux26~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~13 , CPU|id_stage|data_b|Mux26~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~7 , CPU|id_stage|data_b|Mux24~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~8 , CPU|id_stage|data_b|Mux24~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~14 , CPU|id_stage|data_b|Mux24~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][7] , CPU|id_stage|rf|register[15][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~7 , CPU|id_stage|data_a|Mux29~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~14 , CPU|id_stage|data_a|Mux29~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~7 , CPU|id_stage|data_b|Mux0~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~8 , CPU|id_stage|data_b|Mux0~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][31] , CPU|id_stage|rf|register[9][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][31] , CPU|id_stage|rf|register[10][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][31] , CPU|id_stage|rf|register[8][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~10 , CPU|id_stage|data_b|Mux0~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][31] , CPU|id_stage|rf|register[11][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~11 , CPU|id_stage|data_b|Mux0~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][31] , CPU|id_stage|rf|register[6][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][31] , CPU|id_stage|rf|register[5][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][31] , CPU|id_stage|rf|register[4][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~12 , CPU|id_stage|data_b|Mux0~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][31] , CPU|id_stage|rf|register[7][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~13 , CPU|id_stage|data_b|Mux0~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][31] , CPU|id_stage|rf|register[2][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][31] , CPU|id_stage|rf|register[1][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~14 , CPU|id_stage|data_b|Mux0~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][31] , CPU|id_stage|rf|register[3][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~15 , CPU|id_stage|data_b|Mux0~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~16 , CPU|id_stage|data_b|Mux0~16, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[31] , CPU|de_reg|epc4[31], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[27] , CPU|de_reg|epc4[27], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[25] , CPU|de_reg|epc4[25], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[24] , CPU|de_reg|epc4[24], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[22] , CPU|de_reg|epc4[22], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[21] , CPU|de_reg|epc4[21], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[18] , CPU|de_reg|epc4[18], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[16] , CPU|de_reg|epc4[16], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[15] , CPU|de_reg|epc4[15], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[11] , CPU|de_reg|epc4[11], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[10] , CPU|de_reg|epc4[10], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~45 , CPU|exe_stage|pipe_alu|ShiftLeft0~45, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~54 , CPU|exe_stage|pipe_alu|ShiftLeft0~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~55 , CPU|exe_stage|pipe_alu|ShiftLeft0~55, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~56 , CPU|exe_stage|pipe_alu|ShiftLeft0~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~61 , CPU|exe_stage|pipe_alu|ShiftLeft0~61, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~64 , CPU|exe_stage|pipe_alu|ShiftLeft0~64, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[20]~29 , CPU|exe_stage|muxb|y[20]~29, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[13]~27 , CPU|exe_stage|muxa|y[13]~27, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~4 , CPU|exe_stage|pipe_alu|Mux0~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~5 , CPU|exe_stage|pipe_alu|Mux0~5, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~6 , CPU|exe_stage|pipe_alu|Mux0~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][28] , CPU|id_stage|rf|register[9][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][28] , CPU|id_stage|rf|register[10][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][28] , CPU|id_stage|rf|register[8][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~10 , CPU|id_stage|data_b|Mux3~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][28] , CPU|id_stage|rf|register[11][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~11 , CPU|id_stage|data_b|Mux3~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~12 , CPU|id_stage|data_b|Mux3~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][28] , CPU|id_stage|rf|register[7][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~13 , CPU|id_stage|data_b|Mux3~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~14 , CPU|id_stage|data_b|Mux3~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][28] , CPU|id_stage|rf|register[3][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~15 , CPU|id_stage|data_b|Mux3~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~16 , CPU|id_stage|data_b|Mux3~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~104 , CPU|exe_stage|judge_ealu|y[28]~104, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~68 , CPU|exe_stage|pipe_alu|ShiftLeft0~68, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~69 , CPU|exe_stage|pipe_alu|ShiftLeft0~69, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~108 , CPU|exe_stage|judge_ealu|y[28]~108, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~75 , CPU|exe_stage|pipe_alu|ShiftLeft0~75, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~76 , CPU|exe_stage|pipe_alu|ShiftLeft0~76, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~116 , CPU|exe_stage|judge_ealu|y[28]~116, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~0 , CPU|id_stage|data_b|Mux4~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~1 , CPU|id_stage|data_b|Mux4~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~2 , CPU|id_stage|data_b|Mux4~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~3 , CPU|id_stage|data_b|Mux4~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][27] , CPU|id_stage|rf|register[22][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][27] , CPU|id_stage|rf|register[3][27], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~122 , CPU|exe_stage|judge_ealu|y[27]~122, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~85 , CPU|exe_stage|pipe_alu|ShiftLeft0~85, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~86 , CPU|exe_stage|pipe_alu|ShiftLeft0~86, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~123 , CPU|exe_stage|judge_ealu|y[27]~123, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~124 , CPU|exe_stage|judge_ealu|y[27]~124, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~126 , CPU|exe_stage|judge_ealu|y[27]~126, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~127 , CPU|exe_stage|judge_ealu|y[27]~127, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~129 , CPU|exe_stage|judge_ealu|y[27]~129, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~130 , CPU|exe_stage|judge_ealu|y[27]~130, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~4 , CPU|id_stage|data_b|Mux1~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][30] , CPU|id_stage|rf|register[31][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][30] , CPU|id_stage|rf|register[10][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][30] , CPU|id_stage|rf|register[8][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~10 , CPU|id_stage|data_b|Mux1~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~14 , CPU|id_stage|data_b|Mux1~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~17 , CPU|id_stage|data_b|Mux1~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~18 , CPU|id_stage|data_b|Mux1~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~90 , CPU|exe_stage|pipe_alu|ShiftLeft0~90, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~4 , CPU|exe_stage|pipe_alu|Mux1~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~5 , CPU|exe_stage|pipe_alu|Mux1~5, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~6 , CPU|exe_stage|pipe_alu|Mux1~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~91 , CPU|exe_stage|pipe_alu|ShiftLeft0~91, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~96 , CPU|exe_stage|pipe_alu|ShiftLeft0~96, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~97 , CPU|exe_stage|pipe_alu|ShiftLeft0~97, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~13 , CPU|exe_stage|pipe_alu|Mux1~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~0 , CPU|id_stage|data_b|Mux2~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~2 , CPU|id_stage|data_b|Mux2~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][29] , CPU|id_stage|rf|register[29][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~3 , CPU|id_stage|data_b|Mux2~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][29] , CPU|id_stage|rf|register[13][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][29] , CPU|id_stage|rf|register[14][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][29] , CPU|id_stage|rf|register[12][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~17 , CPU|id_stage|data_b|Mux2~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][29] , CPU|id_stage|rf|register[15][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~18 , CPU|id_stage|data_b|Mux2~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~104 , CPU|exe_stage|pipe_alu|ShiftLeft0~104, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~105 , CPU|exe_stage|pipe_alu|ShiftLeft0~105, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~133 , CPU|exe_stage|judge_ealu|y[29]~133, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~109 , CPU|exe_stage|pipe_alu|ShiftLeft0~109, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~110 , CPU|exe_stage|pipe_alu|ShiftLeft0~110, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~113 , CPU|exe_stage|pipe_alu|ShiftLeft0~113, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][26] , CPU|id_stage|rf|register[28][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~10 , CPU|id_stage|data_b|Mux5~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][26] , CPU|id_stage|rf|register[14][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][26] , CPU|id_stage|rf|register[13][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~17 , CPU|id_stage|data_b|Mux5~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~18 , CPU|id_stage|data_b|Mux5~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][24] , CPU|id_stage|rf|register[22][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~0 , CPU|id_stage|data_b|Mux7~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~1 , CPU|id_stage|data_b|Mux7~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][24] , CPU|id_stage|rf|register[14][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][24] , CPU|id_stage|rf|register[12][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~17 , CPU|id_stage|data_b|Mux7~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~18 , CPU|id_stage|data_b|Mux7~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~121 , CPU|exe_stage|pipe_alu|ShiftLeft0~121, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][25] , CPU|id_stage|rf|register[11][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][25] , CPU|id_stage|rf|register[22][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][25] , CPU|id_stage|rf|register[28][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][25] , CPU|id_stage|rf|register[7][25], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~160 , CPU|exe_stage|judge_ealu|y[25]~160, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][23] , CPU|id_stage|rf|register[31][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][23] , CPU|id_stage|rf|register[13][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][23] , CPU|id_stage|rf|register[14][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][23] , CPU|id_stage|rf|register[12][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~17 , CPU|id_stage|data_b|Mux8~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][23] , CPU|id_stage|rf|register[15][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~18 , CPU|id_stage|data_b|Mux8~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~127 , CPU|exe_stage|pipe_alu|ShiftLeft0~127, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~128 , CPU|exe_stage|pipe_alu|ShiftLeft0~128, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~171 , CPU|exe_stage|judge_ealu|y[23]~171, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~172 , CPU|exe_stage|judge_ealu|y[23]~172, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~174 , CPU|exe_stage|judge_ealu|y[23]~174, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~175 , CPU|exe_stage|judge_ealu|y[23]~175, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~0 , CPU|id_stage|data_a|Mux1~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~1 , CPU|id_stage|data_a|Mux1~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~2 , CPU|id_stage|data_a|Mux1~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~3 , CPU|id_stage|data_a|Mux1~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~7 , CPU|id_stage|data_a|Mux2~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~17 , CPU|id_stage|data_a|Mux2~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~18 , CPU|id_stage|data_a|Mux2~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~0 , CPU|id_stage|data_a|Mux3~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~1 , CPU|id_stage|data_a|Mux3~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~17 , CPU|id_stage|data_a|Mux3~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~0 , CPU|id_stage|data_a|Mux4~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~1 , CPU|id_stage|data_a|Mux4~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~4 , CPU|id_stage|data_a|Mux4~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~2 , CPU|id_stage|data_a|Mux5~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~3 , CPU|id_stage|data_a|Mux5~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~0 , CPU|id_stage|data_a|Mux6~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~1 , CPU|id_stage|data_a|Mux6~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~10 , CPU|id_stage|data_a|Mux6~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~11 , CPU|id_stage|data_a|Mux6~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~12 , CPU|id_stage|data_a|Mux6~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~13 , CPU|id_stage|data_a|Mux6~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~14 , CPU|id_stage|data_a|Mux6~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~15 , CPU|id_stage|data_a|Mux6~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~16 , CPU|id_stage|data_a|Mux6~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~12 , CPU|id_stage|data_a|Mux7~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~13 , CPU|id_stage|data_a|Mux7~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~18 , CPU|id_stage|data_a|Mux7~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~19 , CPU|id_stage|data_a|Mux7~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~20 , CPU|id_stage|data_a|Mux7~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~21 , CPU|id_stage|data_a|Mux7~21, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~23 , CPU|id_stage|data_a|Mux7~23, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~7 , CPU|id_stage|data_a|Mux8~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~8 , CPU|id_stage|data_a|Mux8~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~17 , CPU|id_stage|data_a|Mux8~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~18 , CPU|id_stage|data_a|Mux8~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][22] , CPU|id_stage|rf|register[9][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][22] , CPU|id_stage|rf|register[8][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~0 , CPU|id_stage|data_a|Mux9~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][22] , CPU|id_stage|rf|register[13][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][22] , CPU|id_stage|rf|register[14][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][22] , CPU|id_stage|rf|register[12][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~17 , CPU|id_stage|data_a|Mux9~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][22] , CPU|id_stage|rf|register[15][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~18 , CPU|id_stage|data_a|Mux9~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][21] , CPU|id_stage|rf|register[22][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~0 , CPU|id_stage|data_a|Mux10~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~1 , CPU|id_stage|data_a|Mux10~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][21] , CPU|id_stage|rf|register[10][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][21] , CPU|id_stage|rf|register[8][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~10 , CPU|id_stage|data_a|Mux10~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][21] , CPU|id_stage|rf|register[3][21], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~187 , CPU|exe_stage|judge_ealu|y[21]~187, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~188 , CPU|exe_stage|judge_ealu|y[21]~188, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][19] , CPU|id_stage|rf|register[25][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~2 , CPU|id_stage|data_a|Mux12~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~3 , CPU|id_stage|data_a|Mux12~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][19] , CPU|id_stage|rf|register[23][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][19] , CPU|id_stage|rf|register[5][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][19] , CPU|id_stage|rf|register[14][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][19] , CPU|id_stage|rf|register[12][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~17 , CPU|id_stage|data_a|Mux12~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~194 , CPU|exe_stage|judge_ealu|y[19]~194, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~195 , CPU|exe_stage|judge_ealu|y[19]~195, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][18] , CPU|id_stage|rf|register[27][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][18] , CPU|id_stage|rf|register[10][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][18] , CPU|id_stage|rf|register[8][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~10 , CPU|id_stage|data_a|Mux13~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~201 , CPU|exe_stage|judge_ealu|y[18]~201, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~0 , CPU|id_stage|data_a|Mux23~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][8] , CPU|id_stage|rf|register[11][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~1 , CPU|id_stage|data_a|Mux23~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~211 , CPU|exe_stage|judge_ealu|y[8]~211, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~212 , CPU|exe_stage|judge_ealu|y[8]~212, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~214 , CPU|exe_stage|judge_ealu|y[14]~214, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~0 , CPU|id_stage|data_a|Mux0~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~10 , CPU|id_stage|data_a|Mux0~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~11 , CPU|id_stage|data_a|Mux0~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~12 , CPU|id_stage|data_a|Mux0~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~13 , CPU|id_stage|data_a|Mux0~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~14 , CPU|id_stage|data_a|Mux0~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~15 , CPU|id_stage|data_a|Mux0~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~16 , CPU|id_stage|data_a|Mux0~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~6 , CPU|id_stage|data_a|Mux11~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~0 , CPU|id_stage|data_a|Mux14~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~1 , CPU|id_stage|data_a|Mux14~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][17] , CPU|id_stage|rf|register[27][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~9 , CPU|id_stage|data_a|Mux14~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~10 , CPU|id_stage|data_a|Mux14~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][17] , CPU|id_stage|rf|register[3][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~10 , CPU|id_stage|data_a|Mux15~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~5 , CPU|exe_stage|pipe_alu|Mux15~5, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~6 , CPU|exe_stage|pipe_alu|Mux15~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~7 , CPU|exe_stage|pipe_alu|Mux15~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~9 , CPU|exe_stage|pipe_alu|Mux15~9, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~10 , CPU|exe_stage|pipe_alu|Mux15~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][15] , CPU|id_stage|rf|register[9][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~0 , CPU|id_stage|data_a|Mux16~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~1 , CPU|id_stage|data_a|Mux16~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][15] , CPU|id_stage|rf|register[30][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][15] , CPU|id_stage|rf|register[27][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~9 , CPU|id_stage|data_a|Mux16~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~10 , CPU|id_stage|data_a|Mux16~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~8 , CPU|exe_stage|pipe_alu|Mux16~8, pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[14]~25 , CPU|mem_stage|mem_io_mux|y[14]~25, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][14] , CPU|id_stage|rf|register[22][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~0 , CPU|id_stage|data_a|Mux17~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~1 , CPU|id_stage|data_a|Mux17~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][14] , CPU|id_stage|rf|register[29][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~4 , CPU|id_stage|data_a|Mux17~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][14] , CPU|id_stage|rf|register[28][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~5 , CPU|id_stage|data_a|Mux17~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][14] , CPU|id_stage|rf|register[23][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][14] , CPU|id_stage|rf|register[19][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~7 , CPU|id_stage|data_a|Mux17~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][14] , CPU|id_stage|rf|register[13][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~17 , CPU|id_stage|data_a|Mux17~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~235 , CPU|exe_stage|judge_ealu|y[14]~235, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~236 , CPU|exe_stage|judge_ealu|y[14]~236, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~87 , CPU|exe_stage|pipe_alu|ShiftRight1~87, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~238 , CPU|exe_stage|judge_ealu|y[14]~238, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~239 , CPU|exe_stage|judge_ealu|y[14]~239, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][13] , CPU|id_stage|rf|register[9][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~0 , CPU|id_stage|data_a|Mux18~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][13] , CPU|id_stage|rf|register[25][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][13] , CPU|id_stage|rf|register[27][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][13] , CPU|id_stage|rf|register[23][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][13] , CPU|id_stage|rf|register[19][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~9 , CPU|id_stage|data_a|Mux18~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][13] , CPU|id_stage|rf|register[31][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~10 , CPU|id_stage|data_a|Mux18~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][13] , CPU|id_stage|rf|register[5][13], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~248 , CPU|exe_stage|judge_ealu|y[13]~248, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][12] , CPU|id_stage|rf|register[22][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~0 , CPU|id_stage|data_a|Mux19~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~1 , CPU|id_stage|data_a|Mux19~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~17 , CPU|id_stage|data_a|Mux19~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][12] , CPU|id_stage|rf|register[15][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~18 , CPU|id_stage|data_a|Mux19~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~254 , CPU|exe_stage|judge_ealu|y[12]~254, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~0 , CPU|id_stage|data_a|Mux21~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~1 , CPU|id_stage|data_a|Mux21~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][10] , CPU|id_stage|rf|register[31][10], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~262 , CPU|exe_stage|judge_ealu|y[10]~262, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~0 , CPU|id_stage|data_a|Mux22~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~10 , CPU|id_stage|data_a|Mux22~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~11 , CPU|id_stage|data_a|Mux22~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~12 , CPU|id_stage|data_a|Mux22~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~13 , CPU|id_stage|data_a|Mux22~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~14 , CPU|id_stage|data_a|Mux22~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][9] , CPU|id_stage|rf|register[3][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~15 , CPU|id_stage|data_a|Mux22~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~16 , CPU|id_stage|data_a|Mux22~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][11] , CPU|id_stage|rf|register[22][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][11] , CPU|id_stage|rf|register[9][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~14 , CPU|id_stage|data_a|Mux20~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][11] , CPU|id_stage|rf|register[13][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][11] , CPU|id_stage|rf|register[12][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~17 , CPU|id_stage|data_a|Mux20~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~275 , CPU|exe_stage|judge_ealu|y[11]~275, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~276 , CPU|exe_stage|judge_ealu|y[11]~276, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~277 , CPU|exe_stage|judge_ealu|y[11]~277, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~0 , CPU|id_stage|data_a|Mux24~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~1 , CPU|id_stage|data_a|Mux24~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~17 , CPU|id_stage|data_a|Mux24~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~18 , CPU|id_stage|data_a|Mux24~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~4 , CPU|id_stage|data_a|Mux27~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~5 , CPU|id_stage|data_a|Mux27~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~6 , CPU|id_stage|data_a|Mux27~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~7 , CPU|id_stage|data_a|Mux27~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~8 , CPU|id_stage|data_a|Mux27~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~9 , CPU|id_stage|data_a|Mux27~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~2 , CPU|id_stage|data_b|Mux23~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~9 , CPU|id_stage|data_b|Mux23~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~10 , CPU|id_stage|data_b|Mux23~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~17 , CPU|id_stage|data_b|Mux23~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~17 , CPU|id_stage|data_b|Mux22~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~18 , CPU|id_stage|data_b|Mux22~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~9 , CPU|id_stage|data_b|Mux17~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~10 , CPU|id_stage|data_b|Mux17~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~7 , CPU|id_stage|data_b|Mux18~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~8 , CPU|id_stage|data_b|Mux18~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~17 , CPU|id_stage|data_b|Mux18~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~0 , CPU|id_stage|data_b|Mux20~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~1 , CPU|id_stage|data_b|Mux20~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~17 , CPU|id_stage|data_b|Mux20~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~18 , CPU|id_stage|data_b|Mux20~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~0 , CPU|id_stage|data_b|Mux9~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~17 , CPU|id_stage|data_b|Mux9~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~18 , CPU|id_stage|data_b|Mux9~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~7 , CPU|id_stage|data_b|Mux10~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~10 , CPU|id_stage|data_b|Mux10~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~11 , CPU|id_stage|data_b|Mux10~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~12 , CPU|id_stage|data_b|Mux10~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~13 , CPU|id_stage|data_b|Mux10~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~14 , CPU|id_stage|data_b|Mux10~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~15 , CPU|id_stage|data_b|Mux10~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~16 , CPU|id_stage|data_b|Mux10~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~7 , CPU|id_stage|data_b|Mux12~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~8 , CPU|id_stage|data_b|Mux12~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~10 , CPU|id_stage|data_b|Mux12~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~14 , CPU|id_stage|data_b|Mux12~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~17 , CPU|id_stage|data_b|Mux12~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~18 , CPU|id_stage|data_b|Mux12~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~0 , CPU|id_stage|data_b|Mux13~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~1 , CPU|id_stage|data_b|Mux13~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~2 , CPU|id_stage|data_b|Mux13~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~3 , CPU|id_stage|data_b|Mux13~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~9 , CPU|id_stage|data_b|Mux15~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~10 , CPU|id_stage|data_b|Mux15~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~0 , CPU|id_stage|data_b|Mux16~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~1 , CPU|id_stage|data_b|Mux16~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~14 , CPU|id_stage|data_b|Mux16~14, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[7] , CPU|inst_reg|dpc4[7], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[5] , CPU|inst_reg|dpc4[5], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|wmem~0 , CPU|id_stage|cu|wmem~0, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~0 , CPU|id_stage|a_equ_b|Equal0~0, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~5 , CPU|id_stage|a_equ_b|Equal0~5, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~13 , CPU|id_stage|a_equ_b|Equal0~13, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~15 , CPU|id_stage|a_equ_b|Equal0~15, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~19 , CPU|id_stage|a_equ_b|Equal0~19, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|regrt~0 , CPU|id_stage|cu|regrt~0, pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_we , CPU|mem_stage|mem_we, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|wreg~0 , CPU|id_stage|cu|wreg~0, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[2] , CPU|mw_reg|walu[2], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[3] , CPU|mw_reg|walu[3], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[0] , CPU|mw_reg|wmo[0], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[1] , CPU|inst_reg|dpc4[1], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[6] , CPU|mw_reg|wmo[6], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[31] , CPU|inst_reg|dpc4[31], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[22] , CPU|inst_reg|dpc4[22], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[21] , CPU|inst_reg|dpc4[21], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[18] , CPU|inst_reg|dpc4[18], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[10] , CPU|inst_reg|dpc4[10], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[27] , CPU|mw_reg|wmo[27], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[25] , CPU|mw_reg|wmo[25], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[19] , CPU|mw_reg|walu[19], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[8] , CPU|mw_reg|walu[8], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[14] , CPU|mw_reg|wmo[14], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[13] , CPU|mw_reg|walu[13], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[12] , CPU|mw_reg|wmo[12], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[9] , CPU|mw_reg|walu[9], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[1] , CPU|prog_cnt|test|q[1], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[31] , CPU|prog_cnt|test|q[31], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[29] , CPU|prog_cnt|test|q[29], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[28] , CPU|prog_cnt|test|q[28], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[26] , CPU|prog_cnt|test|q[26], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[23] , CPU|prog_cnt|test|q[23], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[21] , CPU|prog_cnt|test|q[21], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[18] , CPU|prog_cnt|test|q[18], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[17] , CPU|prog_cnt|test|q[17], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[13] , CPU|prog_cnt|test|q[13], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[12] , CPU|prog_cnt|test|q[12], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[11] , CPU|prog_cnt|test|q[11], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[10] , CPU|prog_cnt|test|q[10], pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux31~0 , CPU|if_stage|nextpc|Mux31~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux30~0 , CPU|if_stage|nextpc|Mux30~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux30~1 , CPU|if_stage|nextpc|Mux30~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux0~0 , CPU|if_stage|nextpc|Mux0~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux0~1 , CPU|if_stage|nextpc|Mux0~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux2~0 , CPU|if_stage|nextpc|Mux2~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux2~1 , CPU|if_stage|nextpc|Mux2~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux3~0 , CPU|if_stage|nextpc|Mux3~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux3~1 , CPU|if_stage|nextpc|Mux3~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux5~0 , CPU|if_stage|nextpc|Mux5~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux5~1 , CPU|if_stage|nextpc|Mux5~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux8~0 , CPU|if_stage|nextpc|Mux8~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux8~1 , CPU|if_stage|nextpc|Mux8~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux10~0 , CPU|if_stage|nextpc|Mux10~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux10~1 , CPU|if_stage|nextpc|Mux10~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux13~0 , CPU|if_stage|nextpc|Mux13~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux13~1 , CPU|if_stage|nextpc|Mux13~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux14~0 , CPU|if_stage|nextpc|Mux14~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux14~1 , CPU|if_stage|nextpc|Mux14~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux18~0 , CPU|if_stage|nextpc|Mux18~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux18~1 , CPU|if_stage|nextpc|Mux18~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux19~0 , CPU|if_stage|nextpc|Mux19~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux19~1 , CPU|if_stage|nextpc|Mux19~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux20~0 , CPU|if_stage|nextpc|Mux20~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux20~1 , CPU|if_stage|nextpc|Mux20~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux21~0 , CPU|if_stage|nextpc|Mux21~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux21~1 , CPU|if_stage|nextpc|Mux21~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~144 , CPU|exe_stage|pipe_alu|s~144, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~146 , CPU|exe_stage|pipe_alu|s~146, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~148 , CPU|exe_stage|pipe_alu|s~148, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~154 , CPU|exe_stage|pipe_alu|s~154, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~155 , CPU|exe_stage|pipe_alu|s~155, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~157 , CPU|exe_stage|pipe_alu|s~157, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~159 , CPU|exe_stage|pipe_alu|s~159, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~17 , CPU|exe_stage|pipe_alu|Mux1~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~160 , CPU|exe_stage|pipe_alu|s~160, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~165 , CPU|exe_stage|pipe_alu|s~165, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~167 , CPU|exe_stage|pipe_alu|s~167, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~169 , CPU|exe_stage|pipe_alu|s~169, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~171 , CPU|exe_stage|pipe_alu|s~171, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~172 , CPU|exe_stage|pipe_alu|s~172, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~173 , CPU|exe_stage|pipe_alu|s~173, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~176 , CPU|exe_stage|pipe_alu|s~176, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~177 , CPU|exe_stage|pipe_alu|s~177, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~178 , CPU|exe_stage|pipe_alu|s~178, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~179 , CPU|exe_stage|pipe_alu|s~179, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~97 , CPU|exe_stage|pipe_alu|ShiftRight1~97, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~25 , CPU|id_stage|data_a|Mux27~25, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[7]~0 , CPU|de_reg|epc4[7]~0, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[5]~2 , CPU|de_reg|epc4[5]~2, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[31]~6 , CPU|de_reg|epc4[31]~6, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[27]~10 , CPU|de_reg|epc4[27]~10, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[25]~12 , CPU|de_reg|epc4[25]~12, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[24]~13 , CPU|de_reg|epc4[24]~13, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[22]~15 , CPU|de_reg|epc4[22]~15, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[21]~16 , CPU|de_reg|epc4[21]~16, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[18]~19 , CPU|de_reg|epc4[18]~19, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[16]~21 , CPU|de_reg|epc4[16]~21, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[15]~22 , CPU|de_reg|epc4[15]~22, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[11]~26 , CPU|de_reg|epc4[11]~26, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[10]~27 , CPU|de_reg|epc4[10]~27, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[7]~0 , CPU|inst_reg|dpc4[7]~0, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[5]~2 , CPU|inst_reg|dpc4[5]~2, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[31]~6 , CPU|inst_reg|dpc4[31]~6, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[22]~15 , CPU|inst_reg|dpc4[22]~15, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[21]~16 , CPU|inst_reg|dpc4[21]~16, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[18]~19 , CPU|inst_reg|dpc4[18]~19, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[10]~27 , CPU|inst_reg|dpc4[10]~27, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[0]~feeder , CPU|mw_reg|wmo[0]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[27]~feeder , CPU|mw_reg|wmo[27]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[9]~feeder , CPU|mw_reg|walu[9]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][0]~feeder , CPU|id_stage|rf|register[15][0]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][5]~feeder , CPU|id_stage|rf|register[22][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][7]~feeder , CPU|id_stage|rf|register[15][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][31]~feeder , CPU|id_stage|rf|register[6][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][31]~feeder , CPU|id_stage|rf|register[1][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][31]~feeder , CPU|id_stage|rf|register[3][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][31]~feeder , CPU|id_stage|rf|register[2][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][31]~feeder , CPU|id_stage|rf|register[7][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][31]~feeder , CPU|id_stage|rf|register[8][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][31]~feeder , CPU|id_stage|rf|register[9][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][28]~feeder , CPU|id_stage|rf|register[10][28]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][28]~feeder , CPU|id_stage|rf|register[7][28]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][27]~feeder , CPU|id_stage|rf|register[3][27]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][30]~feeder , CPU|id_stage|rf|register[31][30]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][24]~feeder , CPU|id_stage|rf|register[22][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][25]~feeder , CPU|id_stage|rf|register[7][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][25]~feeder , CPU|id_stage|rf|register[28][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][22]~feeder , CPU|id_stage|rf|register[9][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][21]~feeder , CPU|id_stage|rf|register[3][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][18]~feeder , CPU|id_stage|rf|register[27][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][17]~feeder , CPU|id_stage|rf|register[3][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][15]~feeder , CPU|id_stage|rf|register[30][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][14]~feeder , CPU|id_stage|rf|register[29][14]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][14]~feeder , CPU|id_stage|rf|register[23][14]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][14]~feeder , CPU|id_stage|rf|register[19][14]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][13]~feeder , CPU|id_stage|rf|register[25][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][13]~feeder , CPU|id_stage|rf|register[23][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][13]~feeder , CPU|id_stage|rf|register[19][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][12]~feeder , CPU|id_stage|rf|register[15][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][11]~feeder , CPU|id_stage|rf|register[9][11]~feeder, pipeCPU, 1
instance = comp, \op1[0]~I , op1[0], pipeCPU, 1
instance = comp, \op1[1]~I , op1[1], pipeCPU, 1
instance = comp, \op1[2]~I , op1[2], pipeCPU, 1
instance = comp, \op1[3]~I , op1[3], pipeCPU, 1
instance = comp, \op2[0]~I , op2[0], pipeCPU, 1
instance = comp, \op2[1]~I , op2[1], pipeCPU, 1
instance = comp, \op2[2]~I , op2[2], pipeCPU, 1
instance = comp, \op2[3]~I , op2[3], pipeCPU, 1
instance = comp, \clock~I , clock, pipeCPU, 1
instance = comp, \clock~clkctrl , clock~clkctrl, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[2]~feeder , CPU|de_reg|ea[2]~feeder, pipeCPU, 1
instance = comp, \resetn~I , resetn, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[2] , CPU|de_reg|ea[2], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[2]~0 , CPU|if_stage|p4|y[2]~0, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[3]~2 , CPU|if_stage|p4|y[3]~2, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[4]~4 , CPU|if_stage|p4|y[4]~4, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[4]~3 , CPU|inst_reg|dpc4[4]~3, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[26]~20 , CPU|inst_reg|inst[26]~20, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[26] , CPU|inst_reg|inst[26], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|i_j~0 , CPU|id_stage|cu|i_j~0, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[6]~_wirecell , CPU|prog_cnt|test|q[6]~_wirecell, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[7]~_wirecell , CPU|prog_cnt|test|q[7]~_wirecell, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[5]~24 , CPU|inst_reg|inst[5]~24, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[5] , CPU|inst_reg|inst[5], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|i_jr , CPU|id_stage|cu|i_jr, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[2]~4 , CPU|inst_reg|inst[2]~4, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[2] , CPU|inst_reg|inst[2], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~3 , CPU|id_stage|cu|comb~3, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[0]~5 , CPU|id_stage|cu|aluc[0]~5, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~15 , CPU|inst_reg|inst~15, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[14]~36 , CPU|inst_reg|inst[14]~36, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[29] , CPU|inst_reg|inst[29], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~0 , CPU|id_stage|cu|comb~0, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[0]~6 , CPU|id_stage|cu|aluc[0]~6, pipeCPU, 1
instance = comp, \CPU|de_reg|ealuc[0] , CPU|de_reg|ealuc[0], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~30 , CPU|exe_stage|judge_ealu|y[6]~30, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[3]~4 , CPU|inst_reg|dpc4[3]~4, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[3] , CPU|inst_reg|dpc4[3], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[3]~4 , CPU|de_reg|epc4[3]~4, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[3] , CPU|de_reg|epc4[3], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[2]~5 , CPU|inst_reg|dpc4[2]~5, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[2] , CPU|inst_reg|dpc4[2], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[2]~5 , CPU|de_reg|epc4[2]~5, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[2] , CPU|de_reg|epc4[2], pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[3]~2 , CPU|exe_stage|ad4|y[3]~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[4]~4 , CPU|exe_stage|ad4|y[4]~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[5]~6 , CPU|exe_stage|ad4|y[5]~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[6]~8 , CPU|exe_stage|ad4|y[6]~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~28 , CPU|exe_stage|judge_ealu|y[6]~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~29 , CPU|exe_stage|judge_ealu|y[6]~29, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~44 , CPU|exe_stage|judge_ealu|y[6]~44, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[0] , CPU|de_reg|eimm[0], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluimm~0 , CPU|id_stage|cu|aluimm~0, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~17 , CPU|inst_reg|inst~17, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[31] , CPU|inst_reg|inst[31], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|m2reg~0 , CPU|id_stage|cu|m2reg~0, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluimm~1 , CPU|id_stage|cu|aluimm~1, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluimm~2 , CPU|id_stage|cu|aluimm~2, pipeCPU, 1
instance = comp, \CPU|de_reg|ealuimm~feeder , CPU|de_reg|ealuimm~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ealuimm , CPU|de_reg|ealuimm, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[0]~2 , CPU|exe_stage|muxb|y[0]~2, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~22 , CPU|inst_reg|inst~22, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[6] , CPU|inst_reg|inst[6], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[6]~feeder , CPU|de_reg|eimm[6]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[6] , CPU|de_reg|eimm[6], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[1]~25 , CPU|inst_reg|inst[1]~25, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[1] , CPU|inst_reg|inst[1], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|shift~0 , CPU|id_stage|cu|shift~0, pipeCPU, 1
instance = comp, \CPU|de_reg|eshift , CPU|de_reg|eshift, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[0]~0 , CPU|exe_stage|muxa|y[0]~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Equal0~0 , CPU|exe_stage|pipe_alu|Equal0~0, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[3]~4 , CPU|id_stage|cu|aluc[3]~4, pipeCPU, 1
instance = comp, \CPU|de_reg|ealuc[3] , CPU|de_reg|ealuc[3], pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|Selector2~0 , CPU|mem_stage|inputPort|Selector2~0, pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|mid[1] , CPU|mem_stage|inputPort|mid[1], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[2] , CPU|em_reg|mb[2], pipeCPU, 1
instance = comp, \CPU|em_reg|mm2reg , CPU|em_reg|mm2reg, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~30 , CPU|inst_reg|inst~30, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[15] , CPU|inst_reg|inst[15], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[27]~19 , CPU|inst_reg|inst[27]~19, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[27] , CPU|inst_reg|inst[27], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|i_lw~0 , CPU|id_stage|cu|i_lw~0, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~1 , CPU|id_stage|cu|comb~1, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|regrt~1 , CPU|id_stage|cu|regrt~1, pipeCPU, 1
instance = comp, \CPU|id_stage|reg_wn|y[4]~4 , CPU|id_stage|reg_wn|y[4]~4, pipeCPU, 1
instance = comp, \CPU|de_reg|ern0[4] , CPU|de_reg|ern0[4], pipeCPU, 1
instance = comp, \CPU|exe_stage|ern[4] , CPU|exe_stage|ern[4], pipeCPU, 1
instance = comp, \CPU|em_reg|mrn[4] , CPU|em_reg|mrn[4], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~32 , CPU|inst_reg|inst~32, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[14] , CPU|inst_reg|inst[14], pipeCPU, 1
instance = comp, \CPU|id_stage|reg_wn|y[3]~2 , CPU|id_stage|reg_wn|y[3]~2, pipeCPU, 1
instance = comp, \CPU|de_reg|ern0[3] , CPU|de_reg|ern0[3], pipeCPU, 1
instance = comp, \CPU|exe_stage|ern[3] , CPU|exe_stage|ern[3], pipeCPU, 1
instance = comp, \CPU|em_reg|mrn[3] , CPU|em_reg|mrn[3], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~7 , CPU|inst_reg|inst~7, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[18] , CPU|inst_reg|inst[18], pipeCPU, 1
instance = comp, \CPU|em_reg|mrn[2]~feeder , CPU|em_reg|mrn[2]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mrn[2] , CPU|em_reg|mrn[2], pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwdb[1]~2 , CPU|id_stage|fw_instance|fwdb[1]~2, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|wreg~1 , CPU|id_stage|cu|wreg~1, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[3]~21 , CPU|inst_reg|inst[3]~21, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[3] , CPU|inst_reg|inst[3], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~6 , CPU|id_stage|cu|comb~6, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|wreg~2 , CPU|id_stage|cu|wreg~2, pipeCPU, 1
instance = comp, \CPU|de_reg|ewreg , CPU|de_reg|ewreg, pipeCPU, 1
instance = comp, \CPU|em_reg|mwreg~feeder , CPU|em_reg|mwreg~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mwreg , CPU|em_reg|mwreg, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~5 , CPU|inst_reg|inst~5, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[16] , CPU|inst_reg|inst[16], pipeCPU, 1
instance = comp, \CPU|id_stage|reg_wn|y[0]~1 , CPU|id_stage|reg_wn|y[0]~1, pipeCPU, 1
instance = comp, \CPU|de_reg|ern0[0] , CPU|de_reg|ern0[0], pipeCPU, 1
instance = comp, \CPU|exe_stage|ern[0] , CPU|exe_stage|ern[0], pipeCPU, 1
instance = comp, \CPU|em_reg|mrn[0] , CPU|em_reg|mrn[0], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~6 , CPU|inst_reg|inst~6, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[17] , CPU|inst_reg|inst[17], pipeCPU, 1
instance = comp, \CPU|id_stage|reg_wn|y[1]~0 , CPU|id_stage|reg_wn|y[1]~0, pipeCPU, 1
instance = comp, \CPU|de_reg|ern0[1] , CPU|de_reg|ern0[1], pipeCPU, 1
instance = comp, \CPU|exe_stage|ern[1] , CPU|exe_stage|ern[1], pipeCPU, 1
instance = comp, \CPU|em_reg|mrn[1] , CPU|em_reg|mrn[1], pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always1~3 , CPU|id_stage|fw_instance|always1~3, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwdb[1]~1 , CPU|id_stage|fw_instance|fwdb[1]~1, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwdb[1]~3 , CPU|id_stage|fw_instance|fwdb[1]~3, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwdb[0]~5 , CPU|id_stage|fw_instance|fwdb[0]~5, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~9 , CPU|inst_reg|inst~9, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[20] , CPU|inst_reg|inst[20], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~8 , CPU|inst_reg|inst~8, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[19] , CPU|inst_reg|inst[19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~3 , CPU|id_stage|data_b|Mux6~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~2 , CPU|id_stage|data_b|Mux6~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~5 , CPU|id_stage|data_b|Mux6~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~4 , CPU|id_stage|data_b|Mux6~4, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[3] , CPU|mw_reg|wmo[3], pipeCPU, 1
instance = comp, \CPU|mw_reg|wm2reg , CPU|mw_reg|wm2reg, pipeCPU, 1
instance = comp, \CPU|wb_stage|y[3]~1 , CPU|wb_stage|y[3]~1, pipeCPU, 1
instance = comp, \CPU|mw_reg|wrn[4] , CPU|mw_reg|wrn[4], pipeCPU, 1
instance = comp, \CPU|mw_reg|wrn[3] , CPU|mw_reg|wrn[3], pipeCPU, 1
instance = comp, \CPU|mw_reg|wwreg , CPU|mw_reg|wwreg, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~10 , CPU|id_stage|rf|Decoder0~10, pipeCPU, 1
instance = comp, \CPU|mw_reg|wrn[2] , CPU|mw_reg|wrn[2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~11 , CPU|id_stage|rf|Decoder0~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][3] , CPU|id_stage|rf|register[2][3], pipeCPU, 1
instance = comp, \CPU|mw_reg|wrn[0] , CPU|mw_reg|wrn[0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~12 , CPU|id_stage|rf|Decoder0~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~17 , CPU|id_stage|rf|Decoder0~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][3] , CPU|id_stage|rf|register[1][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~14 , CPU|id_stage|data_b|Mux28~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~14 , CPU|id_stage|rf|Decoder0~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][3] , CPU|id_stage|rf|register[6][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][3]~feeder , CPU|id_stage|rf|register[7][3]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|wrn[1] , CPU|mw_reg|wrn[1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~16 , CPU|id_stage|rf|Decoder0~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][3] , CPU|id_stage|rf|register[7][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~15 , CPU|id_stage|rf|Decoder0~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][3] , CPU|id_stage|rf|register[4][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~13 , CPU|id_stage|rf|Decoder0~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][3] , CPU|id_stage|rf|register[5][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~12 , CPU|id_stage|data_b|Mux28~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~13 , CPU|id_stage|data_b|Mux28~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~15 , CPU|id_stage|data_b|Mux28~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][3]~feeder , CPU|id_stage|rf|register[8][3]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~0 , CPU|id_stage|rf|Decoder0~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~4 , CPU|id_stage|rf|Decoder0~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][3] , CPU|id_stage|rf|register[8][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~1 , CPU|id_stage|rf|Decoder0~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][3] , CPU|id_stage|rf|register[10][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~10 , CPU|id_stage|data_b|Mux28~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~2 , CPU|id_stage|rf|Decoder0~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~5 , CPU|id_stage|rf|Decoder0~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][3] , CPU|id_stage|rf|register[11][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~3 , CPU|id_stage|rf|Decoder0~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][3] , CPU|id_stage|rf|register[9][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~11 , CPU|id_stage|data_b|Mux28~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~16 , CPU|id_stage|data_b|Mux28~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][3]~feeder , CPU|id_stage|rf|register[30][3]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~27 , CPU|id_stage|rf|Decoder0~27, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~30 , CPU|id_stage|rf|Decoder0~30, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][3] , CPU|id_stage|rf|register[30][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~28 , CPU|id_stage|rf|Decoder0~28, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][3] , CPU|id_stage|rf|register[26][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][3]~feeder , CPU|id_stage|rf|register[18][3]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~25 , CPU|id_stage|rf|Decoder0~25, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~29 , CPU|id_stage|rf|Decoder0~29, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][3] , CPU|id_stage|rf|register[18][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~0 , CPU|id_stage|data_b|Mux28~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~26 , CPU|id_stage|rf|Decoder0~26, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][3] , CPU|id_stage|rf|register[22][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~1 , CPU|id_stage|data_b|Mux28~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~21 , CPU|id_stage|rf|Decoder0~21, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~36 , CPU|id_stage|rf|Decoder0~36, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][3] , CPU|id_stage|rf|register[23][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~37 , CPU|id_stage|rf|Decoder0~37, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][3] , CPU|id_stage|rf|register[19][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~7 , CPU|id_stage|data_b|Mux28~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~19 , CPU|id_stage|rf|Decoder0~19, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~38 , CPU|id_stage|rf|Decoder0~38, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][3] , CPU|id_stage|rf|register[31][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~35 , CPU|id_stage|rf|Decoder0~35, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][3] , CPU|id_stage|rf|register[27][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~8 , CPU|id_stage|data_b|Mux28~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~22 , CPU|id_stage|rf|Decoder0~22, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][3] , CPU|id_stage|rf|register[21][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~23 , CPU|id_stage|rf|Decoder0~23, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][3] , CPU|id_stage|rf|register[17][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~2 , CPU|id_stage|data_b|Mux28~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~24 , CPU|id_stage|rf|Decoder0~24, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][3] , CPU|id_stage|rf|register[29][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~3 , CPU|id_stage|data_b|Mux28~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~34 , CPU|id_stage|rf|Decoder0~34, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][3] , CPU|id_stage|rf|register[28][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~32 , CPU|id_stage|rf|Decoder0~32, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][3] , CPU|id_stage|rf|register[24][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~33 , CPU|id_stage|rf|Decoder0~33, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][3] , CPU|id_stage|rf|register[16][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~4 , CPU|id_stage|data_b|Mux28~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~5 , CPU|id_stage|data_b|Mux28~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~6 , CPU|id_stage|data_b|Mux28~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~9 , CPU|id_stage|data_b|Mux28~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~19 , CPU|id_stage|data_b|Mux28~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28~20 , CPU|id_stage|data_b|Mux28~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux28 , CPU|id_stage|data_b|Mux28, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[3]~feeder , CPU|de_reg|eb[3]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[3] , CPU|de_reg|eb[3], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[3]~feeder , CPU|em_reg|mb[3]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[3] , CPU|em_reg|mb[3], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~283 , CPU|exe_stage|judge_ealu|y[6]~283, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~18 , CPU|exe_stage|judge_ealu|y[6]~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~25 , CPU|exe_stage|judge_ealu|y[6]~25, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[4] , CPU|de_reg|eimm[4], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[4]~4 , CPU|exe_stage|muxb|y[4]~4, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[4] , CPU|de_reg|ea[4], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~137 , CPU|exe_stage|pipe_alu|s~137, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~284 , CPU|exe_stage|judge_ealu|y[6]~284, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~58 , CPU|exe_stage|judge_ealu|y[4]~58, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~4 , CPU|id_stage|cu|comb~4, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~5 , CPU|id_stage|cu|comb~5, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|i_ori~0 , CPU|id_stage|cu|i_ori~0, pipeCPU, 1
instance = comp, \CPU|id_stage|offset[18]~0 , CPU|id_stage|offset[18]~0, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[31] , CPU|de_reg|eimm[31], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~29 , CPU|inst_reg|inst~29, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[9] , CPU|inst_reg|inst[9], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[9] , CPU|de_reg|eimm[9], pipeCPU, 1
instance = comp, \CPU|de_reg|ea[3] , CPU|de_reg|ea[3], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[3]~3 , CPU|exe_stage|muxa|y[3]~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~7 , CPU|exe_stage|pipe_alu|Mux0~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~8 , CPU|exe_stage|pipe_alu|Mux0~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~9 , CPU|exe_stage|pipe_alu|Mux0~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~23 , CPU|id_stage|data_b|Mux26~23, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[5] , CPU|mw_reg|walu[5], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[5] , CPU|mw_reg|wmo[5], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[5]~6 , CPU|wb_stage|y[5]~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][5]~feeder , CPU|id_stage|rf|register[3][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~18 , CPU|id_stage|rf|Decoder0~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][5] , CPU|id_stage|rf|register[3][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][5]~feeder , CPU|id_stage|rf|register[1][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][5] , CPU|id_stage|rf|register[1][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][5]~feeder , CPU|id_stage|rf|register[2][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][5] , CPU|id_stage|rf|register[2][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~8 , CPU|id_stage|data_b|Mux26~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][5]~feeder , CPU|id_stage|rf|register[7][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][5] , CPU|id_stage|rf|register[7][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][5] , CPU|id_stage|rf|register[4][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][5]~feeder , CPU|id_stage|rf|register[5][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][5] , CPU|id_stage|rf|register[5][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~6 , CPU|id_stage|data_b|Mux26~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~7 , CPU|id_stage|data_b|Mux26~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~9 , CPU|id_stage|data_b|Mux26~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~25 , CPU|id_stage|data_b|Mux26~25, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~8 , CPU|id_stage|rf|Decoder0~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][5] , CPU|id_stage|rf|register[12][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~6 , CPU|id_stage|rf|Decoder0~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][5] , CPU|id_stage|rf|register[13][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~10 , CPU|id_stage|data_b|Mux26~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][5]~feeder , CPU|id_stage|rf|register[15][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~9 , CPU|id_stage|rf|Decoder0~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][5] , CPU|id_stage|rf|register[15][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~11 , CPU|id_stage|data_b|Mux26~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][5] , CPU|id_stage|rf|register[23][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][5] , CPU|id_stage|rf|register[19][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~19 , CPU|id_stage|data_b|Mux26~19, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][5] , CPU|id_stage|rf|register[27][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][5] , CPU|id_stage|rf|register[31][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~20 , CPU|id_stage|data_b|Mux26~20, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][5]~feeder , CPU|id_stage|rf|register[20][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~31 , CPU|id_stage|rf|Decoder0~31, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][5] , CPU|id_stage|rf|register[20][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][5] , CPU|id_stage|rf|register[24][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][5] , CPU|id_stage|rf|register[16][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~16 , CPU|id_stage|data_b|Mux26~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~17 , CPU|id_stage|data_b|Mux26~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][5] , CPU|id_stage|rf|register[17][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][5] , CPU|id_stage|rf|register[21][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~14 , CPU|id_stage|data_b|Mux26~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~20 , CPU|id_stage|rf|Decoder0~20, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][5] , CPU|id_stage|rf|register[25][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][5] , CPU|id_stage|rf|register[29][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~15 , CPU|id_stage|data_b|Mux26~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~18 , CPU|id_stage|data_b|Mux26~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~21 , CPU|id_stage|data_b|Mux26~21, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~26 , CPU|id_stage|data_b|Mux26~26, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~22 , CPU|id_stage|data_b|Mux26~22, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26~24 , CPU|id_stage|data_b|Mux26~24, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux26 , CPU|id_stage|data_b|Mux26, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[5] , CPU|de_reg|eb[5], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[5] , CPU|em_reg|mb[5], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[6]~feeder , CPU|mw_reg|walu[6]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[6] , CPU|mw_reg|walu[6], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[6]~5 , CPU|wb_stage|y[6]~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][6] , CPU|id_stage|rf|register[13][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|Decoder0~7 , CPU|id_stage|rf|Decoder0~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][6] , CPU|id_stage|rf|register[14][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][6] , CPU|id_stage|rf|register[12][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~17 , CPU|id_stage|data_b|Mux25~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][6] , CPU|id_stage|rf|register[15][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~18 , CPU|id_stage|data_b|Mux25~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][6] , CPU|id_stage|rf|register[2][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][6] , CPU|id_stage|rf|register[3][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][6] , CPU|id_stage|rf|register[1][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][6] , CPU|id_stage|rf|register[5][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][6] , CPU|id_stage|rf|register[7][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][6] , CPU|id_stage|rf|register[6][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~12 , CPU|id_stage|data_b|Mux25~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~13 , CPU|id_stage|data_b|Mux25~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~14 , CPU|id_stage|data_b|Mux25~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~15 , CPU|id_stage|data_b|Mux25~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][6] , CPU|id_stage|rf|register[31][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][6] , CPU|id_stage|rf|register[23][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][6] , CPU|id_stage|rf|register[19][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~9 , CPU|id_stage|data_b|Mux25~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~10 , CPU|id_stage|data_b|Mux25~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][6]~feeder , CPU|id_stage|rf|register[28][6]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][6] , CPU|id_stage|rf|register[28][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][6] , CPU|id_stage|rf|register[24][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][6] , CPU|id_stage|rf|register[16][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~6 , CPU|id_stage|data_b|Mux25~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][6]~feeder , CPU|id_stage|rf|register[20][6]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][6] , CPU|id_stage|rf|register[20][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~7 , CPU|id_stage|data_b|Mux25~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][6] , CPU|id_stage|rf|register[30][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][6] , CPU|id_stage|rf|register[22][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][6]~feeder , CPU|id_stage|rf|register[26][6]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][6] , CPU|id_stage|rf|register[26][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][6]~feeder , CPU|id_stage|rf|register[18][6]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][6] , CPU|id_stage|rf|register[18][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~4 , CPU|id_stage|data_b|Mux25~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~5 , CPU|id_stage|data_b|Mux25~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~8 , CPU|id_stage|data_b|Mux25~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~11 , CPU|id_stage|data_b|Mux25~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~16 , CPU|id_stage|data_b|Mux25~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~19 , CPU|id_stage|data_b|Mux25~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25~20 , CPU|id_stage|data_b|Mux25~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux25 , CPU|id_stage|data_b|Mux25, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[6] , CPU|de_reg|eb[6], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[6] , CPU|em_reg|mb[6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~0 , CPU|id_stage|data_b|Mux6~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~1 , CPU|id_stage|data_b|Mux6~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~117 , CPU|exe_stage|judge_ealu|y[21]~117, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[27]~22 , CPU|exe_stage|muxb|y[27]~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~158 , CPU|exe_stage|pipe_alu|s~158, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~106 , CPU|exe_stage|judge_ealu|y[21]~106, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[26]~23 , CPU|exe_stage|muxb|y[26]~23, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~217 , CPU|exe_stage|judge_ealu|y[14]~217, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~28 , CPU|inst_reg|inst~28, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[8] , CPU|inst_reg|inst[8], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[8]~feeder , CPU|de_reg|eimm[8]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[8] , CPU|de_reg|eimm[8], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~16 , CPU|exe_stage|pipe_alu|ShiftRight0~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~18 , CPU|exe_stage|pipe_alu|ShiftRight0~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[31]~9 , CPU|exe_stage|muxb|y[31]~9, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[13]~feeder , CPU|de_reg|eb[13]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[13] , CPU|de_reg|eb[13], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[13] , CPU|em_reg|mb[13], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[14] , CPU|mw_reg|walu[14], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[14]~26 , CPU|wb_stage|y[14]~26, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][14] , CPU|id_stage|rf|register[12][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][14] , CPU|id_stage|rf|register[14][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~17 , CPU|id_stage|data_b|Mux17~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][14] , CPU|id_stage|rf|register[15][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~18 , CPU|id_stage|data_b|Mux17~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][14] , CPU|id_stage|rf|register[11][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][14] , CPU|id_stage|rf|register[9][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][14] , CPU|id_stage|rf|register[8][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~0 , CPU|id_stage|data_b|Mux17~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][14] , CPU|id_stage|rf|register[10][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~1 , CPU|id_stage|data_b|Mux17~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][14] , CPU|id_stage|rf|register[3][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][14] , CPU|id_stage|rf|register[1][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][14] , CPU|id_stage|rf|register[5][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][14] , CPU|id_stage|rf|register[7][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][14] , CPU|id_stage|rf|register[4][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][14] , CPU|id_stage|rf|register[6][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~12 , CPU|id_stage|data_b|Mux17~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~13 , CPU|id_stage|data_b|Mux17~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~14 , CPU|id_stage|data_b|Mux17~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~15 , CPU|id_stage|data_b|Mux17~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][14] , CPU|id_stage|rf|register[17][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][14] , CPU|id_stage|rf|register[21][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~2 , CPU|id_stage|data_b|Mux17~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][14] , CPU|id_stage|rf|register[25][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~3 , CPU|id_stage|data_b|Mux17~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][14] , CPU|id_stage|rf|register[30][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][14] , CPU|id_stage|rf|register[18][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][14] , CPU|id_stage|rf|register[26][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~4 , CPU|id_stage|data_b|Mux17~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~5 , CPU|id_stage|data_b|Mux17~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][14] , CPU|id_stage|rf|register[20][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][14] , CPU|id_stage|rf|register[16][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][14] , CPU|id_stage|rf|register[24][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~6 , CPU|id_stage|data_b|Mux17~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~7 , CPU|id_stage|data_b|Mux17~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~8 , CPU|id_stage|data_b|Mux17~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~11 , CPU|id_stage|data_b|Mux17~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~16 , CPU|id_stage|data_b|Mux17~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~19 , CPU|id_stage|data_b|Mux17~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17~20 , CPU|id_stage|data_b|Mux17~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux17 , CPU|id_stage|data_b|Mux17, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[14] , CPU|de_reg|eb[14], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[14] , CPU|em_reg|mb[14], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[19]~30 , CPU|exe_stage|muxb|y[19]~30, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwda[0]~5 , CPU|id_stage|fw_instance|fwda[0]~5, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[18]~31 , CPU|exe_stage|muxb|y[18]~31, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~175 , CPU|exe_stage|pipe_alu|s~175, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~168 , CPU|exe_stage|judge_ealu|y[21]~168, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~177 , CPU|exe_stage|judge_ealu|y[21]~177, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~178 , CPU|exe_stage|judge_ealu|y[21]~178, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[17]~32 , CPU|exe_stage|muxb|y[17]~32, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|pcsource[0]~1 , CPU|id_stage|cu|pcsource[0]~1, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[12]~20 , CPU|if_stage|p4|y[12]~20, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[13]~22 , CPU|if_stage|p4|y[13]~22, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[13]~24 , CPU|inst_reg|dpc4[13]~24, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[13] , CPU|inst_reg|dpc4[13], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~31 , CPU|inst_reg|inst~31, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[10] , CPU|inst_reg|inst[10], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[11]~18 , CPU|if_stage|p4|y[11]~18, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[11]~26 , CPU|inst_reg|dpc4[11]~26, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[11] , CPU|inst_reg|dpc4[11], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~27 , CPU|inst_reg|inst~27, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[7] , CPU|inst_reg|inst[7], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|i_jr~0 , CPU|id_stage|cu|i_jr~0, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[0]~0 , CPU|prog_cnt|test|q[0]~0, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[2]~0 , CPU|id_stage|bpc[2]~0, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[3]~2 , CPU|id_stage|bpc[3]~2, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[4]~4 , CPU|id_stage|bpc[4]~4, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[5]~6 , CPU|id_stage|bpc[5]~6, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[7]~10 , CPU|id_stage|bpc[7]~10, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[8]~12 , CPU|id_stage|bpc[8]~12, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux25~0 , CPU|if_stage|nextpc|Mux25~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux23~0 , CPU|if_stage|nextpc|Mux23~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux23~1 , CPU|if_stage|nextpc|Mux23~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[8] , CPU|prog_cnt|test|q[8], pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~11 , CPU|inst_reg|inst~11, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[21] , CPU|inst_reg|inst[21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~5 , CPU|id_stage|data_a|Mux7~5, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~13 , CPU|inst_reg|inst~13, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[23] , CPU|inst_reg|inst[23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~0 , CPU|id_stage|data_a|Mux7~0, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~10 , CPU|inst_reg|inst~10, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[22] , CPU|inst_reg|inst[22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~3 , CPU|id_stage|data_a|Mux7~3, pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[7]~31 , CPU|mem_stage|mem_io_mux|y[7]~31, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[7] , CPU|mw_reg|wmo[7], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[7] , CPU|mw_reg|walu[7], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[7]~7 , CPU|wb_stage|y[7]~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][7] , CPU|id_stage|rf|register[1][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][7] , CPU|id_stage|rf|register[2][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~14 , CPU|id_stage|data_a|Mux24~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][7] , CPU|id_stage|rf|register[3][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][7]~feeder , CPU|id_stage|rf|register[6][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][7] , CPU|id_stage|rf|register[6][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][7] , CPU|id_stage|rf|register[5][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][7] , CPU|id_stage|rf|register[4][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~12 , CPU|id_stage|data_a|Mux24~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][7] , CPU|id_stage|rf|register[7][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~13 , CPU|id_stage|data_a|Mux24~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~15 , CPU|id_stage|data_a|Mux24~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][7]~feeder , CPU|id_stage|rf|register[8][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][7] , CPU|id_stage|rf|register[8][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][7]~feeder , CPU|id_stage|rf|register[10][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][7] , CPU|id_stage|rf|register[10][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~10 , CPU|id_stage|data_a|Mux24~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][7] , CPU|id_stage|rf|register[9][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][7]~feeder , CPU|id_stage|rf|register[11][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][7] , CPU|id_stage|rf|register[11][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~11 , CPU|id_stage|data_a|Mux24~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~16 , CPU|id_stage|data_a|Mux24~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][7]~feeder , CPU|id_stage|rf|register[29][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][7] , CPU|id_stage|rf|register[29][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][7] , CPU|id_stage|rf|register[17][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][7] , CPU|id_stage|rf|register[21][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~2 , CPU|id_stage|data_a|Mux24~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~3 , CPU|id_stage|data_a|Mux24~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][7]~feeder , CPU|id_stage|rf|register[28][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][7] , CPU|id_stage|rf|register[28][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][7] , CPU|id_stage|rf|register[16][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][7] , CPU|id_stage|rf|register[24][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~4 , CPU|id_stage|data_a|Mux24~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~5 , CPU|id_stage|data_a|Mux24~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~6 , CPU|id_stage|data_a|Mux24~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][7] , CPU|id_stage|rf|register[27][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][7] , CPU|id_stage|rf|register[31][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][7] , CPU|id_stage|rf|register[23][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][7] , CPU|id_stage|rf|register[19][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~7 , CPU|id_stage|data_a|Mux24~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~8 , CPU|id_stage|data_a|Mux24~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~9 , CPU|id_stage|data_a|Mux24~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~19 , CPU|id_stage|data_a|Mux24~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24~20 , CPU|id_stage|data_a|Mux24~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux24 , CPU|id_stage|data_a|Mux24, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux24~0 , CPU|if_stage|nextpc|Mux24~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux24~1 , CPU|if_stage|nextpc|Mux24~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[7] , CPU|prog_cnt|test|q[7], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[6]~8 , CPU|if_stage|p4|y[6]~8, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[8]~12 , CPU|if_stage|p4|y[8]~12, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[8]~29 , CPU|inst_reg|dpc4[8]~29, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[8] , CPU|inst_reg|dpc4[8], pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[14]~24 , CPU|id_stage|bpc[14]~24, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux17~0 , CPU|if_stage|nextpc|Mux17~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux17~1 , CPU|if_stage|nextpc|Mux17~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[14] , CPU|prog_cnt|test|q[14], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[14]~24 , CPU|if_stage|p4|y[14]~24, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[14]~23 , CPU|inst_reg|dpc4[14]~23, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[14] , CPU|inst_reg|dpc4[14], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[14]~23 , CPU|de_reg|epc4[14]~23, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[14] , CPU|de_reg|epc4[14], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[13]~24 , CPU|de_reg|epc4[13]~24, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[13] , CPU|de_reg|epc4[13], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[9]~14 , CPU|if_stage|p4|y[9]~14, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[9]~28 , CPU|inst_reg|dpc4[9]~28, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[9] , CPU|inst_reg|dpc4[9], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[9]~28 , CPU|de_reg|epc4[9]~28, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[9] , CPU|de_reg|epc4[9], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[8]~29 , CPU|de_reg|epc4[8]~29, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[8] , CPU|de_reg|epc4[8], pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[7]~10 , CPU|exe_stage|ad4|y[7]~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[8]~12 , CPU|exe_stage|ad4|y[8]~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[10]~16 , CPU|exe_stage|ad4|y[10]~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[12]~20 , CPU|exe_stage|ad4|y[12]~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[14]~24 , CPU|exe_stage|ad4|y[14]~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[15]~26 , CPU|exe_stage|ad4|y[15]~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[16]~28 , CPU|exe_stage|ad4|y[16]~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[2]~2 , CPU|exe_stage|muxa|y[2]~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~78 , CPU|exe_stage|pipe_alu|ShiftRight0~78, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~53 , CPU|exe_stage|pipe_alu|ShiftRight0~53, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~79 , CPU|exe_stage|pipe_alu|ShiftRight0~79, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~0 , CPU|exe_stage|pipe_alu|Mux15~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~8 , CPU|exe_stage|pipe_alu|Mux15~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~3 , CPU|exe_stage|pipe_alu|Mux16~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~11 , CPU|exe_stage|pipe_alu|Mux15~11, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[10] , CPU|de_reg|eimm[10], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[4]~4 , CPU|exe_stage|muxa|y[4]~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~21 , CPU|exe_stage|pipe_alu|Mux31~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~23 , CPU|exe_stage|pipe_alu|ShiftRight0~23, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~2 , CPU|exe_stage|pipe_alu|Mux15~2, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[3] , CPU|de_reg|eimm[3], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[3]~1 , CPU|exe_stage|muxb|y[3]~1, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[1] , CPU|de_reg|eimm[1], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[1]~3 , CPU|exe_stage|muxb|y[1]~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~39 , CPU|exe_stage|pipe_alu|ShiftLeft0~39, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~35 , CPU|exe_stage|pipe_alu|ShiftLeft0~35, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~40 , CPU|exe_stage|pipe_alu|ShiftLeft0~40, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[8]~11 , CPU|exe_stage|muxb|y[8]~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~79 , CPU|exe_stage|pipe_alu|ShiftLeft0~79, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[7]~7 , CPU|exe_stage|muxb|y[7]~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[5]~6 , CPU|exe_stage|muxb|y[5]~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~12 , CPU|exe_stage|pipe_alu|ShiftLeft0~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~80 , CPU|exe_stage|pipe_alu|ShiftLeft0~80, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~1 , CPU|exe_stage|pipe_alu|Mux15~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~3 , CPU|exe_stage|pipe_alu|Mux15~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~101 , CPU|exe_stage|judge_ealu|y[28]~101, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~4 , CPU|exe_stage|pipe_alu|Mux15~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux15~12 , CPU|exe_stage|pipe_alu|Mux15~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[16]~233 , CPU|exe_stage|judge_ealu|y[16]~233, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[16] , CPU|em_reg|malu[16], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[16] , CPU|mw_reg|walu[16], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[16] , CPU|mw_reg|wmo[16], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[16]~24 , CPU|wb_stage|y[16]~24, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][16] , CPU|id_stage|rf|register[15][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][16] , CPU|id_stage|rf|register[13][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][16] , CPU|id_stage|rf|register[12][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~17 , CPU|id_stage|data_a|Mux15~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][16] , CPU|id_stage|rf|register[14][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~18 , CPU|id_stage|data_a|Mux15~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~1 , CPU|id_stage|data_a|Mux7~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][16]~feeder , CPU|id_stage|rf|register[3][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][16] , CPU|id_stage|rf|register[3][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~2 , CPU|id_stage|data_a|Mux7~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][16] , CPU|id_stage|rf|register[2][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][16]~feeder , CPU|id_stage|rf|register[1][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][16] , CPU|id_stage|rf|register[1][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~14 , CPU|id_stage|data_a|Mux15~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][16] , CPU|id_stage|rf|register[7][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][16]~feeder , CPU|id_stage|rf|register[6][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][16] , CPU|id_stage|rf|register[6][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][16]~feeder , CPU|id_stage|rf|register[4][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][16] , CPU|id_stage|rf|register[4][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][16]~feeder , CPU|id_stage|rf|register[5][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][16] , CPU|id_stage|rf|register[5][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~12 , CPU|id_stage|data_a|Mux15~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~13 , CPU|id_stage|data_a|Mux15~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~15 , CPU|id_stage|data_a|Mux15~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][16] , CPU|id_stage|rf|register[11][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][16]~feeder , CPU|id_stage|rf|register[9][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][16] , CPU|id_stage|rf|register[9][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~11 , CPU|id_stage|data_a|Mux15~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~16 , CPU|id_stage|data_a|Mux15~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][16] , CPU|id_stage|rf|register[22][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][16]~feeder , CPU|id_stage|rf|register[26][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][16] , CPU|id_stage|rf|register[26][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][16]~feeder , CPU|id_stage|rf|register[18][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][16] , CPU|id_stage|rf|register[18][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~0 , CPU|id_stage|data_a|Mux15~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~1 , CPU|id_stage|data_a|Mux15~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][16] , CPU|id_stage|rf|register[27][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][16] , CPU|id_stage|rf|register[31][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][16] , CPU|id_stage|rf|register[23][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][16] , CPU|id_stage|rf|register[19][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~7 , CPU|id_stage|data_a|Mux15~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~8 , CPU|id_stage|data_a|Mux15~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][16] , CPU|id_stage|rf|register[25][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][16] , CPU|id_stage|rf|register[29][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][16]~feeder , CPU|id_stage|rf|register[21][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][16] , CPU|id_stage|rf|register[21][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][16]~feeder , CPU|id_stage|rf|register[17][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][16] , CPU|id_stage|rf|register[17][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~2 , CPU|id_stage|data_a|Mux15~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~3 , CPU|id_stage|data_a|Mux15~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][16] , CPU|id_stage|rf|register[20][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][16] , CPU|id_stage|rf|register[28][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][16] , CPU|id_stage|rf|register[16][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][16] , CPU|id_stage|rf|register[24][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~4 , CPU|id_stage|data_a|Mux15~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~5 , CPU|id_stage|data_a|Mux15~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~6 , CPU|id_stage|data_a|Mux15~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~9 , CPU|id_stage|data_a|Mux15~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~19 , CPU|id_stage|data_a|Mux15~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15~20 , CPU|id_stage|data_a|Mux15~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux15 , CPU|id_stage|data_a|Mux15, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[16]~feeder , CPU|de_reg|ea[16]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[16] , CPU|de_reg|ea[16], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[16]~26 , CPU|exe_stage|muxa|y[16]~26, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[15] , CPU|de_reg|eimm[15], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[15]~18 , CPU|exe_stage|muxb|y[15]~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[14]~9 , CPU|exe_stage|muxa|y[14]~9, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~34 , CPU|inst_reg|inst~34, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[13] , CPU|inst_reg|inst[13], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[13] , CPU|de_reg|eimm[13], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[13]~15 , CPU|exe_stage|muxb|y[13]~15, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[21]~feeder , CPU|em_reg|mb[21]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[21] , CPU|em_reg|mb[21], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[22] , CPU|em_reg|mb[22], pipeCPU, 1
instance = comp, \CPU|de_reg|ea[22] , CPU|de_reg|ea[22], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[22]~10 , CPU|exe_stage|muxa|y[22]~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[21]~28 , CPU|exe_stage|muxb|y[21]~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~38 , CPU|exe_stage|pipe_alu|Add0~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~40 , CPU|exe_stage|pipe_alu|Add0~40, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[15] , CPU|de_reg|ea[15], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[15]~23 , CPU|exe_stage|muxa|y[15]~23, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~30 , CPU|exe_stage|pipe_alu|Add0~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~6 , CPU|exe_stage|pipe_alu|Mux16~6, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[14] , CPU|de_reg|eimm[14], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[14]~13 , CPU|exe_stage|muxb|y[14]~13, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~33 , CPU|inst_reg|inst~33, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[12] , CPU|inst_reg|inst[12], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[12] , CPU|de_reg|eimm[12], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[12]~14 , CPU|exe_stage|muxb|y[12]~14, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[25] , CPU|em_reg|mb[25], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[11]~30 , CPU|mem_stage|mem_io_mux|y[11]~30, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[11]~feeder , CPU|mw_reg|wmo[11]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[11] , CPU|mw_reg|wmo[11], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[11] , CPU|mw_reg|walu[11], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[11]~31 , CPU|wb_stage|y[11]~31, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][11] , CPU|id_stage|rf|register[27][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][11] , CPU|id_stage|rf|register[23][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][11] , CPU|id_stage|rf|register[19][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~7 , CPU|id_stage|data_a|Mux20~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~8 , CPU|id_stage|data_a|Mux20~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][11] , CPU|id_stage|rf|register[29][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][11] , CPU|id_stage|rf|register[17][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][11]~feeder , CPU|id_stage|rf|register[21][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][11] , CPU|id_stage|rf|register[21][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~2 , CPU|id_stage|data_a|Mux20~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~3 , CPU|id_stage|data_a|Mux20~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][11] , CPU|id_stage|rf|register[28][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][11]~feeder , CPU|id_stage|rf|register[20][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][11] , CPU|id_stage|rf|register[20][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][11]~feeder , CPU|id_stage|rf|register[24][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][11] , CPU|id_stage|rf|register[24][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][11] , CPU|id_stage|rf|register[16][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~4 , CPU|id_stage|data_a|Mux20~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~5 , CPU|id_stage|data_a|Mux20~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~6 , CPU|id_stage|data_a|Mux20~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][11] , CPU|id_stage|rf|register[18][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][11] , CPU|id_stage|rf|register[26][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~0 , CPU|id_stage|data_a|Mux20~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][11]~feeder , CPU|id_stage|rf|register[30][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][11] , CPU|id_stage|rf|register[30][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~1 , CPU|id_stage|data_a|Mux20~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~9 , CPU|id_stage|data_a|Mux20~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][11] , CPU|id_stage|rf|register[15][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][11] , CPU|id_stage|rf|register[14][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~18 , CPU|id_stage|data_a|Mux20~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][11] , CPU|id_stage|rf|register[11][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][11]~feeder , CPU|id_stage|rf|register[8][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][11] , CPU|id_stage|rf|register[8][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][11] , CPU|id_stage|rf|register[10][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~10 , CPU|id_stage|data_a|Mux20~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~11 , CPU|id_stage|data_a|Mux20~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][11] , CPU|id_stage|rf|register[3][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][11]~feeder , CPU|id_stage|rf|register[6][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][11] , CPU|id_stage|rf|register[6][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][11] , CPU|id_stage|rf|register[7][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][11]~feeder , CPU|id_stage|rf|register[4][11]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][11] , CPU|id_stage|rf|register[4][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][11] , CPU|id_stage|rf|register[5][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~12 , CPU|id_stage|data_a|Mux20~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~13 , CPU|id_stage|data_a|Mux20~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~15 , CPU|id_stage|data_a|Mux20~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~16 , CPU|id_stage|data_a|Mux20~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~19 , CPU|id_stage|data_a|Mux20~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20~20 , CPU|id_stage|data_a|Mux20~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux20 , CPU|id_stage|data_a|Mux20, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[11] , CPU|de_reg|ea[11], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[11]~29 , CPU|exe_stage|muxa|y[11]~29, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[10]~10 , CPU|exe_stage|muxb|y[10]~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[9]~12 , CPU|exe_stage|muxb|y[9]~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[6]~5 , CPU|exe_stage|muxb|y[6]~5, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[5] , CPU|de_reg|ea[5], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[5]~7 , CPU|exe_stage|muxa|y[5]~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~0 , CPU|exe_stage|pipe_alu|Add1~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~2 , CPU|exe_stage|pipe_alu|Add1~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~4 , CPU|exe_stage|pipe_alu|Add1~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~6 , CPU|exe_stage|pipe_alu|Add1~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~20 , CPU|exe_stage|pipe_alu|Add1~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~24 , CPU|exe_stage|pipe_alu|Add1~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~30 , CPU|exe_stage|pipe_alu|Add1~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~5 , CPU|exe_stage|pipe_alu|Mux16~5, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~7 , CPU|exe_stage|pipe_alu|Mux16~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~50 , CPU|exe_stage|pipe_alu|ShiftLeft0~50, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~49 , CPU|exe_stage|pipe_alu|ShiftLeft0~49, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~51 , CPU|exe_stage|pipe_alu|ShiftLeft0~51, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~46 , CPU|exe_stage|pipe_alu|ShiftLeft0~46, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~35 , CPU|inst_reg|inst~35, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[11] , CPU|inst_reg|inst[11], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[11]~feeder , CPU|de_reg|eimm[11]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[11] , CPU|de_reg|eimm[11], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[11]~16 , CPU|exe_stage|muxb|y[11]~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~47 , CPU|exe_stage|pipe_alu|ShiftLeft0~47, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~48 , CPU|exe_stage|pipe_alu|ShiftLeft0~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~52 , CPU|exe_stage|pipe_alu|ShiftLeft0~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~53 , CPU|exe_stage|pipe_alu|ShiftLeft0~53, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~12 , CPU|exe_stage|pipe_alu|Mux16~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~4 , CPU|exe_stage|pipe_alu|Mux16~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~2 , CPU|exe_stage|pipe_alu|Mux16~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~9 , CPU|exe_stage|pipe_alu|Mux16~9, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[31]~8 , CPU|exe_stage|muxb|y[31]~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~10 , CPU|exe_stage|pipe_alu|Mux16~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux16~11 , CPU|exe_stage|pipe_alu|Mux16~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[15]~234 , CPU|exe_stage|judge_ealu|y[15]~234, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[15] , CPU|mw_reg|wmo[15], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[15] , CPU|em_reg|malu[15], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[15] , CPU|mw_reg|walu[15], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[15]~25 , CPU|wb_stage|y[15]~25, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][15] , CPU|id_stage|rf|register[15][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][15] , CPU|id_stage|rf|register[13][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][15] , CPU|id_stage|rf|register[12][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][15] , CPU|id_stage|rf|register[14][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~17 , CPU|id_stage|data_a|Mux16~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~18 , CPU|id_stage|data_a|Mux16~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][15] , CPU|id_stage|rf|register[3][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][15]~feeder , CPU|id_stage|rf|register[2][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][15] , CPU|id_stage|rf|register[2][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][15]~feeder , CPU|id_stage|rf|register[5][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][15] , CPU|id_stage|rf|register[5][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][15]~feeder , CPU|id_stage|rf|register[7][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][15] , CPU|id_stage|rf|register[7][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][15] , CPU|id_stage|rf|register[6][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][15] , CPU|id_stage|rf|register[4][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~12 , CPU|id_stage|data_a|Mux16~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~13 , CPU|id_stage|data_a|Mux16~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][15]~feeder , CPU|id_stage|rf|register[1][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][15] , CPU|id_stage|rf|register[1][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~14 , CPU|id_stage|data_a|Mux16~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~15 , CPU|id_stage|data_a|Mux16~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][15] , CPU|id_stage|rf|register[17][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][15] , CPU|id_stage|rf|register[21][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~2 , CPU|id_stage|data_a|Mux16~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][15] , CPU|id_stage|rf|register[29][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][15] , CPU|id_stage|rf|register[25][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~3 , CPU|id_stage|data_a|Mux16~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][15] , CPU|id_stage|rf|register[20][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][15] , CPU|id_stage|rf|register[16][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][15] , CPU|id_stage|rf|register[24][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~6 , CPU|id_stage|data_a|Mux16~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~7 , CPU|id_stage|data_a|Mux16~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][15] , CPU|id_stage|rf|register[22][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][15]~feeder , CPU|id_stage|rf|register[18][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][15] , CPU|id_stage|rf|register[18][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][15] , CPU|id_stage|rf|register[26][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~4 , CPU|id_stage|data_a|Mux16~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~5 , CPU|id_stage|data_a|Mux16~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~8 , CPU|id_stage|data_a|Mux16~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~11 , CPU|id_stage|data_a|Mux16~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~16 , CPU|id_stage|data_a|Mux16~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~19 , CPU|id_stage|data_a|Mux16~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16~20 , CPU|id_stage|data_a|Mux16~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux16 , CPU|id_stage|data_a|Mux16, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux16~0 , CPU|if_stage|nextpc|Mux16~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux16~1 , CPU|if_stage|nextpc|Mux16~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[15] , CPU|prog_cnt|test|q[15], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[15]~26 , CPU|if_stage|p4|y[15]~26, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[16]~28 , CPU|if_stage|p4|y[16]~28, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[16]~21 , CPU|inst_reg|dpc4[16]~21, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[16] , CPU|inst_reg|dpc4[16], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[15]~22 , CPU|inst_reg|dpc4[15]~22, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[15] , CPU|inst_reg|dpc4[15], pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[16]~28 , CPU|id_stage|bpc[16]~28, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux15~0 , CPU|if_stage|nextpc|Mux15~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux15~1 , CPU|if_stage|nextpc|Mux15~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[16] , CPU|prog_cnt|test|q[16], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[17]~30 , CPU|if_stage|p4|y[17]~30, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[17]~20 , CPU|inst_reg|dpc4[17]~20, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[17] , CPU|inst_reg|dpc4[17], pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[19]~34 , CPU|id_stage|bpc[19]~34, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[20]~36 , CPU|id_stage|bpc[20]~36, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux11~0 , CPU|if_stage|nextpc|Mux11~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux11~1 , CPU|if_stage|nextpc|Mux11~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[20] , CPU|prog_cnt|test|q[20], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[19]~34 , CPU|if_stage|p4|y[19]~34, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux12~0 , CPU|if_stage|nextpc|Mux12~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux12~1 , CPU|if_stage|nextpc|Mux12~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[19] , CPU|prog_cnt|test|q[19], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[20]~36 , CPU|if_stage|p4|y[20]~36, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[20]~17 , CPU|inst_reg|dpc4[20]~17, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[20] , CPU|inst_reg|dpc4[20], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[20]~17 , CPU|de_reg|epc4[20]~17, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[20] , CPU|de_reg|epc4[20], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[19]~18 , CPU|inst_reg|dpc4[19]~18, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[19] , CPU|inst_reg|dpc4[19], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[19]~18 , CPU|de_reg|epc4[19]~18, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[19] , CPU|de_reg|epc4[19], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[17]~20 , CPU|de_reg|epc4[17]~20, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[17] , CPU|de_reg|epc4[17], pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[17]~30 , CPU|exe_stage|ad4|y[17]~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[18]~32 , CPU|exe_stage|ad4|y[18]~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[20]~36 , CPU|exe_stage|ad4|y[20]~36, pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[19]~18 , CPU|mem_stage|mem_io_mux|y[19]~18, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[19] , CPU|mw_reg|wmo[19], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[19]~19 , CPU|wb_stage|y[19]~19, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][19] , CPU|id_stage|rf|register[13][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][19]~feeder , CPU|id_stage|rf|register[15][19]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][19] , CPU|id_stage|rf|register[15][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~18 , CPU|id_stage|data_a|Mux12~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][19] , CPU|id_stage|rf|register[9][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][19] , CPU|id_stage|rf|register[8][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~0 , CPU|id_stage|data_a|Mux12~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][19] , CPU|id_stage|rf|register[10][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][19] , CPU|id_stage|rf|register[11][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~1 , CPU|id_stage|data_a|Mux12~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][19] , CPU|id_stage|rf|register[3][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][19] , CPU|id_stage|rf|register[2][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][19] , CPU|id_stage|rf|register[1][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][19] , CPU|id_stage|rf|register[7][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][19] , CPU|id_stage|rf|register[4][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][19] , CPU|id_stage|rf|register[6][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~12 , CPU|id_stage|data_a|Mux12~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~13 , CPU|id_stage|data_a|Mux12~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~14 , CPU|id_stage|data_a|Mux12~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~15 , CPU|id_stage|data_a|Mux12~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][19] , CPU|id_stage|rf|register[19][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~9 , CPU|id_stage|data_a|Mux12~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][19] , CPU|id_stage|rf|register[27][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][19] , CPU|id_stage|rf|register[31][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~10 , CPU|id_stage|data_a|Mux12~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][19]~feeder , CPU|id_stage|rf|register[26][19]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][19] , CPU|id_stage|rf|register[26][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][19] , CPU|id_stage|rf|register[18][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~4 , CPU|id_stage|data_a|Mux12~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][19]~feeder , CPU|id_stage|rf|register[22][19]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][19] , CPU|id_stage|rf|register[22][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~5 , CPU|id_stage|data_a|Mux12~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][19] , CPU|id_stage|rf|register[20][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][19] , CPU|id_stage|rf|register[28][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][19]~feeder , CPU|id_stage|rf|register[16][19]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][19] , CPU|id_stage|rf|register[16][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][19]~feeder , CPU|id_stage|rf|register[24][19]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][19] , CPU|id_stage|rf|register[24][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~6 , CPU|id_stage|data_a|Mux12~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~7 , CPU|id_stage|data_a|Mux12~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~8 , CPU|id_stage|data_a|Mux12~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~11 , CPU|id_stage|data_a|Mux12~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~16 , CPU|id_stage|data_a|Mux12~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~19 , CPU|id_stage|data_a|Mux12~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12~20 , CPU|id_stage|data_a|Mux12~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux12 , CPU|id_stage|data_a|Mux12, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[19] , CPU|de_reg|ea[19], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[19]~19 , CPU|exe_stage|muxa|y[19]~19, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~36 , CPU|exe_stage|pipe_alu|Add1~36, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~40 , CPU|exe_stage|pipe_alu|Add1~40, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~169 , CPU|exe_stage|judge_ealu|y[21]~169, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~170 , CPU|exe_stage|judge_ealu|y[21]~170, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~38 , CPU|exe_stage|pipe_alu|ShiftLeft0~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~41 , CPU|exe_stage|pipe_alu|ShiftLeft0~41, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~219 , CPU|exe_stage|judge_ealu|y[20]~219, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[16]~17 , CPU|exe_stage|muxb|y[16]~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~73 , CPU|exe_stage|pipe_alu|ShiftLeft0~73, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~74 , CPU|exe_stage|pipe_alu|ShiftLeft0~74, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~77 , CPU|exe_stage|pipe_alu|ShiftLeft0~77, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~81 , CPU|exe_stage|pipe_alu|ShiftLeft0~81, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~82 , CPU|exe_stage|pipe_alu|ShiftLeft0~82, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~83 , CPU|exe_stage|pipe_alu|ShiftLeft0~83, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~220 , CPU|exe_stage|judge_ealu|y[20]~220, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~221 , CPU|exe_stage|judge_ealu|y[20]~221, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~67 , CPU|exe_stage|judge_ealu|y[24]~67, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~103 , CPU|exe_stage|judge_ealu|y[28]~103, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~105 , CPU|exe_stage|judge_ealu|y[28]~105, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[28] , CPU|em_reg|malu[28], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[28] , CPU|mw_reg|walu[28], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[29]~feeder , CPU|em_reg|mb[29]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[29] , CPU|em_reg|mb[29], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[23]~42 , CPU|if_stage|p4|y[23]~42, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[24]~44 , CPU|if_stage|p4|y[24]~44, pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[24]~13 , CPU|mem_stage|mem_io_mux|y[24]~13, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[24] , CPU|mw_reg|wmo[24], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[24] , CPU|mw_reg|walu[24], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[24]~14 , CPU|wb_stage|y[24]~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][24] , CPU|id_stage|rf|register[13][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][24] , CPU|id_stage|rf|register[15][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~24 , CPU|id_stage|data_a|Mux7~24, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][24] , CPU|id_stage|rf|register[11][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][24] , CPU|id_stage|rf|register[10][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][24] , CPU|id_stage|rf|register[9][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][24] , CPU|id_stage|rf|register[8][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~6 , CPU|id_stage|data_a|Mux7~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~7 , CPU|id_stage|data_a|Mux7~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][24] , CPU|id_stage|rf|register[30][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][24] , CPU|id_stage|rf|register[18][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][24] , CPU|id_stage|rf|register[26][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~10 , CPU|id_stage|data_a|Mux7~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~11 , CPU|id_stage|data_a|Mux7~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~14 , CPU|id_stage|data_a|Mux7~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][24] , CPU|id_stage|rf|register[25][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][24]~feeder , CPU|id_stage|rf|register[29][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][24] , CPU|id_stage|rf|register[29][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][24] , CPU|id_stage|rf|register[21][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][24] , CPU|id_stage|rf|register[17][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~8 , CPU|id_stage|data_a|Mux7~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~9 , CPU|id_stage|data_a|Mux7~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][24] , CPU|id_stage|rf|register[31][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][24] , CPU|id_stage|rf|register[27][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][24] , CPU|id_stage|rf|register[19][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][24] , CPU|id_stage|rf|register[23][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~15 , CPU|id_stage|data_a|Mux7~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~16 , CPU|id_stage|data_a|Mux7~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~17 , CPU|id_stage|data_a|Mux7~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~22 , CPU|id_stage|data_a|Mux7~22, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~25 , CPU|id_stage|data_a|Mux7~25, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7~26 , CPU|id_stage|data_a|Mux7~26, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux7 , CPU|id_stage|data_a|Mux7, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[24]~13 , CPU|inst_reg|dpc4[24]~13, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[24] , CPU|inst_reg|dpc4[24], pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[22]~40 , CPU|id_stage|bpc[22]~40, pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[24]~44 , CPU|id_stage|bpc[24]~44, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux7~0 , CPU|if_stage|nextpc|Mux7~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux7~1 , CPU|if_stage|nextpc|Mux7~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[24] , CPU|prog_cnt|test|q[24], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[25]~46 , CPU|if_stage|p4|y[25]~46, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[25]~12 , CPU|inst_reg|dpc4[25]~12, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[25] , CPU|inst_reg|dpc4[25], pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[25]~46 , CPU|id_stage|bpc[25]~46, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux6~0 , CPU|if_stage|nextpc|Mux6~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux6~1 , CPU|if_stage|nextpc|Mux6~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[25] , CPU|prog_cnt|test|q[25], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[26]~48 , CPU|if_stage|p4|y[26]~48, pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[27]~50 , CPU|if_stage|p4|y[27]~50, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[27]~10 , CPU|inst_reg|dpc4[27]~10, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[27] , CPU|inst_reg|dpc4[27], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[26]~11 , CPU|inst_reg|dpc4[26]~11, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[26] , CPU|inst_reg|dpc4[26], pipeCPU, 1
instance = comp, \CPU|id_stage|bpc[27]~50 , CPU|id_stage|bpc[27]~50, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux4~0 , CPU|if_stage|nextpc|Mux4~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux4~1 , CPU|if_stage|nextpc|Mux4~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[27] , CPU|prog_cnt|test|q[27], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[28]~52 , CPU|if_stage|p4|y[28]~52, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[28]~9 , CPU|inst_reg|dpc4[28]~9, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[28] , CPU|inst_reg|dpc4[28], pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux1~0 , CPU|if_stage|nextpc|Mux1~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux1~1 , CPU|if_stage|nextpc|Mux1~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[30] , CPU|prog_cnt|test|q[30], pipeCPU, 1
instance = comp, \CPU|if_stage|p4|y[29]~54 , CPU|if_stage|p4|y[29]~54, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[30]~7 , CPU|inst_reg|dpc4[30]~7, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[30] , CPU|inst_reg|dpc4[30], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[30]~7 , CPU|de_reg|epc4[30]~7, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[30] , CPU|de_reg|epc4[30], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[29]~8 , CPU|inst_reg|dpc4[29]~8, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[29] , CPU|inst_reg|dpc4[29], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[29]~8 , CPU|de_reg|epc4[29]~8, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[29] , CPU|de_reg|epc4[29], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[28]~9 , CPU|de_reg|epc4[28]~9, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[28] , CPU|de_reg|epc4[28], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[26]~11 , CPU|de_reg|epc4[26]~11, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[26] , CPU|de_reg|epc4[26], pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[24]~44 , CPU|exe_stage|ad4|y[24]~44, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[26]~48 , CPU|exe_stage|ad4|y[26]~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[29]~54 , CPU|exe_stage|ad4|y[29]~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~52 , CPU|exe_stage|pipe_alu|ShiftRight1~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~129 , CPU|exe_stage|pipe_alu|ShiftLeft0~129, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~86 , CPU|exe_stage|pipe_alu|ShiftRight0~86, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~14 , CPU|exe_stage|pipe_alu|Mux1~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~18 , CPU|exe_stage|pipe_alu|Mux1~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~15 , CPU|exe_stage|pipe_alu|Mux1~15, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[30]~19 , CPU|exe_stage|muxb|y[30]~19, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[29]~20 , CPU|exe_stage|muxb|y[29]~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[28]~16 , CPU|exe_stage|muxa|y[28]~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~162 , CPU|exe_stage|pipe_alu|s~162, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~52 , CPU|exe_stage|pipe_alu|Add1~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~148 , CPU|exe_stage|judge_ealu|y[26]~148, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~161 , CPU|exe_stage|pipe_alu|s~161, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[25]~13 , CPU|exe_stage|muxa|y[25]~13, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[24] , CPU|de_reg|ea[24], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[24]~12 , CPU|exe_stage|muxa|y[24]~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[23]~26 , CPU|exe_stage|muxb|y[23]~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~44 , CPU|exe_stage|pipe_alu|Add0~44, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~46 , CPU|exe_stage|pipe_alu|Add0~46, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~48 , CPU|exe_stage|pipe_alu|Add0~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~50 , CPU|exe_stage|pipe_alu|Add0~50, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~52 , CPU|exe_stage|pipe_alu|Add0~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~146 , CPU|exe_stage|judge_ealu|y[26]~146, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~125 , CPU|exe_stage|judge_ealu|y[27]~125, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~99 , CPU|exe_stage|pipe_alu|ShiftLeft0~99, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~30 , CPU|exe_stage|pipe_alu|ShiftLeft0~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~31 , CPU|exe_stage|pipe_alu|ShiftLeft0~31, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~119 , CPU|exe_stage|pipe_alu|ShiftLeft0~119, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~120 , CPU|exe_stage|pipe_alu|ShiftLeft0~120, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~94 , CPU|exe_stage|pipe_alu|ShiftLeft0~94, pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|Selector3~0 , CPU|mem_stage|inputPort|Selector3~0, pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|mid[0] , CPU|mem_stage|inputPort|mid[0], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[31] , CPU|em_reg|mb[31], pipeCPU, 1
instance = comp, \CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 , CPU|mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0, pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[0]~2 , CPU|mem_stage|mem_io_mux|y[0]~2, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux31~1 , CPU|if_stage|nextpc|Mux31~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[0]~1 , CPU|prog_cnt|test|q[0]~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[0] , CPU|prog_cnt|test|q[0], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[0] , CPU|inst_reg|dpc4[0], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[0] , CPU|de_reg|epc4[0], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[30]~10 , CPU|mem_stage|mem_io_mux|y[30]~10, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[30]~feeder , CPU|mw_reg|wmo[30]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[30] , CPU|mw_reg|wmo[30], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[30] , CPU|mw_reg|walu[30], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[30]~11 , CPU|wb_stage|y[30]~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][30]~feeder , CPU|id_stage|rf|register[15][30]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][30] , CPU|id_stage|rf|register[15][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][30] , CPU|id_stage|rf|register[13][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][30]~feeder , CPU|id_stage|rf|register[12][30]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][30] , CPU|id_stage|rf|register[12][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][30]~feeder , CPU|id_stage|rf|register[14][30]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][30] , CPU|id_stage|rf|register[14][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~17 , CPU|id_stage|data_a|Mux1~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~18 , CPU|id_stage|data_a|Mux1~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][30] , CPU|id_stage|rf|register[18][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][30] , CPU|id_stage|rf|register[26][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~4 , CPU|id_stage|data_a|Mux1~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][30] , CPU|id_stage|rf|register[30][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][30] , CPU|id_stage|rf|register[22][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~5 , CPU|id_stage|data_a|Mux1~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][30] , CPU|id_stage|rf|register[20][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][30] , CPU|id_stage|rf|register[16][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][30] , CPU|id_stage|rf|register[24][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~6 , CPU|id_stage|data_a|Mux1~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~7 , CPU|id_stage|data_a|Mux1~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~8 , CPU|id_stage|data_a|Mux1~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][30] , CPU|id_stage|rf|register[27][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][30] , CPU|id_stage|rf|register[19][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][30]~feeder , CPU|id_stage|rf|register[23][30]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][30] , CPU|id_stage|rf|register[23][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~9 , CPU|id_stage|data_a|Mux1~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~10 , CPU|id_stage|data_a|Mux1~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~11 , CPU|id_stage|data_a|Mux1~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][30] , CPU|id_stage|rf|register[2][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][30] , CPU|id_stage|rf|register[3][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][30] , CPU|id_stage|rf|register[1][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][30] , CPU|id_stage|rf|register[5][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][30] , CPU|id_stage|rf|register[7][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][30] , CPU|id_stage|rf|register[4][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][30]~feeder , CPU|id_stage|rf|register[6][30]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][30] , CPU|id_stage|rf|register[6][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~12 , CPU|id_stage|data_a|Mux1~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~13 , CPU|id_stage|data_a|Mux1~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~14 , CPU|id_stage|data_a|Mux1~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~15 , CPU|id_stage|data_a|Mux1~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~16 , CPU|id_stage|data_a|Mux1~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~19 , CPU|id_stage|data_a|Mux1~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1~20 , CPU|id_stage|data_a|Mux1~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux1 , CPU|id_stage|data_a|Mux1, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[30] , CPU|de_reg|ea[30], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[30]~24 , CPU|exe_stage|muxa|y[30]~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~156 , CPU|exe_stage|pipe_alu|s~156, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[31]~25 , CPU|exe_stage|muxa|y[31]~25, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~1 , CPU|exe_stage|pipe_alu|Add31~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~2 , CPU|exe_stage|pipe_alu|Add31~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~8 , CPU|exe_stage|pipe_alu|Mux31~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~13 , CPU|exe_stage|pipe_alu|Mux31~13, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~22 , CPU|exe_stage|pipe_alu|Mux31~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~15 , CPU|exe_stage|pipe_alu|ShiftRight0~15, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~46 , CPU|exe_stage|pipe_alu|ShiftRight0~46, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~62 , CPU|exe_stage|pipe_alu|ShiftRight0~62, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~27 , CPU|exe_stage|pipe_alu|ShiftRight1~27, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~36 , CPU|exe_stage|pipe_alu|ShiftRight0~36, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~56 , CPU|exe_stage|pipe_alu|ShiftRight0~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~76 , CPU|exe_stage|pipe_alu|ShiftRight0~76, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~17 , CPU|exe_stage|pipe_alu|Mux31~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~18 , CPU|exe_stage|pipe_alu|Mux31~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~19 , CPU|exe_stage|pipe_alu|Mux31~19, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~0 , CPU|exe_stage|pipe_alu|Add0~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~9 , CPU|exe_stage|pipe_alu|Mux31~9, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~10 , CPU|exe_stage|pipe_alu|Mux31~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~11 , CPU|exe_stage|pipe_alu|Mux31~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~20 , CPU|exe_stage|pipe_alu|Mux31~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[0]~97 , CPU|exe_stage|judge_ealu|y[0]~97, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[0]~98 , CPU|exe_stage|judge_ealu|y[0]~98, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[0] , CPU|em_reg|malu[0], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[0] , CPU|mw_reg|walu[0], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[0]~2 , CPU|wb_stage|y[0]~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][0] , CPU|id_stage|rf|register[13][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][0] , CPU|id_stage|rf|register[12][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~17 , CPU|id_stage|data_a|Mux31~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][0] , CPU|id_stage|rf|register[14][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~18 , CPU|id_stage|data_a|Mux31~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][0] , CPU|id_stage|rf|register[20][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][0] , CPU|id_stage|rf|register[16][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~4 , CPU|id_stage|data_a|Mux31~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][0] , CPU|id_stage|rf|register[24][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][0] , CPU|id_stage|rf|register[28][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~5 , CPU|id_stage|data_a|Mux31~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~6 , CPU|id_stage|data_a|Mux31~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][0] , CPU|id_stage|rf|register[22][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][0] , CPU|id_stage|rf|register[30][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][0] , CPU|id_stage|rf|register[26][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][0]~feeder , CPU|id_stage|rf|register[18][0]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][0] , CPU|id_stage|rf|register[18][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~0 , CPU|id_stage|data_a|Mux31~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~1 , CPU|id_stage|data_a|Mux31~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~9 , CPU|id_stage|data_a|Mux31~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][0] , CPU|id_stage|rf|register[3][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][0] , CPU|id_stage|rf|register[7][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][0] , CPU|id_stage|rf|register[5][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][0] , CPU|id_stage|rf|register[4][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~12 , CPU|id_stage|data_a|Mux31~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][0] , CPU|id_stage|rf|register[6][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~13 , CPU|id_stage|data_a|Mux31~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][0] , CPU|id_stage|rf|register[1][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][0] , CPU|id_stage|rf|register[2][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~14 , CPU|id_stage|data_a|Mux31~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~15 , CPU|id_stage|data_a|Mux31~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][0] , CPU|id_stage|rf|register[9][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][0] , CPU|id_stage|rf|register[11][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][0] , CPU|id_stage|rf|register[8][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][0]~feeder , CPU|id_stage|rf|register[10][0]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][0] , CPU|id_stage|rf|register[10][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~10 , CPU|id_stage|data_a|Mux31~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~11 , CPU|id_stage|data_a|Mux31~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~16 , CPU|id_stage|data_a|Mux31~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~19 , CPU|id_stage|data_a|Mux31~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31~20 , CPU|id_stage|data_a|Mux31~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux31 , CPU|id_stage|data_a|Mux31, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[0] , CPU|de_reg|ea[0], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~70 , CPU|exe_stage|pipe_alu|ShiftLeft0~70, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~95 , CPU|exe_stage|pipe_alu|ShiftLeft0~95, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~131 , CPU|exe_stage|pipe_alu|ShiftLeft0~131, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~144 , CPU|exe_stage|judge_ealu|y[26]~144, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~145 , CPU|exe_stage|judge_ealu|y[26]~145, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~147 , CPU|exe_stage|judge_ealu|y[26]~147, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~286 , CPU|exe_stage|judge_ealu|y[21]~286, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~64 , CPU|exe_stage|pipe_alu|ShiftRight0~64, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~88 , CPU|exe_stage|pipe_alu|ShiftRight0~88, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~149 , CPU|exe_stage|judge_ealu|y[26]~149, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~96 , CPU|exe_stage|pipe_alu|ShiftRight1~96, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~67 , CPU|exe_stage|pipe_alu|ShiftRight1~67, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~68 , CPU|exe_stage|pipe_alu|ShiftRight1~68, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~46 , CPU|exe_stage|pipe_alu|ShiftRight1~46, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~84 , CPU|exe_stage|pipe_alu|ShiftRight1~84, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~150 , CPU|exe_stage|judge_ealu|y[26]~150, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~151 , CPU|exe_stage|judge_ealu|y[26]~151, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[26]~289 , CPU|exe_stage|judge_ealu|y[26]~289, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[26]~feeder , CPU|mw_reg|wmo[26]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[26] , CPU|mw_reg|wmo[26], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[26] , CPU|em_reg|malu[26], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[26] , CPU|mw_reg|walu[26], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[26]~13 , CPU|wb_stage|y[26]~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][26] , CPU|id_stage|rf|register[12][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~17 , CPU|id_stage|data_a|Mux5~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][26]~feeder , CPU|id_stage|rf|register[15][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][26] , CPU|id_stage|rf|register[15][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~18 , CPU|id_stage|data_a|Mux5~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][26] , CPU|id_stage|rf|register[9][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][26] , CPU|id_stage|rf|register[8][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~0 , CPU|id_stage|data_a|Mux5~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][26]~feeder , CPU|id_stage|rf|register[10][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][26] , CPU|id_stage|rf|register[10][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~1 , CPU|id_stage|data_a|Mux5~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][26]~feeder , CPU|id_stage|rf|register[2][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][26] , CPU|id_stage|rf|register[2][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][26] , CPU|id_stage|rf|register[3][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][26] , CPU|id_stage|rf|register[1][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][26]~feeder , CPU|id_stage|rf|register[5][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][26] , CPU|id_stage|rf|register[5][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][26] , CPU|id_stage|rf|register[7][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][26] , CPU|id_stage|rf|register[4][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][26] , CPU|id_stage|rf|register[6][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~12 , CPU|id_stage|data_a|Mux5~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~13 , CPU|id_stage|data_a|Mux5~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~14 , CPU|id_stage|data_a|Mux5~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~15 , CPU|id_stage|data_a|Mux5~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][26] , CPU|id_stage|rf|register[20][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][26] , CPU|id_stage|rf|register[24][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][26] , CPU|id_stage|rf|register[16][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~6 , CPU|id_stage|data_a|Mux5~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~7 , CPU|id_stage|data_a|Mux5~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][26] , CPU|id_stage|rf|register[22][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][26] , CPU|id_stage|rf|register[30][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][26] , CPU|id_stage|rf|register[26][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][26]~feeder , CPU|id_stage|rf|register[18][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][26] , CPU|id_stage|rf|register[18][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~4 , CPU|id_stage|data_a|Mux5~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~5 , CPU|id_stage|data_a|Mux5~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~8 , CPU|id_stage|data_a|Mux5~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][26] , CPU|id_stage|rf|register[27][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][26]~feeder , CPU|id_stage|rf|register[23][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][26] , CPU|id_stage|rf|register[23][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][26] , CPU|id_stage|rf|register[19][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~9 , CPU|id_stage|data_a|Mux5~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~10 , CPU|id_stage|data_a|Mux5~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~11 , CPU|id_stage|data_a|Mux5~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~16 , CPU|id_stage|data_a|Mux5~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~19 , CPU|id_stage|data_a|Mux5~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5~20 , CPU|id_stage|data_a|Mux5~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux5 , CPU|id_stage|data_a|Mux5, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[26] , CPU|de_reg|ea[26], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[26]~14 , CPU|exe_stage|muxa|y[26]~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~56 , CPU|exe_stage|pipe_alu|Add0~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~58 , CPU|exe_stage|pipe_alu|Add0~58, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~11 , CPU|exe_stage|pipe_alu|Mux1~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[28]~21 , CPU|exe_stage|muxb|y[28]~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~54 , CPU|exe_stage|pipe_alu|Add1~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~56 , CPU|exe_stage|pipe_alu|Add1~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~58 , CPU|exe_stage|pipe_alu|Add1~58, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~10 , CPU|exe_stage|pipe_alu|Mux1~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~12 , CPU|exe_stage|pipe_alu|Mux1~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~101 , CPU|exe_stage|pipe_alu|ShiftLeft0~101, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~102 , CPU|exe_stage|pipe_alu|ShiftLeft0~102, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~103 , CPU|exe_stage|pipe_alu|ShiftLeft0~103, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~7 , CPU|exe_stage|pipe_alu|Mux1~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~8 , CPU|exe_stage|pipe_alu|Mux1~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~9 , CPU|exe_stage|pipe_alu|Mux1~9, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux1~16 , CPU|exe_stage|pipe_alu|Mux1~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[30]~132 , CPU|exe_stage|judge_ealu|y[30]~132, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[30]~feeder , CPU|em_reg|malu[30]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[30] , CPU|em_reg|malu[30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~12 , CPU|id_stage|data_b|Mux1~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~13 , CPU|id_stage|data_b|Mux1~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~15 , CPU|id_stage|data_b|Mux1~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][30] , CPU|id_stage|rf|register[11][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][30] , CPU|id_stage|rf|register[9][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~11 , CPU|id_stage|data_b|Mux1~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~16 , CPU|id_stage|data_b|Mux1~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~7 , CPU|id_stage|data_b|Mux1~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~8 , CPU|id_stage|data_b|Mux1~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][30] , CPU|id_stage|rf|register[28][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~5 , CPU|id_stage|data_b|Mux1~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][30] , CPU|id_stage|rf|register[21][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][30] , CPU|id_stage|rf|register[17][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~2 , CPU|id_stage|data_b|Mux1~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][30] , CPU|id_stage|rf|register[25][30], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][30] , CPU|id_stage|rf|register[29][30], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~3 , CPU|id_stage|data_b|Mux1~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~6 , CPU|id_stage|data_b|Mux1~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~0 , CPU|id_stage|data_b|Mux1~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~1 , CPU|id_stage|data_b|Mux1~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~9 , CPU|id_stage|data_b|Mux1~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~19 , CPU|id_stage|data_b|Mux1~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1~20 , CPU|id_stage|data_b|Mux1~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux1 , CPU|id_stage|data_b|Mux1, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[30] , CPU|de_reg|eb[30], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[30]~feeder , CPU|em_reg|mb[30]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[30] , CPU|em_reg|mb[30], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[28]~8 , CPU|mem_stage|mem_io_mux|y[28]~8, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[28] , CPU|mw_reg|wmo[28], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[28]~9 , CPU|wb_stage|y[28]~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][28] , CPU|id_stage|rf|register[13][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][28] , CPU|id_stage|rf|register[15][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~18 , CPU|id_stage|data_a|Mux3~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][28] , CPU|id_stage|rf|register[2][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][28] , CPU|id_stage|rf|register[5][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][28] , CPU|id_stage|rf|register[6][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][28] , CPU|id_stage|rf|register[4][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~12 , CPU|id_stage|data_a|Mux3~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~13 , CPU|id_stage|data_a|Mux3~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][28]~feeder , CPU|id_stage|rf|register[1][28]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][28] , CPU|id_stage|rf|register[1][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~14 , CPU|id_stage|data_a|Mux3~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~15 , CPU|id_stage|data_a|Mux3~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][28] , CPU|id_stage|rf|register[29][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][28] , CPU|id_stage|rf|register[17][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][28]~feeder , CPU|id_stage|rf|register[21][28]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][28] , CPU|id_stage|rf|register[21][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~2 , CPU|id_stage|data_a|Mux3~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][28]~feeder , CPU|id_stage|rf|register[25][28]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][28] , CPU|id_stage|rf|register[25][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~3 , CPU|id_stage|data_a|Mux3~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][28] , CPU|id_stage|rf|register[27][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][28] , CPU|id_stage|rf|register[23][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][28]~feeder , CPU|id_stage|rf|register[19][28]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][28] , CPU|id_stage|rf|register[19][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~9 , CPU|id_stage|data_a|Mux3~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][28] , CPU|id_stage|rf|register[31][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~10 , CPU|id_stage|data_a|Mux3~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][28] , CPU|id_stage|rf|register[30][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][28] , CPU|id_stage|rf|register[22][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][28] , CPU|id_stage|rf|register[18][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][28] , CPU|id_stage|rf|register[26][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~4 , CPU|id_stage|data_a|Mux3~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~5 , CPU|id_stage|data_a|Mux3~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][28] , CPU|id_stage|rf|register[28][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][28] , CPU|id_stage|rf|register[20][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][28] , CPU|id_stage|rf|register[16][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][28] , CPU|id_stage|rf|register[24][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~6 , CPU|id_stage|data_a|Mux3~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~7 , CPU|id_stage|data_a|Mux3~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~8 , CPU|id_stage|data_a|Mux3~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~11 , CPU|id_stage|data_a|Mux3~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~16 , CPU|id_stage|data_a|Mux3~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~19 , CPU|id_stage|data_a|Mux3~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3~20 , CPU|id_stage|data_a|Mux3~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux3 , CPU|id_stage|data_a|Mux3, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[28]~feeder , CPU|de_reg|ea[28]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[28] , CPU|de_reg|ea[28], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~285 , CPU|exe_stage|judge_ealu|y[28]~285, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~51 , CPU|exe_stage|pipe_alu|ShiftRight0~51, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~52 , CPU|exe_stage|pipe_alu|ShiftRight0~52, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~93 , CPU|exe_stage|pipe_alu|ShiftRight1~93, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~81 , CPU|exe_stage|pipe_alu|ShiftRight1~81, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~92 , CPU|exe_stage|pipe_alu|ShiftRight0~92, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~114 , CPU|exe_stage|judge_ealu|y[28]~114, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~115 , CPU|exe_stage|judge_ealu|y[28]~115, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~107 , CPU|exe_stage|judge_ealu|y[28]~107, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~78 , CPU|exe_stage|pipe_alu|ShiftLeft0~78, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~84 , CPU|exe_stage|pipe_alu|ShiftLeft0~84, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~111 , CPU|exe_stage|judge_ealu|y[28]~111, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~62 , CPU|exe_stage|pipe_alu|ShiftLeft0~62, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~35 , CPU|exe_stage|pipe_alu|ShiftRight1~35, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~71 , CPU|exe_stage|pipe_alu|ShiftLeft0~71, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~72 , CPU|exe_stage|pipe_alu|ShiftLeft0~72, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~72 , CPU|exe_stage|judge_ealu|y[2]~72, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~109 , CPU|exe_stage|judge_ealu|y[28]~109, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~110 , CPU|exe_stage|judge_ealu|y[28]~110, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~112 , CPU|exe_stage|judge_ealu|y[28]~112, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~113 , CPU|exe_stage|judge_ealu|y[28]~113, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~118 , CPU|exe_stage|judge_ealu|y[28]~118, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~119 , CPU|exe_stage|judge_ealu|y[28]~119, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[28]~120 , CPU|exe_stage|judge_ealu|y[28]~120, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][28] , CPU|id_stage|rf|register[14][28], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][28] , CPU|id_stage|rf|register[12][28], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~17 , CPU|id_stage|data_b|Mux3~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~18 , CPU|id_stage|data_b|Mux3~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~0 , CPU|id_stage|data_b|Mux3~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~1 , CPU|id_stage|data_b|Mux3~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~4 , CPU|id_stage|data_b|Mux3~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~5 , CPU|id_stage|data_b|Mux3~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~2 , CPU|id_stage|data_b|Mux3~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~3 , CPU|id_stage|data_b|Mux3~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~6 , CPU|id_stage|data_b|Mux3~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~7 , CPU|id_stage|data_b|Mux3~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~8 , CPU|id_stage|data_b|Mux3~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~9 , CPU|id_stage|data_b|Mux3~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~19 , CPU|id_stage|data_b|Mux3~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3~20 , CPU|id_stage|data_b|Mux3~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux3 , CPU|id_stage|data_b|Mux3, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[28] , CPU|de_reg|eb[28], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[28]~feeder , CPU|em_reg|mb[28]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[28] , CPU|em_reg|mb[28], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[29]~11 , CPU|mem_stage|mem_io_mux|y[29]~11, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[29] , CPU|mw_reg|walu[29], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[29] , CPU|mw_reg|wmo[29], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[29]~12 , CPU|wb_stage|y[29]~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][29] , CPU|id_stage|rf|register[1][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][29]~feeder , CPU|id_stage|rf|register[2][29]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][29] , CPU|id_stage|rf|register[2][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~14 , CPU|id_stage|data_a|Mux2~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][29] , CPU|id_stage|rf|register[3][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][29] , CPU|id_stage|rf|register[7][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][29] , CPU|id_stage|rf|register[6][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][29] , CPU|id_stage|rf|register[5][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][29]~feeder , CPU|id_stage|rf|register[4][29]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][29] , CPU|id_stage|rf|register[4][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~12 , CPU|id_stage|data_a|Mux2~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~13 , CPU|id_stage|data_a|Mux2~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~15 , CPU|id_stage|data_a|Mux2~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][29] , CPU|id_stage|rf|register[9][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][29] , CPU|id_stage|rf|register[11][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][29] , CPU|id_stage|rf|register[8][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][29] , CPU|id_stage|rf|register[10][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~10 , CPU|id_stage|data_a|Mux2~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~11 , CPU|id_stage|data_a|Mux2~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~16 , CPU|id_stage|data_a|Mux2~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][29] , CPU|id_stage|rf|register[22][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][29] , CPU|id_stage|rf|register[30][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][29] , CPU|id_stage|rf|register[26][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][29] , CPU|id_stage|rf|register[18][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~0 , CPU|id_stage|data_a|Mux2~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~1 , CPU|id_stage|data_a|Mux2~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][29] , CPU|id_stage|rf|register[27][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][29]~feeder , CPU|id_stage|rf|register[31][29]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][29] , CPU|id_stage|rf|register[31][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~8 , CPU|id_stage|data_a|Mux2~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][29] , CPU|id_stage|rf|register[25][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][29] , CPU|id_stage|rf|register[17][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][29]~feeder , CPU|id_stage|rf|register[21][29]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][29] , CPU|id_stage|rf|register[21][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~2 , CPU|id_stage|data_a|Mux2~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~3 , CPU|id_stage|data_a|Mux2~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][29] , CPU|id_stage|rf|register[20][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][29] , CPU|id_stage|rf|register[24][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~4 , CPU|id_stage|data_a|Mux2~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~5 , CPU|id_stage|data_a|Mux2~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~6 , CPU|id_stage|data_a|Mux2~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~9 , CPU|id_stage|data_a|Mux2~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~19 , CPU|id_stage|data_a|Mux2~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2~20 , CPU|id_stage|data_a|Mux2~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux2 , CPU|id_stage|data_a|Mux2, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[29] , CPU|de_reg|ea[29], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[29]~17 , CPU|exe_stage|muxa|y[29]~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~287 , CPU|exe_stage|judge_ealu|y[21]~287, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~40 , CPU|exe_stage|pipe_alu|ShiftRight0~40, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~21 , CPU|exe_stage|pipe_alu|ShiftRight1~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~41 , CPU|exe_stage|pipe_alu|ShiftRight0~41, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~87 , CPU|exe_stage|pipe_alu|ShiftRight0~87, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~138 , CPU|exe_stage|judge_ealu|y[29]~138, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~83 , CPU|exe_stage|pipe_alu|ShiftRight1~83, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~95 , CPU|exe_stage|pipe_alu|ShiftRight1~95, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~139 , CPU|exe_stage|judge_ealu|y[29]~139, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~98 , CPU|exe_stage|pipe_alu|ShiftLeft0~98, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~114 , CPU|exe_stage|pipe_alu|ShiftLeft0~114, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~100 , CPU|exe_stage|pipe_alu|ShiftLeft0~100, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~115 , CPU|exe_stage|pipe_alu|ShiftLeft0~115, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~116 , CPU|exe_stage|pipe_alu|ShiftLeft0~116, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~117 , CPU|exe_stage|pipe_alu|ShiftLeft0~117, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~150 , CPU|exe_stage|pipe_alu|s~150, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~89 , CPU|exe_stage|pipe_alu|ShiftLeft0~89, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~106 , CPU|exe_stage|pipe_alu|ShiftLeft0~106, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~107 , CPU|exe_stage|pipe_alu|ShiftLeft0~107, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~111 , CPU|exe_stage|pipe_alu|ShiftLeft0~111, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~108 , CPU|exe_stage|pipe_alu|ShiftLeft0~108, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~130 , CPU|exe_stage|pipe_alu|ShiftLeft0~130, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~112 , CPU|exe_stage|pipe_alu|ShiftLeft0~112, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~134 , CPU|exe_stage|judge_ealu|y[29]~134, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~135 , CPU|exe_stage|judge_ealu|y[29]~135, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~136 , CPU|exe_stage|judge_ealu|y[29]~136, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~137 , CPU|exe_stage|judge_ealu|y[29]~137, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~140 , CPU|exe_stage|judge_ealu|y[29]~140, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~141 , CPU|exe_stage|judge_ealu|y[29]~141, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~142 , CPU|exe_stage|judge_ealu|y[29]~142, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[29]~143 , CPU|exe_stage|judge_ealu|y[29]~143, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[29] , CPU|em_reg|malu[29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~1 , CPU|id_stage|data_b|Mux2~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~12 , CPU|id_stage|data_b|Mux2~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~13 , CPU|id_stage|data_b|Mux2~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~14 , CPU|id_stage|data_b|Mux2~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~15 , CPU|id_stage|data_b|Mux2~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][29] , CPU|id_stage|rf|register[19][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][29]~feeder , CPU|id_stage|rf|register[23][29]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][29] , CPU|id_stage|rf|register[23][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~9 , CPU|id_stage|data_b|Mux2~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~10 , CPU|id_stage|data_b|Mux2~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~4 , CPU|id_stage|data_b|Mux2~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~5 , CPU|id_stage|data_b|Mux2~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][29]~feeder , CPU|id_stage|rf|register[28][29]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][29] , CPU|id_stage|rf|register[28][29], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][29] , CPU|id_stage|rf|register[16][29], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~6 , CPU|id_stage|data_b|Mux2~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~7 , CPU|id_stage|data_b|Mux2~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~8 , CPU|id_stage|data_b|Mux2~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~11 , CPU|id_stage|data_b|Mux2~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~16 , CPU|id_stage|data_b|Mux2~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~19 , CPU|id_stage|data_b|Mux2~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2~20 , CPU|id_stage|data_b|Mux2~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux2 , CPU|id_stage|data_b|Mux2, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[29] , CPU|de_reg|eb[29], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~50 , CPU|exe_stage|pipe_alu|ShiftRight0~50, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~90 , CPU|exe_stage|pipe_alu|ShiftRight0~90, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~30 , CPU|exe_stage|pipe_alu|ShiftRight0~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~57 , CPU|exe_stage|pipe_alu|ShiftRight0~57, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~58 , CPU|exe_stage|pipe_alu|ShiftRight0~58, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~59 , CPU|exe_stage|pipe_alu|ShiftRight0~59, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~222 , CPU|exe_stage|judge_ealu|y[20]~222, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~223 , CPU|exe_stage|judge_ealu|y[20]~223, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~224 , CPU|exe_stage|judge_ealu|y[20]~224, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20]~225 , CPU|exe_stage|judge_ealu|y[20]~225, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[20] , CPU|exe_stage|judge_ealu|y[20], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[20] , CPU|em_reg|malu[20], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[20] , CPU|mw_reg|walu[20], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[20] , CPU|mw_reg|wmo[20], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[20]~22 , CPU|wb_stage|y[20]~22, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][20]~feeder , CPU|id_stage|rf|register[14][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][20] , CPU|id_stage|rf|register[14][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][20] , CPU|id_stage|rf|register[12][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~17 , CPU|id_stage|data_a|Mux11~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][20]~feeder , CPU|id_stage|rf|register[15][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][20] , CPU|id_stage|rf|register[15][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~18 , CPU|id_stage|data_a|Mux11~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][20] , CPU|id_stage|rf|register[8][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][20]~feeder , CPU|id_stage|rf|register[9][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][20] , CPU|id_stage|rf|register[9][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~0 , CPU|id_stage|data_a|Mux11~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][20] , CPU|id_stage|rf|register[11][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][20]~feeder , CPU|id_stage|rf|register[10][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][20] , CPU|id_stage|rf|register[10][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~1 , CPU|id_stage|data_a|Mux11~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][20]~feeder , CPU|id_stage|rf|register[3][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][20] , CPU|id_stage|rf|register[3][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][20]~feeder , CPU|id_stage|rf|register[2][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][20] , CPU|id_stage|rf|register[2][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][20]~feeder , CPU|id_stage|rf|register[1][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][20] , CPU|id_stage|rf|register[1][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][20] , CPU|id_stage|rf|register[7][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][20] , CPU|id_stage|rf|register[5][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][20] , CPU|id_stage|rf|register[6][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][20] , CPU|id_stage|rf|register[4][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~12 , CPU|id_stage|data_a|Mux11~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~13 , CPU|id_stage|data_a|Mux11~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~14 , CPU|id_stage|data_a|Mux11~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~15 , CPU|id_stage|data_a|Mux11~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][20]~feeder , CPU|id_stage|rf|register[31][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][20] , CPU|id_stage|rf|register[31][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][20]~feeder , CPU|id_stage|rf|register[27][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][20] , CPU|id_stage|rf|register[27][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][20] , CPU|id_stage|rf|register[23][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][20] , CPU|id_stage|rf|register[19][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~9 , CPU|id_stage|data_a|Mux11~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~10 , CPU|id_stage|data_a|Mux11~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][20] , CPU|id_stage|rf|register[28][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][20] , CPU|id_stage|rf|register[20][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~7 , CPU|id_stage|data_a|Mux11~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][20] , CPU|id_stage|rf|register[30][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][20]~feeder , CPU|id_stage|rf|register[22][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][20] , CPU|id_stage|rf|register[22][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][20]~feeder , CPU|id_stage|rf|register[18][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][20] , CPU|id_stage|rf|register[18][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][20] , CPU|id_stage|rf|register[26][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~4 , CPU|id_stage|data_a|Mux11~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~5 , CPU|id_stage|data_a|Mux11~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~8 , CPU|id_stage|data_a|Mux11~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][20] , CPU|id_stage|rf|register[25][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][20] , CPU|id_stage|rf|register[29][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][20]~feeder , CPU|id_stage|rf|register[21][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][20] , CPU|id_stage|rf|register[21][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][20]~feeder , CPU|id_stage|rf|register[17][20]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][20] , CPU|id_stage|rf|register[17][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~2 , CPU|id_stage|data_a|Mux11~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~3 , CPU|id_stage|data_a|Mux11~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~11 , CPU|id_stage|data_a|Mux11~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~16 , CPU|id_stage|data_a|Mux11~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~19 , CPU|id_stage|data_a|Mux11~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11~20 , CPU|id_stage|data_a|Mux11~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux11 , CPU|id_stage|data_a|Mux11, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[20] , CPU|de_reg|ea[20], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[20]~20 , CPU|exe_stage|muxa|y[20]~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~42 , CPU|exe_stage|pipe_alu|Add0~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[21]~38 , CPU|exe_stage|ad4|y[21]~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|ad4|y[22]~40 , CPU|exe_stage|ad4|y[22]~40, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~33 , CPU|exe_stage|pipe_alu|ShiftLeft0~33, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~24 , CPU|exe_stage|pipe_alu|ShiftRight0~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~23 , CPU|exe_stage|pipe_alu|ShiftRight1~23, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~44 , CPU|exe_stage|pipe_alu|ShiftRight1~44, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~41 , CPU|exe_stage|pipe_alu|ShiftRight1~41, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~42 , CPU|exe_stage|pipe_alu|ShiftRight1~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~25 , CPU|exe_stage|pipe_alu|ShiftRight0~25, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~26 , CPU|exe_stage|pipe_alu|ShiftRight0~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~89 , CPU|exe_stage|pipe_alu|ShiftRight1~89, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~27 , CPU|exe_stage|pipe_alu|ShiftRight0~27, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~183 , CPU|exe_stage|judge_ealu|y[22]~183, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~39 , CPU|exe_stage|pipe_alu|ShiftRight1~39, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~40 , CPU|exe_stage|pipe_alu|ShiftRight1~40, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~45 , CPU|exe_stage|pipe_alu|ShiftRight1~45, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~47 , CPU|exe_stage|pipe_alu|ShiftRight1~47, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~184 , CPU|exe_stage|judge_ealu|y[22]~184, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[22]~27 , CPU|exe_stage|muxb|y[22]~27, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~170 , CPU|exe_stage|pipe_alu|s~170, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~58 , CPU|exe_stage|pipe_alu|ShiftRight1~58, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~31 , CPU|exe_stage|pipe_alu|ShiftRight0~31, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~57 , CPU|exe_stage|pipe_alu|ShiftRight1~57, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~59 , CPU|exe_stage|pipe_alu|ShiftRight1~59, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~91 , CPU|exe_stage|pipe_alu|ShiftRight1~91, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~38 , CPU|exe_stage|pipe_alu|ShiftRight0~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~39 , CPU|exe_stage|pipe_alu|ShiftRight0~39, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~42 , CPU|exe_stage|pipe_alu|ShiftRight0~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~190 , CPU|exe_stage|judge_ealu|y[21]~190, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~191 , CPU|exe_stage|judge_ealu|y[21]~191, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~42 , CPU|exe_stage|pipe_alu|Add1~42, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~189 , CPU|exe_stage|judge_ealu|y[21]~189, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~192 , CPU|exe_stage|judge_ealu|y[21]~192, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21]~193 , CPU|exe_stage|judge_ealu|y[21]~193, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[21] , CPU|exe_stage|judge_ealu|y[21], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[21]~feeder , CPU|em_reg|malu[21]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[21] , CPU|em_reg|malu[21], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[21] , CPU|mw_reg|wmo[21], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[21]~feeder , CPU|mw_reg|walu[21]~feeder, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[21] , CPU|mw_reg|walu[21], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[21]~18 , CPU|wb_stage|y[21]~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][21]~feeder , CPU|id_stage|rf|register[15][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][21] , CPU|id_stage|rf|register[15][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][21]~feeder , CPU|id_stage|rf|register[14][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][21] , CPU|id_stage|rf|register[14][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][21] , CPU|id_stage|rf|register[13][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][21] , CPU|id_stage|rf|register[12][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~17 , CPU|id_stage|data_a|Mux10~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~18 , CPU|id_stage|data_a|Mux10~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][21] , CPU|id_stage|rf|register[1][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][21] , CPU|id_stage|rf|register[2][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~14 , CPU|id_stage|data_a|Mux10~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][21]~feeder , CPU|id_stage|rf|register[7][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][21] , CPU|id_stage|rf|register[7][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][21] , CPU|id_stage|rf|register[6][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][21] , CPU|id_stage|rf|register[5][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][21]~feeder , CPU|id_stage|rf|register[4][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][21] , CPU|id_stage|rf|register[4][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~12 , CPU|id_stage|data_a|Mux10~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~13 , CPU|id_stage|data_a|Mux10~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~15 , CPU|id_stage|data_a|Mux10~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][21] , CPU|id_stage|rf|register[9][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][21]~feeder , CPU|id_stage|rf|register[11][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][21] , CPU|id_stage|rf|register[11][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~11 , CPU|id_stage|data_a|Mux10~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~16 , CPU|id_stage|data_a|Mux10~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][21]~feeder , CPU|id_stage|rf|register[27][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][21] , CPU|id_stage|rf|register[27][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][21]~feeder , CPU|id_stage|rf|register[31][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][21] , CPU|id_stage|rf|register[31][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][21]~feeder , CPU|id_stage|rf|register[19][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][21] , CPU|id_stage|rf|register[19][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][21]~feeder , CPU|id_stage|rf|register[23][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][21] , CPU|id_stage|rf|register[23][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~7 , CPU|id_stage|data_a|Mux10~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~8 , CPU|id_stage|data_a|Mux10~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][21] , CPU|id_stage|rf|register[25][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][21] , CPU|id_stage|rf|register[21][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][21]~feeder , CPU|id_stage|rf|register[17][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][21] , CPU|id_stage|rf|register[17][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~2 , CPU|id_stage|data_a|Mux10~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~3 , CPU|id_stage|data_a|Mux10~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][21] , CPU|id_stage|rf|register[20][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][21]~feeder , CPU|id_stage|rf|register[24][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][21] , CPU|id_stage|rf|register[24][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][21] , CPU|id_stage|rf|register[16][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~4 , CPU|id_stage|data_a|Mux10~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][21] , CPU|id_stage|rf|register[28][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~5 , CPU|id_stage|data_a|Mux10~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~6 , CPU|id_stage|data_a|Mux10~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~9 , CPU|id_stage|data_a|Mux10~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~19 , CPU|id_stage|data_a|Mux10~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10~20 , CPU|id_stage|data_a|Mux10~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux10 , CPU|id_stage|data_a|Mux10, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[21] , CPU|de_reg|ea[21], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[21]~21 , CPU|exe_stage|muxa|y[21]~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~44 , CPU|exe_stage|pipe_alu|Add1~44, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~182 , CPU|exe_stage|judge_ealu|y[22]~182, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~0 , CPU|exe_stage|pipe_alu|Mux30~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~143 , CPU|exe_stage|pipe_alu|s~143, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~180 , CPU|exe_stage|judge_ealu|y[22]~180, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~181 , CPU|exe_stage|judge_ealu|y[22]~181, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~185 , CPU|exe_stage|judge_ealu|y[22]~185, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22]~186 , CPU|exe_stage|judge_ealu|y[22]~186, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[22] , CPU|exe_stage|judge_ealu|y[22], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[22] , CPU|mw_reg|wmo[22], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[22]~feeder , CPU|em_reg|malu[22]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[22] , CPU|em_reg|malu[22], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[22] , CPU|mw_reg|walu[22], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[22]~17 , CPU|wb_stage|y[22]~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][22] , CPU|id_stage|rf|register[11][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][22]~feeder , CPU|id_stage|rf|register[10][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][22] , CPU|id_stage|rf|register[10][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~1 , CPU|id_stage|data_a|Mux9~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][22]~feeder , CPU|id_stage|rf|register[2][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][22] , CPU|id_stage|rf|register[2][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][22] , CPU|id_stage|rf|register[3][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][22]~feeder , CPU|id_stage|rf|register[1][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][22] , CPU|id_stage|rf|register[1][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][22] , CPU|id_stage|rf|register[5][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][22]~feeder , CPU|id_stage|rf|register[7][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][22] , CPU|id_stage|rf|register[7][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][22] , CPU|id_stage|rf|register[6][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][22] , CPU|id_stage|rf|register[4][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~12 , CPU|id_stage|data_a|Mux9~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~13 , CPU|id_stage|data_a|Mux9~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~14 , CPU|id_stage|data_a|Mux9~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~15 , CPU|id_stage|data_a|Mux9~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][22] , CPU|id_stage|rf|register[29][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][22] , CPU|id_stage|rf|register[25][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][22]~feeder , CPU|id_stage|rf|register[17][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][22] , CPU|id_stage|rf|register[17][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~2 , CPU|id_stage|data_a|Mux9~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~3 , CPU|id_stage|data_a|Mux9~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][22] , CPU|id_stage|rf|register[31][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][22] , CPU|id_stage|rf|register[23][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][22] , CPU|id_stage|rf|register[19][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~9 , CPU|id_stage|data_a|Mux9~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][22] , CPU|id_stage|rf|register[27][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~10 , CPU|id_stage|data_a|Mux9~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][22]~feeder , CPU|id_stage|rf|register[20][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][22] , CPU|id_stage|rf|register[20][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][22] , CPU|id_stage|rf|register[28][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][22] , CPU|id_stage|rf|register[24][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][22] , CPU|id_stage|rf|register[16][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~6 , CPU|id_stage|data_a|Mux9~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~7 , CPU|id_stage|data_a|Mux9~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][22]~feeder , CPU|id_stage|rf|register[22][22]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][22] , CPU|id_stage|rf|register[22][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][22] , CPU|id_stage|rf|register[30][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][22] , CPU|id_stage|rf|register[26][22], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][22] , CPU|id_stage|rf|register[18][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~4 , CPU|id_stage|data_a|Mux9~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~5 , CPU|id_stage|data_a|Mux9~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~8 , CPU|id_stage|data_a|Mux9~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~11 , CPU|id_stage|data_a|Mux9~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~16 , CPU|id_stage|data_a|Mux9~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~19 , CPU|id_stage|data_a|Mux9~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9~20 , CPU|id_stage|data_a|Mux9~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux9 , CPU|id_stage|data_a|Mux9, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux9~0 , CPU|if_stage|nextpc|Mux9~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux9~1 , CPU|if_stage|nextpc|Mux9~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[22] , CPU|prog_cnt|test|q[22], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[23]~14 , CPU|inst_reg|dpc4[23]~14, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[23] , CPU|inst_reg|dpc4[23], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[23]~14 , CPU|de_reg|epc4[23]~14, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[23] , CPU|de_reg|epc4[23], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~14 , CPU|exe_stage|pipe_alu|ShiftRight0~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~49 , CPU|exe_stage|pipe_alu|ShiftRight0~49, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~77 , CPU|exe_stage|pipe_alu|ShiftRight0~77, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~89 , CPU|exe_stage|pipe_alu|ShiftRight0~89, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~157 , CPU|exe_stage|judge_ealu|y[24]~157, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~85 , CPU|exe_stage|pipe_alu|ShiftRight1~85, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~158 , CPU|exe_stage|judge_ealu|y[24]~158, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[24]~25 , CPU|exe_stage|muxb|y[24]~25, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~164 , CPU|exe_stage|pipe_alu|s~164, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~156 , CPU|exe_stage|judge_ealu|y[24]~156, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~145 , CPU|exe_stage|pipe_alu|s~145, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~163 , CPU|exe_stage|pipe_alu|s~163, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~154 , CPU|exe_stage|judge_ealu|y[24]~154, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~121 , CPU|exe_stage|judge_ealu|y[27]~121, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~152 , CPU|exe_stage|judge_ealu|y[24]~152, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~122 , CPU|exe_stage|pipe_alu|ShiftLeft0~122, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~123 , CPU|exe_stage|pipe_alu|ShiftLeft0~123, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~153 , CPU|exe_stage|judge_ealu|y[24]~153, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~155 , CPU|exe_stage|judge_ealu|y[24]~155, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~159 , CPU|exe_stage|judge_ealu|y[24]~159, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[24]~290 , CPU|exe_stage|judge_ealu|y[24]~290, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[24]~feeder , CPU|em_reg|malu[24]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[24] , CPU|em_reg|malu[24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~10 , CPU|id_stage|data_b|Mux7~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~11 , CPU|id_stage|data_b|Mux7~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][24] , CPU|id_stage|rf|register[3][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][24] , CPU|id_stage|rf|register[2][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][24] , CPU|id_stage|rf|register[1][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~14 , CPU|id_stage|data_b|Mux7~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][24]~feeder , CPU|id_stage|rf|register[7][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][24] , CPU|id_stage|rf|register[7][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][24] , CPU|id_stage|rf|register[6][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][24] , CPU|id_stage|rf|register[5][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][24]~feeder , CPU|id_stage|rf|register[4][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][24] , CPU|id_stage|rf|register[4][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~12 , CPU|id_stage|data_b|Mux7~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~13 , CPU|id_stage|data_b|Mux7~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~15 , CPU|id_stage|data_b|Mux7~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~16 , CPU|id_stage|data_b|Mux7~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~7 , CPU|id_stage|data_b|Mux7~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~8 , CPU|id_stage|data_b|Mux7~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~2 , CPU|id_stage|data_b|Mux7~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~3 , CPU|id_stage|data_b|Mux7~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][24]~feeder , CPU|id_stage|rf|register[20][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][24] , CPU|id_stage|rf|register[20][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][24]~feeder , CPU|id_stage|rf|register[28][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][24] , CPU|id_stage|rf|register[28][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][24] , CPU|id_stage|rf|register[24][24], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][24]~feeder , CPU|id_stage|rf|register[16][24]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][24] , CPU|id_stage|rf|register[16][24], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~4 , CPU|id_stage|data_b|Mux7~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~5 , CPU|id_stage|data_b|Mux7~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~6 , CPU|id_stage|data_b|Mux7~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~9 , CPU|id_stage|data_b|Mux7~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~19 , CPU|id_stage|data_b|Mux7~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7~20 , CPU|id_stage|data_b|Mux7~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux7 , CPU|id_stage|data_b|Mux7, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[24] , CPU|de_reg|eb[24], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[24] , CPU|em_reg|mb[24], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[23]~15 , CPU|mem_stage|mem_io_mux|y[23]~15, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[23] , CPU|mw_reg|wmo[23], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[23]~feeder , CPU|em_reg|malu[23]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[23] , CPU|em_reg|malu[23], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[23] , CPU|mw_reg|walu[23], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[23]~16 , CPU|wb_stage|y[23]~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][23] , CPU|id_stage|rf|register[9][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][23] , CPU|id_stage|rf|register[11][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][23] , CPU|id_stage|rf|register[8][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][23] , CPU|id_stage|rf|register[10][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~10 , CPU|id_stage|data_a|Mux8~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~11 , CPU|id_stage|data_a|Mux8~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][23]~feeder , CPU|id_stage|rf|register[3][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][23] , CPU|id_stage|rf|register[3][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][23]~feeder , CPU|id_stage|rf|register[1][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][23] , CPU|id_stage|rf|register[1][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][23]~feeder , CPU|id_stage|rf|register[2][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][23] , CPU|id_stage|rf|register[2][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~14 , CPU|id_stage|data_a|Mux8~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][23] , CPU|id_stage|rf|register[6][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][23] , CPU|id_stage|rf|register[5][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][23]~feeder , CPU|id_stage|rf|register[4][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][23] , CPU|id_stage|rf|register[4][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~12 , CPU|id_stage|data_a|Mux8~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~13 , CPU|id_stage|data_a|Mux8~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~15 , CPU|id_stage|data_a|Mux8~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~16 , CPU|id_stage|data_a|Mux8~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][23]~feeder , CPU|id_stage|rf|register[30][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][23] , CPU|id_stage|rf|register[30][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][23]~feeder , CPU|id_stage|rf|register[22][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][23] , CPU|id_stage|rf|register[22][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][23]~feeder , CPU|id_stage|rf|register[26][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][23] , CPU|id_stage|rf|register[26][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][23]~feeder , CPU|id_stage|rf|register[18][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][23] , CPU|id_stage|rf|register[18][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~0 , CPU|id_stage|data_a|Mux8~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~1 , CPU|id_stage|data_a|Mux8~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][23] , CPU|id_stage|rf|register[25][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][23] , CPU|id_stage|rf|register[21][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][23]~feeder , CPU|id_stage|rf|register[17][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][23] , CPU|id_stage|rf|register[17][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~2 , CPU|id_stage|data_a|Mux8~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~3 , CPU|id_stage|data_a|Mux8~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][23] , CPU|id_stage|rf|register[20][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][23]~feeder , CPU|id_stage|rf|register[28][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][23] , CPU|id_stage|rf|register[28][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][23] , CPU|id_stage|rf|register[24][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][23] , CPU|id_stage|rf|register[16][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~4 , CPU|id_stage|data_a|Mux8~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~5 , CPU|id_stage|data_a|Mux8~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~6 , CPU|id_stage|data_a|Mux8~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~9 , CPU|id_stage|data_a|Mux8~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~19 , CPU|id_stage|data_a|Mux8~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8~20 , CPU|id_stage|data_a|Mux8~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux8 , CPU|id_stage|data_a|Mux8, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[23] , CPU|de_reg|ea[23], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~168 , CPU|exe_stage|pipe_alu|s~168, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[23]~11 , CPU|exe_stage|muxa|y[23]~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~46 , CPU|exe_stage|pipe_alu|Add1~46, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~173 , CPU|exe_stage|judge_ealu|y[23]~173, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~176 , CPU|exe_stage|judge_ealu|y[23]~176, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23]~179 , CPU|exe_stage|judge_ealu|y[23]~179, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[23] , CPU|exe_stage|judge_ealu|y[23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~0 , CPU|id_stage|data_b|Mux8~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~1 , CPU|id_stage|data_b|Mux8~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][23]~feeder , CPU|id_stage|rf|register[7][23]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][23] , CPU|id_stage|rf|register[7][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~12 , CPU|id_stage|data_b|Mux8~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~13 , CPU|id_stage|data_b|Mux8~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~14 , CPU|id_stage|data_b|Mux8~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~15 , CPU|id_stage|data_b|Mux8~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][23] , CPU|id_stage|rf|register[27][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][23] , CPU|id_stage|rf|register[23][23], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][23] , CPU|id_stage|rf|register[19][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~9 , CPU|id_stage|data_b|Mux8~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~10 , CPU|id_stage|data_b|Mux8~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][23] , CPU|id_stage|rf|register[29][23], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~2 , CPU|id_stage|data_b|Mux8~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~3 , CPU|id_stage|data_b|Mux8~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~4 , CPU|id_stage|data_b|Mux8~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~5 , CPU|id_stage|data_b|Mux8~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~6 , CPU|id_stage|data_b|Mux8~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~7 , CPU|id_stage|data_b|Mux8~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~8 , CPU|id_stage|data_b|Mux8~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~11 , CPU|id_stage|data_b|Mux8~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~16 , CPU|id_stage|data_b|Mux8~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~19 , CPU|id_stage|data_b|Mux8~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8~20 , CPU|id_stage|data_b|Mux8~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux8 , CPU|id_stage|data_b|Mux8, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[23] , CPU|de_reg|eb[23], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[23]~feeder , CPU|em_reg|mb[23]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[23] , CPU|em_reg|mb[23], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[20]~21 , CPU|mem_stage|mem_io_mux|y[20]~21, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][20] , CPU|id_stage|rf|register[13][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~17 , CPU|id_stage|data_b|Mux11~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~18 , CPU|id_stage|data_b|Mux11~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~0 , CPU|id_stage|data_b|Mux11~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~1 , CPU|id_stage|data_b|Mux11~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~9 , CPU|id_stage|data_b|Mux11~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~10 , CPU|id_stage|data_b|Mux11~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][20] , CPU|id_stage|rf|register[24][20], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][20] , CPU|id_stage|rf|register[16][20], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~6 , CPU|id_stage|data_b|Mux11~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~7 , CPU|id_stage|data_b|Mux11~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~4 , CPU|id_stage|data_b|Mux11~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~5 , CPU|id_stage|data_b|Mux11~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~8 , CPU|id_stage|data_b|Mux11~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~2 , CPU|id_stage|data_b|Mux11~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~3 , CPU|id_stage|data_b|Mux11~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~11 , CPU|id_stage|data_b|Mux11~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~12 , CPU|id_stage|data_b|Mux11~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~13 , CPU|id_stage|data_b|Mux11~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~14 , CPU|id_stage|data_b|Mux11~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~15 , CPU|id_stage|data_b|Mux11~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~16 , CPU|id_stage|data_b|Mux11~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~19 , CPU|id_stage|data_b|Mux11~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11~20 , CPU|id_stage|data_b|Mux11~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux11 , CPU|id_stage|data_b|Mux11, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[20] , CPU|de_reg|eb[20], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[20] , CPU|em_reg|mb[20], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[12]~27 , CPU|mem_stage|mem_io_mux|y[12]~27, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[12] , CPU|mw_reg|walu[12], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[12]~28 , CPU|wb_stage|y[12]~28, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][12]~feeder , CPU|id_stage|rf|register[11][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][12] , CPU|id_stage|rf|register[11][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][12]~feeder , CPU|id_stage|rf|register[9][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][12] , CPU|id_stage|rf|register[9][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][12]~feeder , CPU|id_stage|rf|register[10][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][12] , CPU|id_stage|rf|register[10][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][12]~feeder , CPU|id_stage|rf|register[8][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][12] , CPU|id_stage|rf|register[8][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~10 , CPU|id_stage|data_a|Mux19~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~11 , CPU|id_stage|data_a|Mux19~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][12] , CPU|id_stage|rf|register[3][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][12] , CPU|id_stage|rf|register[7][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][12] , CPU|id_stage|rf|register[5][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][12] , CPU|id_stage|rf|register[4][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~12 , CPU|id_stage|data_a|Mux19~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~13 , CPU|id_stage|data_a|Mux19~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][12] , CPU|id_stage|rf|register[1][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][12] , CPU|id_stage|rf|register[2][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~14 , CPU|id_stage|data_a|Mux19~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~15 , CPU|id_stage|data_a|Mux19~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~16 , CPU|id_stage|data_a|Mux19~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][12] , CPU|id_stage|rf|register[31][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][12]~feeder , CPU|id_stage|rf|register[23][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][12] , CPU|id_stage|rf|register[23][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][12] , CPU|id_stage|rf|register[19][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~7 , CPU|id_stage|data_a|Mux19~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~8 , CPU|id_stage|data_a|Mux19~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][12] , CPU|id_stage|rf|register[21][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][12] , CPU|id_stage|rf|register[17][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~2 , CPU|id_stage|data_a|Mux19~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][12] , CPU|id_stage|rf|register[25][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][12]~feeder , CPU|id_stage|rf|register[29][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][12] , CPU|id_stage|rf|register[29][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~3 , CPU|id_stage|data_a|Mux19~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][12]~feeder , CPU|id_stage|rf|register[28][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][12] , CPU|id_stage|rf|register[28][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][12] , CPU|id_stage|rf|register[20][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][12] , CPU|id_stage|rf|register[24][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][12] , CPU|id_stage|rf|register[16][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~4 , CPU|id_stage|data_a|Mux19~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~5 , CPU|id_stage|data_a|Mux19~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~6 , CPU|id_stage|data_a|Mux19~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~9 , CPU|id_stage|data_a|Mux19~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~19 , CPU|id_stage|data_a|Mux19~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19~20 , CPU|id_stage|data_a|Mux19~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux19 , CPU|id_stage|data_a|Mux19, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[12] , CPU|de_reg|ea[12], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[12]~28 , CPU|exe_stage|muxa|y[12]~28, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[8] , CPU|mw_reg|wmo[8], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[8]~21 , CPU|wb_stage|y[8]~21, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][8] , CPU|id_stage|rf|register[15][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][8]~feeder , CPU|id_stage|rf|register[13][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][8] , CPU|id_stage|rf|register[13][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][8]~feeder , CPU|id_stage|rf|register[12][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][8] , CPU|id_stage|rf|register[12][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][8]~feeder , CPU|id_stage|rf|register[14][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][8] , CPU|id_stage|rf|register[14][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~17 , CPU|id_stage|data_a|Mux23~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~18 , CPU|id_stage|data_a|Mux23~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][8] , CPU|id_stage|rf|register[2][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][8] , CPU|id_stage|rf|register[3][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][8] , CPU|id_stage|rf|register[1][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][8] , CPU|id_stage|rf|register[7][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][8] , CPU|id_stage|rf|register[6][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][8] , CPU|id_stage|rf|register[4][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~12 , CPU|id_stage|data_a|Mux23~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~13 , CPU|id_stage|data_a|Mux23~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~14 , CPU|id_stage|data_a|Mux23~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~15 , CPU|id_stage|data_a|Mux23~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][8] , CPU|id_stage|rf|register[31][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][8]~feeder , CPU|id_stage|rf|register[23][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][8] , CPU|id_stage|rf|register[23][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][8] , CPU|id_stage|rf|register[19][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~9 , CPU|id_stage|data_a|Mux23~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][8] , CPU|id_stage|rf|register[27][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~10 , CPU|id_stage|data_a|Mux23~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][8] , CPU|id_stage|rf|register[25][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][8] , CPU|id_stage|rf|register[21][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][8] , CPU|id_stage|rf|register[17][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~2 , CPU|id_stage|data_a|Mux23~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~3 , CPU|id_stage|data_a|Mux23~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][8]~feeder , CPU|id_stage|rf|register[26][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][8] , CPU|id_stage|rf|register[26][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][8]~feeder , CPU|id_stage|rf|register[18][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][8] , CPU|id_stage|rf|register[18][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~4 , CPU|id_stage|data_a|Mux23~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][8] , CPU|id_stage|rf|register[22][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~5 , CPU|id_stage|data_a|Mux23~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][8] , CPU|id_stage|rf|register[28][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][8]~feeder , CPU|id_stage|rf|register[20][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][8] , CPU|id_stage|rf|register[20][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][8] , CPU|id_stage|rf|register[24][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][8] , CPU|id_stage|rf|register[16][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~6 , CPU|id_stage|data_a|Mux23~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~7 , CPU|id_stage|data_a|Mux23~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~8 , CPU|id_stage|data_a|Mux23~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~11 , CPU|id_stage|data_a|Mux23~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~16 , CPU|id_stage|data_a|Mux23~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~19 , CPU|id_stage|data_a|Mux23~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23~20 , CPU|id_stage|data_a|Mux23~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux23 , CPU|id_stage|data_a|Mux23, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[8]~feeder , CPU|de_reg|ea[8]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[8] , CPU|de_reg|ea[8], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[8]~31 , CPU|exe_stage|muxa|y[8]~31, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[7] , CPU|de_reg|ea[7], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[7]~5 , CPU|exe_stage|muxa|y[7]~5, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[6] , CPU|de_reg|ea[6], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[6]~6 , CPU|exe_stage|muxa|y[6]~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~2 , CPU|exe_stage|pipe_alu|Add0~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~4 , CPU|exe_stage|pipe_alu|Add0~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~6 , CPU|exe_stage|pipe_alu|Add0~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~16 , CPU|exe_stage|pipe_alu|Add0~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~18 , CPU|exe_stage|pipe_alu|Add0~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~20 , CPU|exe_stage|pipe_alu|Add0~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~26 , CPU|exe_stage|pipe_alu|Add0~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add0~34 , CPU|exe_stage|pipe_alu|Add0~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~9 , CPU|exe_stage|pipe_alu|ShiftLeft0~9, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~44 , CPU|exe_stage|pipe_alu|ShiftLeft0~44, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~226 , CPU|exe_stage|judge_ealu|y[17]~226, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~124 , CPU|exe_stage|pipe_alu|ShiftLeft0~124, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~227 , CPU|exe_stage|judge_ealu|y[17]~227, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~81 , CPU|exe_stage|pipe_alu|ShiftRight0~81, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~91 , CPU|exe_stage|pipe_alu|ShiftRight0~91, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~82 , CPU|exe_stage|pipe_alu|ShiftRight0~82, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~85 , CPU|exe_stage|pipe_alu|ShiftRight0~85, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~229 , CPU|exe_stage|judge_ealu|y[17]~229, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~77 , CPU|exe_stage|pipe_alu|ShiftRight1~77, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~78 , CPU|exe_stage|pipe_alu|ShiftRight1~78, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~79 , CPU|exe_stage|pipe_alu|ShiftRight1~79, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~80 , CPU|exe_stage|pipe_alu|ShiftRight1~80, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~230 , CPU|exe_stage|judge_ealu|y[17]~230, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~180 , CPU|exe_stage|pipe_alu|s~180, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~34 , CPU|exe_stage|pipe_alu|Add1~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~228 , CPU|exe_stage|judge_ealu|y[17]~228, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~231 , CPU|exe_stage|judge_ealu|y[17]~231, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17]~232 , CPU|exe_stage|judge_ealu|y[17]~232, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[17] , CPU|exe_stage|judge_ealu|y[17], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[17] , CPU|em_reg|malu[17], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[17] , CPU|mw_reg|walu[17], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[17] , CPU|mw_reg|wmo[17], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[17]~23 , CPU|wb_stage|y[17]~23, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][17]~feeder , CPU|id_stage|rf|register[13][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][17] , CPU|id_stage|rf|register[13][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][17] , CPU|id_stage|rf|register[12][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][17]~feeder , CPU|id_stage|rf|register[14][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][17] , CPU|id_stage|rf|register[14][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~17 , CPU|id_stage|data_a|Mux14~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][17] , CPU|id_stage|rf|register[15][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~18 , CPU|id_stage|data_a|Mux14~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][17]~feeder , CPU|id_stage|rf|register[2][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][17] , CPU|id_stage|rf|register[2][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][17]~feeder , CPU|id_stage|rf|register[1][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][17] , CPU|id_stage|rf|register[1][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][17] , CPU|id_stage|rf|register[5][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][17] , CPU|id_stage|rf|register[7][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][17]~feeder , CPU|id_stage|rf|register[6][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][17] , CPU|id_stage|rf|register[6][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][17] , CPU|id_stage|rf|register[4][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~12 , CPU|id_stage|data_a|Mux14~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~13 , CPU|id_stage|data_a|Mux14~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~14 , CPU|id_stage|data_a|Mux14~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~15 , CPU|id_stage|data_a|Mux14~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][17] , CPU|id_stage|rf|register[25][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][17] , CPU|id_stage|rf|register[29][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][17]~feeder , CPU|id_stage|rf|register[21][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][17] , CPU|id_stage|rf|register[21][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][17]~feeder , CPU|id_stage|rf|register[17][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][17] , CPU|id_stage|rf|register[17][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~2 , CPU|id_stage|data_a|Mux14~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~3 , CPU|id_stage|data_a|Mux14~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][17]~feeder , CPU|id_stage|rf|register[22][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][17] , CPU|id_stage|rf|register[22][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][17] , CPU|id_stage|rf|register[30][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][17]~feeder , CPU|id_stage|rf|register[18][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][17] , CPU|id_stage|rf|register[18][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][17] , CPU|id_stage|rf|register[26][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~4 , CPU|id_stage|data_a|Mux14~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~5 , CPU|id_stage|data_a|Mux14~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][17] , CPU|id_stage|rf|register[28][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][17] , CPU|id_stage|rf|register[16][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][17] , CPU|id_stage|rf|register[24][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~6 , CPU|id_stage|data_a|Mux14~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~7 , CPU|id_stage|data_a|Mux14~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~8 , CPU|id_stage|data_a|Mux14~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~11 , CPU|id_stage|data_a|Mux14~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~16 , CPU|id_stage|data_a|Mux14~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~19 , CPU|id_stage|data_a|Mux14~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14~20 , CPU|id_stage|data_a|Mux14~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux14 , CPU|id_stage|data_a|Mux14, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[17] , CPU|de_reg|ea[17], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[17]~22 , CPU|exe_stage|muxa|y[17]~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~90 , CPU|exe_stage|pipe_alu|ShiftRight1~90, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~92 , CPU|exe_stage|pipe_alu|ShiftLeft0~92, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~93 , CPU|exe_stage|pipe_alu|ShiftLeft0~93, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~118 , CPU|exe_stage|pipe_alu|ShiftLeft0~118, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~202 , CPU|exe_stage|judge_ealu|y[18]~202, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~203 , CPU|exe_stage|judge_ealu|y[18]~203, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~65 , CPU|exe_stage|pipe_alu|ShiftRight0~65, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~53 , CPU|exe_stage|pipe_alu|ShiftRight1~53, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~33 , CPU|exe_stage|pipe_alu|ShiftRight1~33, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~66 , CPU|exe_stage|pipe_alu|ShiftRight0~66, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~67 , CPU|exe_stage|pipe_alu|ShiftRight0~67, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~68 , CPU|exe_stage|pipe_alu|ShiftRight0~68, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~204 , CPU|exe_stage|judge_ealu|y[18]~204, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~66 , CPU|exe_stage|pipe_alu|ShiftRight1~66, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~69 , CPU|exe_stage|pipe_alu|ShiftRight1~69, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~205 , CPU|exe_stage|judge_ealu|y[18]~205, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~206 , CPU|exe_stage|judge_ealu|y[18]~206, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18]~207 , CPU|exe_stage|judge_ealu|y[18]~207, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[18] , CPU|exe_stage|judge_ealu|y[18], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[18] , CPU|mw_reg|wmo[18], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[18] , CPU|em_reg|malu[18], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[18] , CPU|mw_reg|walu[18], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[18]~20 , CPU|wb_stage|y[18]~20, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][18] , CPU|id_stage|rf|register[15][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][18]~feeder , CPU|id_stage|rf|register[14][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][18] , CPU|id_stage|rf|register[14][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][18] , CPU|id_stage|rf|register[13][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][18] , CPU|id_stage|rf|register[12][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~17 , CPU|id_stage|data_a|Mux13~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~18 , CPU|id_stage|data_a|Mux13~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][18] , CPU|id_stage|rf|register[19][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][18]~feeder , CPU|id_stage|rf|register[23][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][18] , CPU|id_stage|rf|register[23][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~7 , CPU|id_stage|data_a|Mux13~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][18] , CPU|id_stage|rf|register[31][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~8 , CPU|id_stage|data_a|Mux13~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][18] , CPU|id_stage|rf|register[22][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][18] , CPU|id_stage|rf|register[30][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][18] , CPU|id_stage|rf|register[26][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][18] , CPU|id_stage|rf|register[18][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~0 , CPU|id_stage|data_a|Mux13~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~1 , CPU|id_stage|data_a|Mux13~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][18] , CPU|id_stage|rf|register[20][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][18] , CPU|id_stage|rf|register[24][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][18] , CPU|id_stage|rf|register[16][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~4 , CPU|id_stage|data_a|Mux13~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][18]~feeder , CPU|id_stage|rf|register[28][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][18] , CPU|id_stage|rf|register[28][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~5 , CPU|id_stage|data_a|Mux13~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][18] , CPU|id_stage|rf|register[29][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][18] , CPU|id_stage|rf|register[25][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][18] , CPU|id_stage|rf|register[21][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][18]~feeder , CPU|id_stage|rf|register[17][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][18] , CPU|id_stage|rf|register[17][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~2 , CPU|id_stage|data_a|Mux13~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~3 , CPU|id_stage|data_a|Mux13~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~6 , CPU|id_stage|data_a|Mux13~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~9 , CPU|id_stage|data_a|Mux13~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][18] , CPU|id_stage|rf|register[11][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][18] , CPU|id_stage|rf|register[9][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~11 , CPU|id_stage|data_a|Mux13~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][18] , CPU|id_stage|rf|register[3][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][18]~feeder , CPU|id_stage|rf|register[2][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][18] , CPU|id_stage|rf|register[2][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][18]~feeder , CPU|id_stage|rf|register[1][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][18] , CPU|id_stage|rf|register[1][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~14 , CPU|id_stage|data_a|Mux13~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][18]~feeder , CPU|id_stage|rf|register[7][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][18] , CPU|id_stage|rf|register[7][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][18]~feeder , CPU|id_stage|rf|register[5][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][18] , CPU|id_stage|rf|register[5][18], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][18]~feeder , CPU|id_stage|rf|register[4][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][18] , CPU|id_stage|rf|register[4][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~12 , CPU|id_stage|data_a|Mux13~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~13 , CPU|id_stage|data_a|Mux13~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~15 , CPU|id_stage|data_a|Mux13~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~16 , CPU|id_stage|data_a|Mux13~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~19 , CPU|id_stage|data_a|Mux13~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13~20 , CPU|id_stage|data_a|Mux13~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux13 , CPU|id_stage|data_a|Mux13, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[18] , CPU|de_reg|ea[18], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[18]~18 , CPU|exe_stage|muxa|y[18]~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~70 , CPU|exe_stage|pipe_alu|ShiftRight0~70, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~71 , CPU|exe_stage|pipe_alu|ShiftRight0~71, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~74 , CPU|exe_stage|pipe_alu|ShiftRight0~74, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~197 , CPU|exe_stage|judge_ealu|y[19]~197, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~198 , CPU|exe_stage|judge_ealu|y[19]~198, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~174 , CPU|exe_stage|pipe_alu|s~174, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~196 , CPU|exe_stage|judge_ealu|y[19]~196, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~199 , CPU|exe_stage|judge_ealu|y[19]~199, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19]~200 , CPU|exe_stage|judge_ealu|y[19]~200, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[19] , CPU|exe_stage|judge_ealu|y[19], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[19] , CPU|em_reg|malu[19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~11 , CPU|id_stage|data_b|Mux12~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~12 , CPU|id_stage|data_b|Mux12~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~13 , CPU|id_stage|data_b|Mux12~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~15 , CPU|id_stage|data_b|Mux12~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~16 , CPU|id_stage|data_b|Mux12~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][19] , CPU|id_stage|rf|register[29][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][19] , CPU|id_stage|rf|register[17][19], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][19]~feeder , CPU|id_stage|rf|register[21][19]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][19] , CPU|id_stage|rf|register[21][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~2 , CPU|id_stage|data_b|Mux12~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~3 , CPU|id_stage|data_b|Mux12~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~4 , CPU|id_stage|data_b|Mux12~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~5 , CPU|id_stage|data_b|Mux12~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~6 , CPU|id_stage|data_b|Mux12~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][19] , CPU|id_stage|rf|register[30][19], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~0 , CPU|id_stage|data_b|Mux12~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~1 , CPU|id_stage|data_b|Mux12~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~9 , CPU|id_stage|data_b|Mux12~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~19 , CPU|id_stage|data_b|Mux12~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12~20 , CPU|id_stage|data_b|Mux12~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux12 , CPU|id_stage|data_b|Mux12, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[19]~feeder , CPU|de_reg|eb[19]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[19] , CPU|de_reg|eb[19], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[19] , CPU|em_reg|mb[19], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[18]~19 , CPU|mem_stage|mem_io_mux|y[18]~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~17 , CPU|id_stage|data_b|Mux13~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~18 , CPU|id_stage|data_b|Mux13~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~9 , CPU|id_stage|data_b|Mux13~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~10 , CPU|id_stage|data_b|Mux13~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~4 , CPU|id_stage|data_b|Mux13~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~5 , CPU|id_stage|data_b|Mux13~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~6 , CPU|id_stage|data_b|Mux13~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~7 , CPU|id_stage|data_b|Mux13~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~8 , CPU|id_stage|data_b|Mux13~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~11 , CPU|id_stage|data_b|Mux13~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][18]~feeder , CPU|id_stage|rf|register[6][18]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][18] , CPU|id_stage|rf|register[6][18], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~12 , CPU|id_stage|data_b|Mux13~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~13 , CPU|id_stage|data_b|Mux13~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~14 , CPU|id_stage|data_b|Mux13~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~15 , CPU|id_stage|data_b|Mux13~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~16 , CPU|id_stage|data_b|Mux13~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~19 , CPU|id_stage|data_b|Mux13~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13~20 , CPU|id_stage|data_b|Mux13~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux13 , CPU|id_stage|data_b|Mux13, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[18] , CPU|de_reg|eb[18], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[18] , CPU|em_reg|mb[18], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[17]~22 , CPU|mem_stage|mem_io_mux|y[17]~22, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~17 , CPU|id_stage|data_b|Mux14~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~18 , CPU|id_stage|data_b|Mux14~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][17]~feeder , CPU|id_stage|rf|register[31][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][17] , CPU|id_stage|rf|register[31][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][17] , CPU|id_stage|rf|register[23][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][17] , CPU|id_stage|rf|register[19][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~7 , CPU|id_stage|data_b|Mux14~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~8 , CPU|id_stage|data_b|Mux14~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~0 , CPU|id_stage|data_b|Mux14~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~1 , CPU|id_stage|data_b|Mux14~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][17] , CPU|id_stage|rf|register[20][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~4 , CPU|id_stage|data_b|Mux14~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~5 , CPU|id_stage|data_b|Mux14~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~2 , CPU|id_stage|data_b|Mux14~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~3 , CPU|id_stage|data_b|Mux14~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~6 , CPU|id_stage|data_b|Mux14~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~9 , CPU|id_stage|data_b|Mux14~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][17] , CPU|id_stage|rf|register[11][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][17]~feeder , CPU|id_stage|rf|register[9][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][17] , CPU|id_stage|rf|register[9][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][17]~feeder , CPU|id_stage|rf|register[10][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][17] , CPU|id_stage|rf|register[10][17], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][17]~feeder , CPU|id_stage|rf|register[8][17]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][17] , CPU|id_stage|rf|register[8][17], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~10 , CPU|id_stage|data_b|Mux14~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~11 , CPU|id_stage|data_b|Mux14~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~14 , CPU|id_stage|data_b|Mux14~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~12 , CPU|id_stage|data_b|Mux14~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~13 , CPU|id_stage|data_b|Mux14~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~15 , CPU|id_stage|data_b|Mux14~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~16 , CPU|id_stage|data_b|Mux14~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~19 , CPU|id_stage|data_b|Mux14~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14~20 , CPU|id_stage|data_b|Mux14~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux14 , CPU|id_stage|data_b|Mux14, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[17] , CPU|de_reg|eb[17], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[17] , CPU|em_reg|mb[17], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[16]~23 , CPU|mem_stage|mem_io_mux|y[16]~23, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~17 , CPU|id_stage|data_b|Mux15~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~18 , CPU|id_stage|data_b|Mux15~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][16] , CPU|id_stage|rf|register[10][16], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][16] , CPU|id_stage|rf|register[8][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~0 , CPU|id_stage|data_b|Mux15~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~1 , CPU|id_stage|data_b|Mux15~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~6 , CPU|id_stage|data_b|Mux15~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~7 , CPU|id_stage|data_b|Mux15~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][16]~feeder , CPU|id_stage|rf|register[30][16]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][16] , CPU|id_stage|rf|register[30][16], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~4 , CPU|id_stage|data_b|Mux15~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~5 , CPU|id_stage|data_b|Mux15~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~8 , CPU|id_stage|data_b|Mux15~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~2 , CPU|id_stage|data_b|Mux15~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~3 , CPU|id_stage|data_b|Mux15~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~11 , CPU|id_stage|data_b|Mux15~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~12 , CPU|id_stage|data_b|Mux15~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~13 , CPU|id_stage|data_b|Mux15~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~14 , CPU|id_stage|data_b|Mux15~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~15 , CPU|id_stage|data_b|Mux15~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~16 , CPU|id_stage|data_b|Mux15~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~19 , CPU|id_stage|data_b|Mux15~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15~20 , CPU|id_stage|data_b|Mux15~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux15 , CPU|id_stage|data_b|Mux15, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[16]~feeder , CPU|de_reg|eb[16]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[16] , CPU|de_reg|eb[16], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[16] , CPU|em_reg|mb[16], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[15]~24 , CPU|mem_stage|mem_io_mux|y[15]~24, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~17 , CPU|id_stage|data_b|Mux16~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~18 , CPU|id_stage|data_b|Mux16~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][15] , CPU|id_stage|rf|register[31][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][15]~feeder , CPU|id_stage|rf|register[19][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][15] , CPU|id_stage|rf|register[19][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][15]~feeder , CPU|id_stage|rf|register[23][15]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][15] , CPU|id_stage|rf|register[23][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~7 , CPU|id_stage|data_b|Mux16~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~8 , CPU|id_stage|data_b|Mux16~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~2 , CPU|id_stage|data_b|Mux16~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~3 , CPU|id_stage|data_b|Mux16~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][15] , CPU|id_stage|rf|register[28][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~4 , CPU|id_stage|data_b|Mux16~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~5 , CPU|id_stage|data_b|Mux16~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~6 , CPU|id_stage|data_b|Mux16~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~9 , CPU|id_stage|data_b|Mux16~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][15] , CPU|id_stage|rf|register[11][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][15] , CPU|id_stage|rf|register[8][15], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][15] , CPU|id_stage|rf|register[10][15], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~10 , CPU|id_stage|data_b|Mux16~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~11 , CPU|id_stage|data_b|Mux16~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~12 , CPU|id_stage|data_b|Mux16~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~13 , CPU|id_stage|data_b|Mux16~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~15 , CPU|id_stage|data_b|Mux16~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~16 , CPU|id_stage|data_b|Mux16~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~19 , CPU|id_stage|data_b|Mux16~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16~20 , CPU|id_stage|data_b|Mux16~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux16 , CPU|id_stage|data_b|Mux16, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[15] , CPU|de_reg|eb[15], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[15] , CPU|em_reg|mb[15], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[21]~17 , CPU|mem_stage|mem_io_mux|y[21]~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~17 , CPU|id_stage|data_b|Mux10~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~18 , CPU|id_stage|data_b|Mux10~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~8 , CPU|id_stage|data_b|Mux10~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~4 , CPU|id_stage|data_b|Mux10~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~5 , CPU|id_stage|data_b|Mux10~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][21] , CPU|id_stage|rf|register[29][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~2 , CPU|id_stage|data_b|Mux10~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~3 , CPU|id_stage|data_b|Mux10~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~6 , CPU|id_stage|data_b|Mux10~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][21] , CPU|id_stage|rf|register[30][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][21]~feeder , CPU|id_stage|rf|register[18][21]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][21] , CPU|id_stage|rf|register[18][21], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][21] , CPU|id_stage|rf|register[26][21], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~0 , CPU|id_stage|data_b|Mux10~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~1 , CPU|id_stage|data_b|Mux10~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~9 , CPU|id_stage|data_b|Mux10~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~19 , CPU|id_stage|data_b|Mux10~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10~20 , CPU|id_stage|data_b|Mux10~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux10 , CPU|id_stage|data_b|Mux10, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[21] , CPU|de_reg|eb[21], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~32 , CPU|exe_stage|pipe_alu|ShiftRight0~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~33 , CPU|exe_stage|pipe_alu|ShiftRight0~33, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~84 , CPU|exe_stage|pipe_alu|ShiftRight0~84, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~50 , CPU|exe_stage|pipe_alu|ShiftRight1~50, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~37 , CPU|exe_stage|pipe_alu|ShiftRight0~37, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~45 , CPU|exe_stage|pipe_alu|ShiftRight0~45, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~47 , CPU|exe_stage|pipe_alu|ShiftRight0~47, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~80 , CPU|exe_stage|pipe_alu|ShiftRight0~80, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~75 , CPU|exe_stage|judge_ealu|y[2]~75, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~94 , CPU|exe_stage|pipe_alu|ShiftRight0~94, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~270 , CPU|exe_stage|judge_ealu|y[9]~270, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~86 , CPU|exe_stage|pipe_alu|ShiftRight1~86, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~271 , CPU|exe_stage|judge_ealu|y[9]~271, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~213 , CPU|exe_stage|judge_ealu|y[14]~213, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[9] , CPU|de_reg|ea[9], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~141 , CPU|exe_stage|pipe_alu|s~141, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~125 , CPU|exe_stage|pipe_alu|ShiftLeft0~125, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~126 , CPU|exe_stage|pipe_alu|ShiftLeft0~126, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~272 , CPU|exe_stage|judge_ealu|y[9]~272, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~273 , CPU|exe_stage|judge_ealu|y[9]~273, pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[9]~8 , CPU|exe_stage|muxa|y[9]~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~267 , CPU|exe_stage|judge_ealu|y[9]~267, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~268 , CPU|exe_stage|judge_ealu|y[9]~268, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~269 , CPU|exe_stage|judge_ealu|y[9]~269, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[9]~274 , CPU|exe_stage|judge_ealu|y[9]~274, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[9] , CPU|em_reg|malu[9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][9]~feeder , CPU|id_stage|rf|register[15][9]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][9] , CPU|id_stage|rf|register[15][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][9]~feeder , CPU|id_stage|rf|register[14][9]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][9] , CPU|id_stage|rf|register[14][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][9] , CPU|id_stage|rf|register[13][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][9] , CPU|id_stage|rf|register[12][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~17 , CPU|id_stage|data_a|Mux22~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~18 , CPU|id_stage|data_a|Mux22~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][9] , CPU|id_stage|rf|register[27][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][9] , CPU|id_stage|rf|register[31][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][9]~feeder , CPU|id_stage|rf|register[19][9]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][9] , CPU|id_stage|rf|register[19][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][9]~feeder , CPU|id_stage|rf|register[23][9]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][9] , CPU|id_stage|rf|register[23][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~7 , CPU|id_stage|data_a|Mux22~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~8 , CPU|id_stage|data_a|Mux22~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][9] , CPU|id_stage|rf|register[30][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][9] , CPU|id_stage|rf|register[22][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~1 , CPU|id_stage|data_a|Mux22~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][9] , CPU|id_stage|rf|register[25][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][9] , CPU|id_stage|rf|register[21][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][9] , CPU|id_stage|rf|register[17][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~2 , CPU|id_stage|data_a|Mux22~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][9] , CPU|id_stage|rf|register[29][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~3 , CPU|id_stage|data_a|Mux22~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][9] , CPU|id_stage|rf|register[20][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][9] , CPU|id_stage|rf|register[28][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][9] , CPU|id_stage|rf|register[24][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][9] , CPU|id_stage|rf|register[16][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~4 , CPU|id_stage|data_a|Mux22~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~5 , CPU|id_stage|data_a|Mux22~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~6 , CPU|id_stage|data_a|Mux22~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~9 , CPU|id_stage|data_a|Mux22~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~19 , CPU|id_stage|data_a|Mux22~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22~20 , CPU|id_stage|data_a|Mux22~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux22 , CPU|id_stage|data_a|Mux22, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux22~0 , CPU|if_stage|nextpc|Mux22~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux22~1 , CPU|if_stage|nextpc|Mux22~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[9] , CPU|prog_cnt|test|q[9], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[12]~25 , CPU|inst_reg|dpc4[12]~25, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[12] , CPU|inst_reg|dpc4[12], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[12]~25 , CPU|de_reg|epc4[12]~25, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[12] , CPU|de_reg|epc4[12], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~251 , CPU|exe_stage|judge_ealu|y[12]~251, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~252 , CPU|exe_stage|judge_ealu|y[12]~252, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~253 , CPU|exe_stage|judge_ealu|y[12]~253, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~71 , CPU|exe_stage|judge_ealu|y[2]~71, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~255 , CPU|exe_stage|judge_ealu|y[12]~255, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~133 , CPU|exe_stage|pipe_alu|s~133, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~256 , CPU|exe_stage|judge_ealu|y[12]~256, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~257 , CPU|exe_stage|judge_ealu|y[12]~257, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[12]~258 , CPU|exe_stage|judge_ealu|y[12]~258, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[12]~feeder , CPU|em_reg|malu[12]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[12] , CPU|em_reg|malu[12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~0 , CPU|id_stage|data_b|Mux19~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~1 , CPU|id_stage|data_b|Mux19~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][12] , CPU|id_stage|rf|register[13][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][12] , CPU|id_stage|rf|register[14][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][12]~feeder , CPU|id_stage|rf|register[12][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][12] , CPU|id_stage|rf|register[12][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~17 , CPU|id_stage|data_b|Mux19~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~18 , CPU|id_stage|data_b|Mux19~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~2 , CPU|id_stage|data_b|Mux19~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~3 , CPU|id_stage|data_b|Mux19~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][12] , CPU|id_stage|rf|register[27][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~9 , CPU|id_stage|data_b|Mux19~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~10 , CPU|id_stage|data_b|Mux19~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][12] , CPU|id_stage|rf|register[18][12], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][12]~feeder , CPU|id_stage|rf|register[26][12]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][12] , CPU|id_stage|rf|register[26][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~4 , CPU|id_stage|data_b|Mux19~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][12] , CPU|id_stage|rf|register[30][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~5 , CPU|id_stage|data_b|Mux19~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~6 , CPU|id_stage|data_b|Mux19~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~7 , CPU|id_stage|data_b|Mux19~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~8 , CPU|id_stage|data_b|Mux19~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~11 , CPU|id_stage|data_b|Mux19~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][12] , CPU|id_stage|rf|register[6][12], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~12 , CPU|id_stage|data_b|Mux19~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~13 , CPU|id_stage|data_b|Mux19~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~14 , CPU|id_stage|data_b|Mux19~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~15 , CPU|id_stage|data_b|Mux19~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~16 , CPU|id_stage|data_b|Mux19~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~19 , CPU|id_stage|data_b|Mux19~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19~20 , CPU|id_stage|data_b|Mux19~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux19 , CPU|id_stage|data_b|Mux19, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[12] , CPU|de_reg|eb[12], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[12] , CPU|em_reg|mb[12], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[22]~16 , CPU|mem_stage|mem_io_mux|y[22]~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~1 , CPU|id_stage|data_b|Mux9~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][22] , CPU|id_stage|rf|register[21][22], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~2 , CPU|id_stage|data_b|Mux9~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~3 , CPU|id_stage|data_b|Mux9~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~9 , CPU|id_stage|data_b|Mux9~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~10 , CPU|id_stage|data_b|Mux9~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~6 , CPU|id_stage|data_b|Mux9~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~7 , CPU|id_stage|data_b|Mux9~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~4 , CPU|id_stage|data_b|Mux9~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~5 , CPU|id_stage|data_b|Mux9~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~8 , CPU|id_stage|data_b|Mux9~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~11 , CPU|id_stage|data_b|Mux9~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~12 , CPU|id_stage|data_b|Mux9~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~13 , CPU|id_stage|data_b|Mux9~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~14 , CPU|id_stage|data_b|Mux9~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~15 , CPU|id_stage|data_b|Mux9~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~16 , CPU|id_stage|data_b|Mux9~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~19 , CPU|id_stage|data_b|Mux9~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9~20 , CPU|id_stage|data_b|Mux9~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux9 , CPU|id_stage|data_b|Mux9, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[22] , CPU|de_reg|eb[22], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~32 , CPU|exe_stage|pipe_alu|ShiftRight1~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~72 , CPU|exe_stage|pipe_alu|ShiftRight0~72, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~24 , CPU|exe_stage|pipe_alu|ShiftRight1~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~73 , CPU|exe_stage|pipe_alu|ShiftRight0~73, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~8 , CPU|exe_stage|pipe_alu|ShiftLeft0~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~10 , CPU|exe_stage|pipe_alu|ShiftLeft0~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~87 , CPU|exe_stage|pipe_alu|ShiftLeft0~87, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~88 , CPU|exe_stage|pipe_alu|ShiftLeft0~88, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~132 , CPU|exe_stage|pipe_alu|s~132, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~280 , CPU|exe_stage|judge_ealu|y[11]~280, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~20 , CPU|exe_stage|pipe_alu|ShiftRight1~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~22 , CPU|exe_stage|pipe_alu|ShiftRight1~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~82 , CPU|exe_stage|pipe_alu|ShiftRight1~82, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~94 , CPU|exe_stage|pipe_alu|ShiftRight1~94, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~76 , CPU|exe_stage|judge_ealu|y[2]~76, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~93 , CPU|exe_stage|pipe_alu|ShiftRight0~93, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~278 , CPU|exe_stage|judge_ealu|y[11]~278, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~279 , CPU|exe_stage|judge_ealu|y[11]~279, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~281 , CPU|exe_stage|judge_ealu|y[11]~281, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[11]~282 , CPU|exe_stage|judge_ealu|y[11]~282, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[11] , CPU|em_reg|malu[11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~12 , CPU|id_stage|data_b|Mux20~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~13 , CPU|id_stage|data_b|Mux20~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][11] , CPU|id_stage|rf|register[1][11], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][11] , CPU|id_stage|rf|register[2][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~14 , CPU|id_stage|data_b|Mux20~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~15 , CPU|id_stage|data_b|Mux20~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~10 , CPU|id_stage|data_b|Mux20~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~11 , CPU|id_stage|data_b|Mux20~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~16 , CPU|id_stage|data_b|Mux20~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~4 , CPU|id_stage|data_b|Mux20~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~5 , CPU|id_stage|data_b|Mux20~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][11] , CPU|id_stage|rf|register[25][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~2 , CPU|id_stage|data_b|Mux20~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~3 , CPU|id_stage|data_b|Mux20~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~6 , CPU|id_stage|data_b|Mux20~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][11] , CPU|id_stage|rf|register[31][11], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~7 , CPU|id_stage|data_b|Mux20~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~8 , CPU|id_stage|data_b|Mux20~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~9 , CPU|id_stage|data_b|Mux20~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~19 , CPU|id_stage|data_b|Mux20~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20~20 , CPU|id_stage|data_b|Mux20~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux20 , CPU|id_stage|data_b|Mux20, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[11] , CPU|de_reg|eb[11], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[11]~feeder , CPU|em_reg|mb[11]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[11] , CPU|em_reg|mb[11], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[10]~28 , CPU|mem_stage|mem_io_mux|y[10]~28, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[10] , CPU|mw_reg|walu[10], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[10] , CPU|mw_reg|wmo[10], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[10]~29 , CPU|wb_stage|y[10]~29, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][10]~feeder , CPU|id_stage|rf|register[15][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][10] , CPU|id_stage|rf|register[15][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][10] , CPU|id_stage|rf|register[13][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][10] , CPU|id_stage|rf|register[14][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][10] , CPU|id_stage|rf|register[12][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~17 , CPU|id_stage|data_a|Mux21~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~18 , CPU|id_stage|data_a|Mux21~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][10] , CPU|id_stage|rf|register[21][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][10] , CPU|id_stage|rf|register[17][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~2 , CPU|id_stage|data_a|Mux21~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][10] , CPU|id_stage|rf|register[25][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][10]~feeder , CPU|id_stage|rf|register[29][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][10] , CPU|id_stage|rf|register[29][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~3 , CPU|id_stage|data_a|Mux21~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][10] , CPU|id_stage|rf|register[27][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][10]~feeder , CPU|id_stage|rf|register[23][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][10] , CPU|id_stage|rf|register[23][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][10] , CPU|id_stage|rf|register[19][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~9 , CPU|id_stage|data_a|Mux21~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~10 , CPU|id_stage|data_a|Mux21~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][10] , CPU|id_stage|rf|register[20][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][10] , CPU|id_stage|rf|register[28][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][10] , CPU|id_stage|rf|register[24][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][10] , CPU|id_stage|rf|register[16][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~6 , CPU|id_stage|data_a|Mux21~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~7 , CPU|id_stage|data_a|Mux21~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][10]~feeder , CPU|id_stage|rf|register[22][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][10] , CPU|id_stage|rf|register[22][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][10]~feeder , CPU|id_stage|rf|register[26][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][10] , CPU|id_stage|rf|register[26][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][10] , CPU|id_stage|rf|register[18][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~4 , CPU|id_stage|data_a|Mux21~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~5 , CPU|id_stage|data_a|Mux21~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~8 , CPU|id_stage|data_a|Mux21~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~11 , CPU|id_stage|data_a|Mux21~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][10]~feeder , CPU|id_stage|rf|register[3][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][10] , CPU|id_stage|rf|register[3][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][10] , CPU|id_stage|rf|register[2][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][10] , CPU|id_stage|rf|register[1][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][10] , CPU|id_stage|rf|register[5][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][10] , CPU|id_stage|rf|register[7][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][10]~feeder , CPU|id_stage|rf|register[6][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][10] , CPU|id_stage|rf|register[6][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][10]~feeder , CPU|id_stage|rf|register[4][10]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][10] , CPU|id_stage|rf|register[4][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~12 , CPU|id_stage|data_a|Mux21~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~13 , CPU|id_stage|data_a|Mux21~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~14 , CPU|id_stage|data_a|Mux21~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~15 , CPU|id_stage|data_a|Mux21~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~16 , CPU|id_stage|data_a|Mux21~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~19 , CPU|id_stage|data_a|Mux21~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21~20 , CPU|id_stage|data_a|Mux21~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux21 , CPU|id_stage|data_a|Mux21, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[10]~feeder , CPU|de_reg|ea[10]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[10] , CPU|de_reg|ea[10], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[10]~30 , CPU|exe_stage|muxa|y[10]~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~259 , CPU|exe_stage|judge_ealu|y[10]~259, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~260 , CPU|exe_stage|judge_ealu|y[10]~260, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~261 , CPU|exe_stage|judge_ealu|y[10]~261, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~263 , CPU|exe_stage|judge_ealu|y[10]~263, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~131 , CPU|exe_stage|pipe_alu|s~131, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~264 , CPU|exe_stage|judge_ealu|y[10]~264, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~265 , CPU|exe_stage|judge_ealu|y[10]~265, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[10]~266 , CPU|exe_stage|judge_ealu|y[10]~266, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[10] , CPU|em_reg|malu[10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][10] , CPU|id_stage|rf|register[8][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][10] , CPU|id_stage|rf|register[9][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~0 , CPU|id_stage|data_b|Mux21~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][10] , CPU|id_stage|rf|register[11][10], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][10] , CPU|id_stage|rf|register[10][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~1 , CPU|id_stage|data_b|Mux21~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~17 , CPU|id_stage|data_b|Mux21~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~18 , CPU|id_stage|data_b|Mux21~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~2 , CPU|id_stage|data_b|Mux21~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~3 , CPU|id_stage|data_b|Mux21~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~6 , CPU|id_stage|data_b|Mux21~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~7 , CPU|id_stage|data_b|Mux21~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][10] , CPU|id_stage|rf|register[30][10], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~4 , CPU|id_stage|data_b|Mux21~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~5 , CPU|id_stage|data_b|Mux21~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~8 , CPU|id_stage|data_b|Mux21~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~9 , CPU|id_stage|data_b|Mux21~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~10 , CPU|id_stage|data_b|Mux21~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~11 , CPU|id_stage|data_b|Mux21~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~12 , CPU|id_stage|data_b|Mux21~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~13 , CPU|id_stage|data_b|Mux21~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~14 , CPU|id_stage|data_b|Mux21~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~15 , CPU|id_stage|data_b|Mux21~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~16 , CPU|id_stage|data_b|Mux21~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~19 , CPU|id_stage|data_b|Mux21~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21~20 , CPU|id_stage|data_b|Mux21~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux21 , CPU|id_stage|data_b|Mux21, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[10]~feeder , CPU|de_reg|eb[10]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[10] , CPU|de_reg|eb[10], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[10] , CPU|em_reg|mb[10], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[9]~29 , CPU|mem_stage|mem_io_mux|y[9]~29, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[9] , CPU|mw_reg|wmo[9], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[9]~30 , CPU|wb_stage|y[9]~30, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][9] , CPU|id_stage|rf|register[11][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][9]~feeder , CPU|id_stage|rf|register[9][9]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][9] , CPU|id_stage|rf|register[9][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][9] , CPU|id_stage|rf|register[8][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][9] , CPU|id_stage|rf|register[10][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~10 , CPU|id_stage|data_b|Mux22~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~11 , CPU|id_stage|data_b|Mux22~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][9] , CPU|id_stage|rf|register[1][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][9] , CPU|id_stage|rf|register[2][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~14 , CPU|id_stage|data_b|Mux22~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][9] , CPU|id_stage|rf|register[4][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][9] , CPU|id_stage|rf|register[5][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~12 , CPU|id_stage|data_b|Mux22~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][9] , CPU|id_stage|rf|register[7][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][9] , CPU|id_stage|rf|register[6][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~13 , CPU|id_stage|data_b|Mux22~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~15 , CPU|id_stage|data_b|Mux22~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~16 , CPU|id_stage|data_b|Mux22~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][9] , CPU|id_stage|rf|register[18][9], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][9] , CPU|id_stage|rf|register[26][9], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~0 , CPU|id_stage|data_b|Mux22~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~1 , CPU|id_stage|data_b|Mux22~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~7 , CPU|id_stage|data_b|Mux22~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~8 , CPU|id_stage|data_b|Mux22~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~4 , CPU|id_stage|data_b|Mux22~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~5 , CPU|id_stage|data_b|Mux22~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~2 , CPU|id_stage|data_b|Mux22~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~3 , CPU|id_stage|data_b|Mux22~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~6 , CPU|id_stage|data_b|Mux22~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~9 , CPU|id_stage|data_b|Mux22~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~19 , CPU|id_stage|data_b|Mux22~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22~20 , CPU|id_stage|data_b|Mux22~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux22 , CPU|id_stage|data_b|Mux22, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[9] , CPU|de_reg|eb[9], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[9]~feeder , CPU|em_reg|mb[9]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[9] , CPU|em_reg|mb[9], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[25]~14 , CPU|mem_stage|mem_io_mux|y[25]~14, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add1~50 , CPU|exe_stage|pipe_alu|Add1~50, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[25] , CPU|mw_reg|walu[25], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[25]~15 , CPU|wb_stage|y[25]~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][25] , CPU|id_stage|rf|register[12][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][25] , CPU|id_stage|rf|register[13][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~17 , CPU|id_stage|data_a|Mux6~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][25] , CPU|id_stage|rf|register[14][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~18 , CPU|id_stage|data_a|Mux6~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][25]~feeder , CPU|id_stage|rf|register[31][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][25] , CPU|id_stage|rf|register[31][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][25] , CPU|id_stage|rf|register[27][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][25] , CPU|id_stage|rf|register[19][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][25]~feeder , CPU|id_stage|rf|register[23][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][25] , CPU|id_stage|rf|register[23][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~7 , CPU|id_stage|data_a|Mux6~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~8 , CPU|id_stage|data_a|Mux6~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][25]~feeder , CPU|id_stage|rf|register[29][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][25] , CPU|id_stage|rf|register[29][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][25]~feeder , CPU|id_stage|rf|register[25][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][25] , CPU|id_stage|rf|register[25][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][25] , CPU|id_stage|rf|register[17][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][25]~feeder , CPU|id_stage|rf|register[21][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][25] , CPU|id_stage|rf|register[21][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~2 , CPU|id_stage|data_a|Mux6~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~3 , CPU|id_stage|data_a|Mux6~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][25] , CPU|id_stage|rf|register[20][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][25]~feeder , CPU|id_stage|rf|register[24][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][25] , CPU|id_stage|rf|register[24][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][25] , CPU|id_stage|rf|register[16][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~4 , CPU|id_stage|data_a|Mux6~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~5 , CPU|id_stage|data_a|Mux6~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~6 , CPU|id_stage|data_a|Mux6~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~9 , CPU|id_stage|data_a|Mux6~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~19 , CPU|id_stage|data_a|Mux6~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6~20 , CPU|id_stage|data_a|Mux6~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux6 , CPU|id_stage|data_a|Mux6, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[25]~feeder , CPU|de_reg|ea[25]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[25] , CPU|de_reg|ea[25], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~166 , CPU|exe_stage|pipe_alu|s~166, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~162 , CPU|exe_stage|judge_ealu|y[25]~162, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~161 , CPU|exe_stage|judge_ealu|y[25]~161, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~163 , CPU|exe_stage|judge_ealu|y[25]~163, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~164 , CPU|exe_stage|judge_ealu|y[25]~164, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~165 , CPU|exe_stage|judge_ealu|y[25]~165, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~166 , CPU|exe_stage|judge_ealu|y[25]~166, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~167 , CPU|exe_stage|judge_ealu|y[25]~167, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[25]~291 , CPU|exe_stage|judge_ealu|y[25]~291, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[25] , CPU|em_reg|malu[25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][25] , CPU|id_stage|rf|register[10][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][25] , CPU|id_stage|rf|register[9][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][25] , CPU|id_stage|rf|register[8][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~6 , CPU|id_stage|data_b|Mux6~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~7 , CPU|id_stage|data_b|Mux6~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~23 , CPU|id_stage|data_b|Mux6~23, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][25] , CPU|id_stage|rf|register[15][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~24 , CPU|id_stage|data_b|Mux6~24, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][25]~feeder , CPU|id_stage|rf|register[2][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][25] , CPU|id_stage|rf|register[2][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][25]~feeder , CPU|id_stage|rf|register[3][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][25] , CPU|id_stage|rf|register[3][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][25]~feeder , CPU|id_stage|rf|register[1][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][25] , CPU|id_stage|rf|register[1][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][25] , CPU|id_stage|rf|register[5][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][25]~feeder , CPU|id_stage|rf|register[4][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][25] , CPU|id_stage|rf|register[4][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][25] , CPU|id_stage|rf|register[6][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~18 , CPU|id_stage|data_b|Mux6~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~19 , CPU|id_stage|data_b|Mux6~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~20 , CPU|id_stage|data_b|Mux6~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~21 , CPU|id_stage|data_b|Mux6~21, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~8 , CPU|id_stage|data_b|Mux6~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~9 , CPU|id_stage|data_b|Mux6~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~15 , CPU|id_stage|data_b|Mux6~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~16 , CPU|id_stage|data_b|Mux6~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~12 , CPU|id_stage|data_b|Mux6~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~13 , CPU|id_stage|data_b|Mux6~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][25] , CPU|id_stage|rf|register[30][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][25]~feeder , CPU|id_stage|rf|register[18][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][25] , CPU|id_stage|rf|register[18][25], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][25]~feeder , CPU|id_stage|rf|register[26][25]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][25] , CPU|id_stage|rf|register[26][25], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~10 , CPU|id_stage|data_b|Mux6~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~11 , CPU|id_stage|data_b|Mux6~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~14 , CPU|id_stage|data_b|Mux6~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~17 , CPU|id_stage|data_b|Mux6~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~22 , CPU|id_stage|data_b|Mux6~22, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~25 , CPU|id_stage|data_b|Mux6~25, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6~26 , CPU|id_stage|data_b|Mux6~26, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux6 , CPU|id_stage|data_b|Mux6, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[25] , CPU|de_reg|eb[25], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[25]~24 , CPU|exe_stage|muxb|y[25]~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~128 , CPU|exe_stage|judge_ealu|y[27]~128, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~131 , CPU|exe_stage|judge_ealu|y[27]~131, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[27]~288 , CPU|exe_stage|judge_ealu|y[27]~288, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[27]~feeder , CPU|em_reg|malu[27]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[27] , CPU|em_reg|malu[27], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[27] , CPU|mw_reg|walu[27], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[27]~10 , CPU|wb_stage|y[27]~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][27]~feeder , CPU|id_stage|rf|register[15][27]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][27] , CPU|id_stage|rf|register[15][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][27] , CPU|id_stage|rf|register[13][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][27] , CPU|id_stage|rf|register[14][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~17 , CPU|id_stage|data_b|Mux4~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~18 , CPU|id_stage|data_b|Mux4~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][27]~feeder , CPU|id_stage|rf|register[2][27]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][27] , CPU|id_stage|rf|register[2][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][27]~feeder , CPU|id_stage|rf|register[1][27]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][27] , CPU|id_stage|rf|register[1][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][27] , CPU|id_stage|rf|register[5][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][27] , CPU|id_stage|rf|register[7][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][27] , CPU|id_stage|rf|register[4][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][27] , CPU|id_stage|rf|register[6][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~12 , CPU|id_stage|data_b|Mux4~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~13 , CPU|id_stage|data_b|Mux4~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~14 , CPU|id_stage|data_b|Mux4~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~15 , CPU|id_stage|data_b|Mux4~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][27] , CPU|id_stage|rf|register[30][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][27] , CPU|id_stage|rf|register[18][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][27] , CPU|id_stage|rf|register[26][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~4 , CPU|id_stage|data_b|Mux4~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~5 , CPU|id_stage|data_b|Mux4~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][27] , CPU|id_stage|rf|register[20][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][27] , CPU|id_stage|rf|register[28][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][27] , CPU|id_stage|rf|register[16][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][27] , CPU|id_stage|rf|register[24][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~6 , CPU|id_stage|data_b|Mux4~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~7 , CPU|id_stage|data_b|Mux4~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~8 , CPU|id_stage|data_b|Mux4~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][27] , CPU|id_stage|rf|register[31][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][27] , CPU|id_stage|rf|register[27][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][27] , CPU|id_stage|rf|register[19][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][27] , CPU|id_stage|rf|register[23][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~9 , CPU|id_stage|data_b|Mux4~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~10 , CPU|id_stage|data_b|Mux4~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~11 , CPU|id_stage|data_b|Mux4~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~16 , CPU|id_stage|data_b|Mux4~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~19 , CPU|id_stage|data_b|Mux4~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4~20 , CPU|id_stage|data_b|Mux4~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux4 , CPU|id_stage|data_b|Mux4, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[27] , CPU|de_reg|eb[27], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[27]~feeder , CPU|em_reg|mb[27]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[27] , CPU|em_reg|mb[27], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[26]~12 , CPU|mem_stage|mem_io_mux|y[26]~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][26] , CPU|id_stage|rf|register[29][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][26] , CPU|id_stage|rf|register[25][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][26] , CPU|id_stage|rf|register[21][26], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][26] , CPU|id_stage|rf|register[17][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~2 , CPU|id_stage|data_b|Mux5~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~3 , CPU|id_stage|data_b|Mux5~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~4 , CPU|id_stage|data_b|Mux5~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~5 , CPU|id_stage|data_b|Mux5~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~6 , CPU|id_stage|data_b|Mux5~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][26]~feeder , CPU|id_stage|rf|register[31][26]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][26] , CPU|id_stage|rf|register[31][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~7 , CPU|id_stage|data_b|Mux5~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~8 , CPU|id_stage|data_b|Mux5~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~0 , CPU|id_stage|data_b|Mux5~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~1 , CPU|id_stage|data_b|Mux5~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~9 , CPU|id_stage|data_b|Mux5~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][26] , CPU|id_stage|rf|register[11][26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~11 , CPU|id_stage|data_b|Mux5~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~14 , CPU|id_stage|data_b|Mux5~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~12 , CPU|id_stage|data_b|Mux5~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~13 , CPU|id_stage|data_b|Mux5~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~15 , CPU|id_stage|data_b|Mux5~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~16 , CPU|id_stage|data_b|Mux5~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~19 , CPU|id_stage|data_b|Mux5~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5~20 , CPU|id_stage|data_b|Mux5~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux5 , CPU|id_stage|data_b|Mux5, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[26] , CPU|de_reg|eb[26], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[26]~feeder , CPU|em_reg|mb[26]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mb[26] , CPU|em_reg|mb[26], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~10 , CPU|id_stage|data_b|Mux24~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~11 , CPU|id_stage|data_b|Mux24~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~12 , CPU|id_stage|data_b|Mux24~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~13 , CPU|id_stage|data_b|Mux24~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~15 , CPU|id_stage|data_b|Mux24~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~16 , CPU|id_stage|data_b|Mux24~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][7] , CPU|id_stage|rf|register[12][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][7] , CPU|id_stage|rf|register[13][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~17 , CPU|id_stage|data_b|Mux24~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][7] , CPU|id_stage|rf|register[14][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~18 , CPU|id_stage|data_b|Mux24~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][7] , CPU|id_stage|rf|register[26][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][7] , CPU|id_stage|rf|register[18][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~0 , CPU|id_stage|data_b|Mux24~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][7] , CPU|id_stage|rf|register[22][7], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][7] , CPU|id_stage|rf|register[30][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~1 , CPU|id_stage|data_b|Mux24~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][7] , CPU|id_stage|rf|register[20][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~4 , CPU|id_stage|data_b|Mux24~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~5 , CPU|id_stage|data_b|Mux24~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][7]~feeder , CPU|id_stage|rf|register[25][7]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][7] , CPU|id_stage|rf|register[25][7], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~2 , CPU|id_stage|data_b|Mux24~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~3 , CPU|id_stage|data_b|Mux24~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~6 , CPU|id_stage|data_b|Mux24~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~9 , CPU|id_stage|data_b|Mux24~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~19 , CPU|id_stage|data_b|Mux24~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24~20 , CPU|id_stage|data_b|Mux24~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux24 , CPU|id_stage|data_b|Mux24, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[7] , CPU|de_reg|eb[7], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[7] , CPU|em_reg|mb[7], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[31]~7 , CPU|mem_stage|mem_io_mux|y[31]~7, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[31] , CPU|mw_reg|wmo[31], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[31] , CPU|mw_reg|walu[31], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[31]~8 , CPU|wb_stage|y[31]~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][31] , CPU|id_stage|rf|register[14][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][31] , CPU|id_stage|rf|register[12][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][31] , CPU|id_stage|rf|register[13][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~17 , CPU|id_stage|data_a|Mux0~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~18 , CPU|id_stage|data_a|Mux0~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][31] , CPU|id_stage|rf|register[30][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][31]~feeder , CPU|id_stage|rf|register[22][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][31] , CPU|id_stage|rf|register[22][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~1 , CPU|id_stage|data_a|Mux0~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][31] , CPU|id_stage|rf|register[21][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][31]~feeder , CPU|id_stage|rf|register[17][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][31] , CPU|id_stage|rf|register[17][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~2 , CPU|id_stage|data_a|Mux0~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][31] , CPU|id_stage|rf|register[29][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~3 , CPU|id_stage|data_a|Mux0~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][31] , CPU|id_stage|rf|register[28][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][31] , CPU|id_stage|rf|register[16][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~4 , CPU|id_stage|data_a|Mux0~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~5 , CPU|id_stage|data_a|Mux0~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~6 , CPU|id_stage|data_a|Mux0~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][31] , CPU|id_stage|rf|register[31][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][31]~feeder , CPU|id_stage|rf|register[27][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][31] , CPU|id_stage|rf|register[27][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][31] , CPU|id_stage|rf|register[19][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][31] , CPU|id_stage|rf|register[23][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~7 , CPU|id_stage|data_a|Mux0~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~8 , CPU|id_stage|data_a|Mux0~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~9 , CPU|id_stage|data_a|Mux0~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~19 , CPU|id_stage|data_a|Mux0~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0~20 , CPU|id_stage|data_a|Mux0~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux0 , CPU|id_stage|data_a|Mux0, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[31] , CPU|de_reg|ea[31], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~11 , CPU|exe_stage|pipe_alu|Mux0~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~65 , CPU|exe_stage|pipe_alu|ShiftLeft0~65, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~63 , CPU|exe_stage|pipe_alu|ShiftLeft0~63, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~66 , CPU|exe_stage|pipe_alu|ShiftLeft0~66, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~58 , CPU|exe_stage|pipe_alu|ShiftLeft0~58, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~57 , CPU|exe_stage|pipe_alu|ShiftLeft0~57, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~59 , CPU|exe_stage|pipe_alu|ShiftLeft0~59, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~60 , CPU|exe_stage|pipe_alu|ShiftLeft0~60, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~67 , CPU|exe_stage|pipe_alu|ShiftLeft0~67, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~2 , CPU|exe_stage|pipe_alu|Mux0~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~3 , CPU|exe_stage|pipe_alu|Mux0~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux0~10 , CPU|exe_stage|pipe_alu|Mux0~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[31]~102 , CPU|exe_stage|judge_ealu|y[31]~102, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[31] , CPU|em_reg|malu[31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][31]~feeder , CPU|id_stage|rf|register[15][31]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][31] , CPU|id_stage|rf|register[15][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~17 , CPU|id_stage|data_b|Mux0~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~18 , CPU|id_stage|data_b|Mux0~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][31] , CPU|id_stage|rf|register[25][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~2 , CPU|id_stage|data_b|Mux0~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~3 , CPU|id_stage|data_b|Mux0~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][31] , CPU|id_stage|rf|register[20][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][31] , CPU|id_stage|rf|register[24][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~4 , CPU|id_stage|data_b|Mux0~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~5 , CPU|id_stage|data_b|Mux0~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~6 , CPU|id_stage|data_b|Mux0~6, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][31] , CPU|id_stage|rf|register[26][31], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][31] , CPU|id_stage|rf|register[18][31], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~0 , CPU|id_stage|data_b|Mux0~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~1 , CPU|id_stage|data_b|Mux0~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~9 , CPU|id_stage|data_b|Mux0~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~19 , CPU|id_stage|data_b|Mux0~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0~20 , CPU|id_stage|data_b|Mux0~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux0 , CPU|id_stage|data_b|Mux0, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[31]~feeder , CPU|de_reg|eb[31]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[31] , CPU|de_reg|eb[31], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~61 , CPU|exe_stage|pipe_alu|ShiftRight1~61, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~62 , CPU|exe_stage|pipe_alu|ShiftRight1~62, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~92 , CPU|exe_stage|pipe_alu|ShiftRight1~92, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~59 , CPU|exe_stage|judge_ealu|y[4]~59, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~128 , CPU|exe_stage|pipe_alu|s~128, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~135 , CPU|exe_stage|pipe_alu|s~135, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add8~0 , CPU|exe_stage|pipe_alu|Add8~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add12~2 , CPU|exe_stage|pipe_alu|Add12~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add10~0 , CPU|exe_stage|pipe_alu|Add10~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add10~4 , CPU|exe_stage|pipe_alu|Add10~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add10~6 , CPU|exe_stage|pipe_alu|Add10~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~136 , CPU|exe_stage|pipe_alu|s~136, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add4~1 , CPU|exe_stage|pipe_alu|Add4~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add4~0 , CPU|exe_stage|pipe_alu|Add4~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add3~0 , CPU|exe_stage|pipe_alu|Add3~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add7~0 , CPU|exe_stage|pipe_alu|Add7~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add6~0 , CPU|exe_stage|pipe_alu|Add6~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add7~2 , CPU|exe_stage|pipe_alu|Add7~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add14~0 , CPU|exe_stage|pipe_alu|Add14~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add14~2 , CPU|exe_stage|pipe_alu|Add14~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add14~4 , CPU|exe_stage|pipe_alu|Add14~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add14~6 , CPU|exe_stage|pipe_alu|Add14~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add15~0 , CPU|exe_stage|pipe_alu|Add15~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add15~4 , CPU|exe_stage|pipe_alu|Add15~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~152 , CPU|exe_stage|pipe_alu|s~152, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~151 , CPU|exe_stage|pipe_alu|s~151, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~153 , CPU|exe_stage|pipe_alu|s~153, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add20~1 , CPU|exe_stage|pipe_alu|Add20~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add20~2 , CPU|exe_stage|pipe_alu|Add20~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~147 , CPU|exe_stage|pipe_alu|s~147, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~149 , CPU|exe_stage|pipe_alu|s~149, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add28~2 , CPU|exe_stage|pipe_alu|Add28~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add30~4 , CPU|exe_stage|pipe_alu|Add30~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~4 , CPU|exe_stage|pipe_alu|Add31~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~6 , CPU|exe_stage|pipe_alu|Add31~6, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~8 , CPU|exe_stage|pipe_alu|Add31~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~10 , CPU|exe_stage|pipe_alu|Add31~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~62 , CPU|exe_stage|judge_ealu|y[4]~62, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~63 , CPU|exe_stage|judge_ealu|y[4]~63, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~20 , CPU|id_stage|data_b|Mux27~20, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[4] , CPU|mw_reg|wmo[4], pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[4] , CPU|mw_reg|walu[4], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[4]~4 , CPU|wb_stage|y[4]~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][4] , CPU|id_stage|rf|register[14][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][4] , CPU|id_stage|rf|register[12][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~2 , CPU|id_stage|data_b|Mux27~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][4] , CPU|id_stage|rf|register[13][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][4]~feeder , CPU|id_stage|rf|register[15][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][4] , CPU|id_stage|rf|register[15][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~3 , CPU|id_stage|data_b|Mux27~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][4]~feeder , CPU|id_stage|rf|register[10][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][4] , CPU|id_stage|rf|register[10][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][4]~feeder , CPU|id_stage|rf|register[11][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][4] , CPU|id_stage|rf|register[11][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][4]~feeder , CPU|id_stage|rf|register[8][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][4] , CPU|id_stage|rf|register[8][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][4]~feeder , CPU|id_stage|rf|register[9][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][4] , CPU|id_stage|rf|register[9][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~0 , CPU|id_stage|data_b|Mux27~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~1 , CPU|id_stage|data_b|Mux27~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][4] , CPU|id_stage|rf|register[21][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][4] , CPU|id_stage|rf|register[17][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~8 , CPU|id_stage|data_b|Mux27~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][4] , CPU|id_stage|rf|register[25][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][4] , CPU|id_stage|rf|register[29][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~9 , CPU|id_stage|data_b|Mux27~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][4]~feeder , CPU|id_stage|rf|register[19][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][4] , CPU|id_stage|rf|register[19][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][4]~feeder , CPU|id_stage|rf|register[23][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][4] , CPU|id_stage|rf|register[23][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~15 , CPU|id_stage|data_b|Mux27~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][4] , CPU|id_stage|rf|register[27][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~16 , CPU|id_stage|data_b|Mux27~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][4]~feeder , CPU|id_stage|rf|register[28][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][4] , CPU|id_stage|rf|register[28][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][4] , CPU|id_stage|rf|register[24][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][4] , CPU|id_stage|rf|register[16][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~12 , CPU|id_stage|data_b|Mux27~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~13 , CPU|id_stage|data_b|Mux27~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][4] , CPU|id_stage|rf|register[30][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][4] , CPU|id_stage|rf|register[22][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][4] , CPU|id_stage|rf|register[18][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][4]~feeder , CPU|id_stage|rf|register[26][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][4] , CPU|id_stage|rf|register[26][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~10 , CPU|id_stage|data_b|Mux27~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~11 , CPU|id_stage|data_b|Mux27~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~14 , CPU|id_stage|data_b|Mux27~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~17 , CPU|id_stage|data_b|Mux27~17, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][4]~feeder , CPU|id_stage|rf|register[3][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][4] , CPU|id_stage|rf|register[3][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][4] , CPU|id_stage|rf|register[2][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][4] , CPU|id_stage|rf|register[5][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][4] , CPU|id_stage|rf|register[7][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][4] , CPU|id_stage|rf|register[4][4], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][4]~feeder , CPU|id_stage|rf|register[6][4]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][4] , CPU|id_stage|rf|register[6][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~4 , CPU|id_stage|data_b|Mux27~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~5 , CPU|id_stage|data_b|Mux27~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~6 , CPU|id_stage|data_b|Mux27~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~7 , CPU|id_stage|data_b|Mux27~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~18 , CPU|id_stage|data_b|Mux27~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~19 , CPU|id_stage|data_b|Mux27~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27~21 , CPU|id_stage|data_b|Mux27~21, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux27 , CPU|id_stage|data_b|Mux27, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[4] , CPU|de_reg|eb[4], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[4] , CPU|em_reg|mb[4], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[1]~3 , CPU|mem_stage|mem_io_mux|y[1]~3, pipeCPU, 1
instance = comp, \CPU|mw_reg|walu[1] , CPU|mw_reg|walu[1], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[1] , CPU|mw_reg|wmo[1], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[1]~3 , CPU|wb_stage|y[1]~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][1] , CPU|id_stage|rf|register[9][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][1] , CPU|id_stage|rf|register[10][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][1]~feeder , CPU|id_stage|rf|register[8][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][1] , CPU|id_stage|rf|register[8][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~10 , CPU|id_stage|data_b|Mux30~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][1]~feeder , CPU|id_stage|rf|register[11][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][1] , CPU|id_stage|rf|register[11][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~11 , CPU|id_stage|data_b|Mux30~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][1] , CPU|id_stage|rf|register[2][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][1] , CPU|id_stage|rf|register[1][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~14 , CPU|id_stage|data_b|Mux30~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][1]~feeder , CPU|id_stage|rf|register[3][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][1] , CPU|id_stage|rf|register[3][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][1]~feeder , CPU|id_stage|rf|register[7][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][1] , CPU|id_stage|rf|register[7][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][1] , CPU|id_stage|rf|register[6][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][1]~feeder , CPU|id_stage|rf|register[5][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][1] , CPU|id_stage|rf|register[5][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][1]~feeder , CPU|id_stage|rf|register[4][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][1] , CPU|id_stage|rf|register[4][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~12 , CPU|id_stage|data_b|Mux30~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~13 , CPU|id_stage|data_b|Mux30~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~15 , CPU|id_stage|data_b|Mux30~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~16 , CPU|id_stage|data_b|Mux30~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][1] , CPU|id_stage|rf|register[23][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[19][1] , CPU|id_stage|rf|register[19][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~7 , CPU|id_stage|data_b|Mux30~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][1] , CPU|id_stage|rf|register[27][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~8 , CPU|id_stage|data_b|Mux30~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][1] , CPU|id_stage|rf|register[30][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][1] , CPU|id_stage|rf|register[22][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][1] , CPU|id_stage|rf|register[26][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][1] , CPU|id_stage|rf|register[18][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~0 , CPU|id_stage|data_b|Mux30~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~1 , CPU|id_stage|data_b|Mux30~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][1]~feeder , CPU|id_stage|rf|register[20][1]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][1] , CPU|id_stage|rf|register[20][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][1] , CPU|id_stage|rf|register[28][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][1] , CPU|id_stage|rf|register[24][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][1] , CPU|id_stage|rf|register[16][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~4 , CPU|id_stage|data_b|Mux30~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~5 , CPU|id_stage|data_b|Mux30~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][1] , CPU|id_stage|rf|register[29][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][1] , CPU|id_stage|rf|register[25][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~3 , CPU|id_stage|data_b|Mux30~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~6 , CPU|id_stage|data_b|Mux30~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~9 , CPU|id_stage|data_b|Mux30~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~19 , CPU|id_stage|data_b|Mux30~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30~20 , CPU|id_stage|data_b|Mux30~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux30 , CPU|id_stage|data_b|Mux30, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[1] , CPU|de_reg|eb[1], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[1] , CPU|em_reg|mb[1], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[27]~9 , CPU|mem_stage|mem_io_mux|y[27]~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][27] , CPU|id_stage|rf|register[12][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~17 , CPU|id_stage|data_a|Mux4~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~18 , CPU|id_stage|data_a|Mux4~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~12 , CPU|id_stage|data_a|Mux4~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~13 , CPU|id_stage|data_a|Mux4~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~14 , CPU|id_stage|data_a|Mux4~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~15 , CPU|id_stage|data_a|Mux4~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][27] , CPU|id_stage|rf|register[9][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][27] , CPU|id_stage|rf|register[11][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][27] , CPU|id_stage|rf|register[8][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][27] , CPU|id_stage|rf|register[10][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~10 , CPU|id_stage|data_a|Mux4~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~11 , CPU|id_stage|data_a|Mux4~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~16 , CPU|id_stage|data_a|Mux4~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~5 , CPU|id_stage|data_a|Mux4~5, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][27]~feeder , CPU|id_stage|rf|register[29][27]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][27] , CPU|id_stage|rf|register[29][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][27] , CPU|id_stage|rf|register[21][27], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][27] , CPU|id_stage|rf|register[17][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~2 , CPU|id_stage|data_a|Mux4~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][27]~feeder , CPU|id_stage|rf|register[25][27]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][27] , CPU|id_stage|rf|register[25][27], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~3 , CPU|id_stage|data_a|Mux4~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~6 , CPU|id_stage|data_a|Mux4~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~7 , CPU|id_stage|data_a|Mux4~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~8 , CPU|id_stage|data_a|Mux4~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~9 , CPU|id_stage|data_a|Mux4~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~19 , CPU|id_stage|data_a|Mux4~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4~20 , CPU|id_stage|data_a|Mux4~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux4 , CPU|id_stage|data_a|Mux4, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[27]~feeder , CPU|de_reg|ea[27]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[27] , CPU|de_reg|ea[27], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~16 , CPU|exe_stage|pipe_alu|ShiftLeft0~16, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~18 , CPU|exe_stage|pipe_alu|ShiftLeft0~18, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~15 , CPU|exe_stage|pipe_alu|ShiftLeft0~15, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~19 , CPU|exe_stage|pipe_alu|ShiftLeft0~19, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~20 , CPU|exe_stage|pipe_alu|ShiftLeft0~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~26 , CPU|exe_stage|pipe_alu|ShiftLeft0~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux31~12 , CPU|exe_stage|pipe_alu|Mux31~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~60 , CPU|exe_stage|pipe_alu|ShiftRight1~60, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~34 , CPU|exe_stage|pipe_alu|ShiftRight0~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~35 , CPU|exe_stage|pipe_alu|ShiftRight0~35, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~7 , CPU|exe_stage|pipe_alu|Mux30~7, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~8 , CPU|exe_stage|pipe_alu|Mux30~8, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~9 , CPU|exe_stage|pipe_alu|Mux30~9, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~10 , CPU|exe_stage|pipe_alu|Mux30~10, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~11 , CPU|exe_stage|pipe_alu|Mux30~11, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~2 , CPU|exe_stage|pipe_alu|Mux30~2, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~3 , CPU|exe_stage|pipe_alu|Mux30~3, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~4 , CPU|exe_stage|pipe_alu|Mux30~4, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Mux30~12 , CPU|exe_stage|pipe_alu|Mux30~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[1]~99 , CPU|exe_stage|judge_ealu|y[1]~99, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[1]~100 , CPU|exe_stage|judge_ealu|y[1]~100, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[1] , CPU|em_reg|malu[1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][1] , CPU|id_stage|rf|register[15][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][1] , CPU|id_stage|rf|register[14][1], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][1] , CPU|id_stage|rf|register[12][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~17 , CPU|id_stage|data_a|Mux30~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~18 , CPU|id_stage|data_a|Mux30~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~0 , CPU|id_stage|data_a|Mux30~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~1 , CPU|id_stage|data_a|Mux30~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][1] , CPU|id_stage|rf|register[31][1], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~9 , CPU|id_stage|data_a|Mux30~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~10 , CPU|id_stage|data_a|Mux30~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~6 , CPU|id_stage|data_a|Mux30~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~7 , CPU|id_stage|data_a|Mux30~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~4 , CPU|id_stage|data_a|Mux30~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~5 , CPU|id_stage|data_a|Mux30~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~8 , CPU|id_stage|data_a|Mux30~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~11 , CPU|id_stage|data_a|Mux30~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~12 , CPU|id_stage|data_a|Mux30~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~13 , CPU|id_stage|data_a|Mux30~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~14 , CPU|id_stage|data_a|Mux30~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~15 , CPU|id_stage|data_a|Mux30~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~16 , CPU|id_stage|data_a|Mux30~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~19 , CPU|id_stage|data_a|Mux30~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30~20 , CPU|id_stage|data_a|Mux30~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux30 , CPU|id_stage|data_a|Mux30, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[1]~feeder , CPU|de_reg|ea[1]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[1] , CPU|de_reg|ea[1], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxa|y[1]~1 , CPU|exe_stage|muxa|y[1]~1, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~28 , CPU|exe_stage|pipe_alu|ShiftLeft0~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~29 , CPU|exe_stage|pipe_alu|ShiftLeft0~29, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~32 , CPU|exe_stage|pipe_alu|ShiftLeft0~32, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~129 , CPU|exe_stage|pipe_alu|s~129, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~30 , CPU|exe_stage|pipe_alu|ShiftRight1~30, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~51 , CPU|exe_stage|pipe_alu|ShiftRight1~51, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~20 , CPU|exe_stage|judge_ealu|y[6]~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~28 , CPU|exe_stage|pipe_alu|ShiftRight0~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~55 , CPU|exe_stage|pipe_alu|ShiftRight1~55, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~54 , CPU|exe_stage|pipe_alu|ShiftRight1~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~56 , CPU|exe_stage|pipe_alu|ShiftRight1~56, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~29 , CPU|exe_stage|pipe_alu|ShiftRight0~29, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~22 , CPU|exe_stage|judge_ealu|y[6]~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~37 , CPU|exe_stage|judge_ealu|y[6]~37, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~38 , CPU|exe_stage|judge_ealu|y[6]~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~39 , CPU|exe_stage|judge_ealu|y[6]~39, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~40 , CPU|exe_stage|judge_ealu|y[6]~40, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6] , CPU|exe_stage|judge_ealu|y[6], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[6] , CPU|em_reg|malu[6], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[8]~20 , CPU|mem_stage|mem_io_mux|y[8]~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~208 , CPU|exe_stage|judge_ealu|y[8]~208, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~209 , CPU|exe_stage|judge_ealu|y[8]~209, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~210 , CPU|exe_stage|judge_ealu|y[8]~210, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~95 , CPU|exe_stage|pipe_alu|ShiftRight0~95, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~215 , CPU|exe_stage|judge_ealu|y[8]~215, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~216 , CPU|exe_stage|judge_ealu|y[8]~216, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[8]~218 , CPU|exe_stage|judge_ealu|y[8]~218, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[8] , CPU|em_reg|malu[8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~18 , CPU|id_stage|data_b|Mux23~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][8] , CPU|id_stage|rf|register[8][8], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][8]~feeder , CPU|id_stage|rf|register[9][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][8] , CPU|id_stage|rf|register[9][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~0 , CPU|id_stage|data_b|Mux23~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][8]~feeder , CPU|id_stage|rf|register[10][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][8] , CPU|id_stage|rf|register[10][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~1 , CPU|id_stage|data_b|Mux23~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][8] , CPU|id_stage|rf|register[29][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~3 , CPU|id_stage|data_b|Mux23~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~6 , CPU|id_stage|data_b|Mux23~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~7 , CPU|id_stage|data_b|Mux23~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][8]~feeder , CPU|id_stage|rf|register[30][8]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][8] , CPU|id_stage|rf|register[30][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~4 , CPU|id_stage|data_b|Mux23~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~5 , CPU|id_stage|data_b|Mux23~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~8 , CPU|id_stage|data_b|Mux23~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~11 , CPU|id_stage|data_b|Mux23~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][8] , CPU|id_stage|rf|register[5][8], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~12 , CPU|id_stage|data_b|Mux23~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~13 , CPU|id_stage|data_b|Mux23~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~14 , CPU|id_stage|data_b|Mux23~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~15 , CPU|id_stage|data_b|Mux23~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~16 , CPU|id_stage|data_b|Mux23~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~19 , CPU|id_stage|data_b|Mux23~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23~20 , CPU|id_stage|data_b|Mux23~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux23 , CPU|id_stage|data_b|Mux23, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[8]~feeder , CPU|de_reg|eb[8]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[8] , CPU|de_reg|eb[8], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[8] , CPU|em_reg|mb[8], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[13]~26 , CPU|mem_stage|mem_io_mux|y[13]~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~243 , CPU|exe_stage|judge_ealu|y[13]~243, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~244 , CPU|exe_stage|judge_ealu|y[13]~244, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~245 , CPU|exe_stage|judge_ealu|y[13]~245, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~43 , CPU|exe_stage|pipe_alu|ShiftRight0~43, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~44 , CPU|exe_stage|pipe_alu|ShiftRight0~44, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~48 , CPU|exe_stage|pipe_alu|ShiftRight0~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~246 , CPU|exe_stage|judge_ealu|y[13]~246, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~247 , CPU|exe_stage|judge_ealu|y[13]~247, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~249 , CPU|exe_stage|judge_ealu|y[13]~249, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[13]~250 , CPU|exe_stage|judge_ealu|y[13]~250, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[13] , CPU|em_reg|malu[13], pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[13] , CPU|mw_reg|wmo[13], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[13]~27 , CPU|wb_stage|y[13]~27, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][13] , CPU|id_stage|rf|register[14][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][13]~feeder , CPU|id_stage|rf|register[15][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][13] , CPU|id_stage|rf|register[15][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~18 , CPU|id_stage|data_b|Mux18~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][13] , CPU|id_stage|rf|register[22][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][13] , CPU|id_stage|rf|register[26][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][13] , CPU|id_stage|rf|register[18][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~0 , CPU|id_stage|data_b|Mux18~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~1 , CPU|id_stage|data_b|Mux18~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][13] , CPU|id_stage|rf|register[29][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][13] , CPU|id_stage|rf|register[17][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][13] , CPU|id_stage|rf|register[21][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~2 , CPU|id_stage|data_b|Mux18~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~3 , CPU|id_stage|data_b|Mux18~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][13]~feeder , CPU|id_stage|rf|register[28][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][13] , CPU|id_stage|rf|register[28][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][13] , CPU|id_stage|rf|register[20][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][13] , CPU|id_stage|rf|register[24][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][13] , CPU|id_stage|rf|register[16][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~4 , CPU|id_stage|data_b|Mux18~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~5 , CPU|id_stage|data_b|Mux18~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~6 , CPU|id_stage|data_b|Mux18~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~9 , CPU|id_stage|data_b|Mux18~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][13] , CPU|id_stage|rf|register[8][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][13] , CPU|id_stage|rf|register[10][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~10 , CPU|id_stage|data_b|Mux18~10, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][13] , CPU|id_stage|rf|register[11][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~11 , CPU|id_stage|data_b|Mux18~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][13] , CPU|id_stage|rf|register[1][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][13] , CPU|id_stage|rf|register[2][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~14 , CPU|id_stage|data_b|Mux18~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][13] , CPU|id_stage|rf|register[6][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][13] , CPU|id_stage|rf|register[4][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~12 , CPU|id_stage|data_b|Mux18~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~13 , CPU|id_stage|data_b|Mux18~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~15 , CPU|id_stage|data_b|Mux18~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~16 , CPU|id_stage|data_b|Mux18~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~19 , CPU|id_stage|data_b|Mux18~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18~20 , CPU|id_stage|data_b|Mux18~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux18 , CPU|id_stage|data_b|Mux18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][13] , CPU|id_stage|rf|register[13][13], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][13]~feeder , CPU|id_stage|rf|register[12][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][13] , CPU|id_stage|rf|register[12][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~17 , CPU|id_stage|data_a|Mux18~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~18 , CPU|id_stage|data_a|Mux18~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~1 , CPU|id_stage|data_a|Mux18~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][13] , CPU|id_stage|rf|register[7][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~12 , CPU|id_stage|data_a|Mux18~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~13 , CPU|id_stage|data_a|Mux18~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~14 , CPU|id_stage|data_a|Mux18~14, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][13] , CPU|id_stage|rf|register[3][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~15 , CPU|id_stage|data_a|Mux18~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~2 , CPU|id_stage|data_a|Mux18~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~3 , CPU|id_stage|data_a|Mux18~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~6 , CPU|id_stage|data_a|Mux18~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~7 , CPU|id_stage|data_a|Mux18~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][13]~feeder , CPU|id_stage|rf|register[30][13]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][13] , CPU|id_stage|rf|register[30][13], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~4 , CPU|id_stage|data_a|Mux18~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~5 , CPU|id_stage|data_a|Mux18~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~8 , CPU|id_stage|data_a|Mux18~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~11 , CPU|id_stage|data_a|Mux18~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~16 , CPU|id_stage|data_a|Mux18~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~19 , CPU|id_stage|data_a|Mux18~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18~20 , CPU|id_stage|data_a|Mux18~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux18 , CPU|id_stage|data_a|Mux18, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~7 , CPU|id_stage|a_equ_b|Equal0~7, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~6 , CPU|id_stage|a_equ_b|Equal0~6, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~8 , CPU|id_stage|a_equ_b|Equal0~8, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~9 , CPU|id_stage|a_equ_b|Equal0~9, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~16 , CPU|id_stage|a_equ_b|Equal0~16, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~17 , CPU|id_stage|a_equ_b|Equal0~17, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~18 , CPU|id_stage|a_equ_b|Equal0~18, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~10 , CPU|id_stage|a_equ_b|Equal0~10, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~11 , CPU|id_stage|a_equ_b|Equal0~11, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~12 , CPU|id_stage|a_equ_b|Equal0~12, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~14 , CPU|id_stage|a_equ_b|Equal0~14, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~20 , CPU|id_stage|a_equ_b|Equal0~20, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~3 , CPU|id_stage|a_equ_b|Equal0~3, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~1 , CPU|id_stage|a_equ_b|Equal0~1, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~2 , CPU|id_stage|a_equ_b|Equal0~2, pipeCPU, 1
instance = comp, \CPU|id_stage|a_equ_b|Equal0~4 , CPU|id_stage|a_equ_b|Equal0~4, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|pcsource~0 , CPU|id_stage|cu|pcsource~0, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|if_flush , CPU|id_stage|cu|if_flush, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[0]~26 , CPU|inst_reg|inst[0]~26, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[0] , CPU|inst_reg|inst[0], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[2]~1 , CPU|id_stage|cu|aluc[2]~1, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[2]~0 , CPU|id_stage|cu|aluc[2]~0, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[2]~2 , CPU|id_stage|cu|aluc[2]~2, pipeCPU, 1
instance = comp, \CPU|de_reg|ealuc[2] , CPU|de_reg|ealuc[2], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~49 , CPU|exe_stage|judge_ealu|y[4]~49, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~50 , CPU|exe_stage|judge_ealu|y[4]~50, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~34 , CPU|exe_stage|pipe_alu|ShiftLeft0~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~37 , CPU|exe_stage|pipe_alu|ShiftLeft0~37, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|Add31~12 , CPU|exe_stage|pipe_alu|Add31~12, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~53 , CPU|exe_stage|judge_ealu|y[5]~53, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~54 , CPU|exe_stage|judge_ealu|y[5]~54, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[5]~55 , CPU|exe_stage|judge_ealu|y[5]~55, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[5] , CPU|em_reg|malu[5], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[6]~5 , CPU|mem_stage|mem_io_mux|y[6]~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~17 , CPU|id_stage|data_a|Mux25~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~18 , CPU|id_stage|data_a|Mux25~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][6] , CPU|id_stage|rf|register[10][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][6] , CPU|id_stage|rf|register[9][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][6]~feeder , CPU|id_stage|rf|register[8][6]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][6] , CPU|id_stage|rf|register[8][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~0 , CPU|id_stage|data_a|Mux25~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][6] , CPU|id_stage|rf|register[11][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~1 , CPU|id_stage|data_a|Mux25~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][6] , CPU|id_stage|rf|register[4][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~12 , CPU|id_stage|data_a|Mux25~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~13 , CPU|id_stage|data_a|Mux25~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~14 , CPU|id_stage|data_a|Mux25~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~15 , CPU|id_stage|data_a|Mux25~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][6] , CPU|id_stage|rf|register[27][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~9 , CPU|id_stage|data_a|Mux25~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~10 , CPU|id_stage|data_a|Mux25~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~6 , CPU|id_stage|data_a|Mux25~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~7 , CPU|id_stage|data_a|Mux25~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~4 , CPU|id_stage|data_a|Mux25~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~5 , CPU|id_stage|data_a|Mux25~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~8 , CPU|id_stage|data_a|Mux25~8, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][6] , CPU|id_stage|rf|register[25][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][6] , CPU|id_stage|rf|register[29][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][6] , CPU|id_stage|rf|register[17][6], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][6] , CPU|id_stage|rf|register[21][6], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~2 , CPU|id_stage|data_a|Mux25~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~3 , CPU|id_stage|data_a|Mux25~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~11 , CPU|id_stage|data_a|Mux25~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~16 , CPU|id_stage|data_a|Mux25~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~19 , CPU|id_stage|data_a|Mux25~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25~20 , CPU|id_stage|data_a|Mux25~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux25 , CPU|id_stage|data_a|Mux25, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux25~1 , CPU|if_stage|nextpc|Mux25~1, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux25~2 , CPU|if_stage|nextpc|Mux25~2, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[6] , CPU|prog_cnt|test|q[6], pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[6]~1 , CPU|inst_reg|dpc4[6]~1, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[6] , CPU|inst_reg|dpc4[6], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[6]~1 , CPU|de_reg|epc4[6]~1, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[6] , CPU|de_reg|epc4[6], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~36 , CPU|exe_stage|judge_ealu|y[7]~36, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~31 , CPU|exe_stage|judge_ealu|y[6]~31, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~25 , CPU|exe_stage|pipe_alu|ShiftRight1~25, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~88 , CPU|exe_stage|pipe_alu|ShiftRight1~88, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~28 , CPU|exe_stage|pipe_alu|ShiftRight1~28, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~29 , CPU|exe_stage|pipe_alu|ShiftRight1~29, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~37 , CPU|exe_stage|pipe_alu|ShiftRight1~37, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~38 , CPU|exe_stage|pipe_alu|ShiftRight1~38, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~22 , CPU|exe_stage|pipe_alu|ShiftRight0~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~21 , CPU|exe_stage|judge_ealu|y[6]~21, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~27 , CPU|exe_stage|pipe_alu|ShiftLeft0~27, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~17 , CPU|exe_stage|pipe_alu|ShiftRight0~17, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~19 , CPU|exe_stage|pipe_alu|ShiftRight0~19, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~20 , CPU|exe_stage|pipe_alu|ShiftRight0~20, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~23 , CPU|exe_stage|judge_ealu|y[7]~23, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~24 , CPU|exe_stage|judge_ealu|y[7]~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~26 , CPU|exe_stage|judge_ealu|y[7]~26, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7]~27 , CPU|exe_stage|judge_ealu|y[7]~27, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[7] , CPU|exe_stage|judge_ealu|y[7], pipeCPU, 1
instance = comp, \CPU|em_reg|malu[7] , CPU|em_reg|malu[7], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[5]~6 , CPU|mem_stage|mem_io_mux|y[5]~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~20 , CPU|id_stage|data_a|Mux26~20, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][5] , CPU|id_stage|rf|register[14][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~2 , CPU|id_stage|data_a|Mux26~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~3 , CPU|id_stage|data_a|Mux26~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][5] , CPU|id_stage|rf|register[11][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][5] , CPU|id_stage|rf|register[10][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][5] , CPU|id_stage|rf|register[9][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][5] , CPU|id_stage|rf|register[8][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~0 , CPU|id_stage|data_a|Mux26~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~1 , CPU|id_stage|data_a|Mux26~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][5] , CPU|id_stage|rf|register[6][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~4 , CPU|id_stage|data_a|Mux26~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~5 , CPU|id_stage|data_a|Mux26~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~6 , CPU|id_stage|data_a|Mux26~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~7 , CPU|id_stage|data_a|Mux26~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~8 , CPU|id_stage|data_a|Mux26~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~9 , CPU|id_stage|data_a|Mux26~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][5]~feeder , CPU|id_stage|rf|register[30][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][5] , CPU|id_stage|rf|register[30][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][5]~feeder , CPU|id_stage|rf|register[18][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][5] , CPU|id_stage|rf|register[18][5], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][5] , CPU|id_stage|rf|register[26][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~10 , CPU|id_stage|data_a|Mux26~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~11 , CPU|id_stage|data_a|Mux26~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][5]~feeder , CPU|id_stage|rf|register[28][5]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][5] , CPU|id_stage|rf|register[28][5], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~12 , CPU|id_stage|data_a|Mux26~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~13 , CPU|id_stage|data_a|Mux26~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~14 , CPU|id_stage|data_a|Mux26~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~15 , CPU|id_stage|data_a|Mux26~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~16 , CPU|id_stage|data_a|Mux26~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~17 , CPU|id_stage|data_a|Mux26~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~18 , CPU|id_stage|data_a|Mux26~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~19 , CPU|id_stage|data_a|Mux26~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26~21 , CPU|id_stage|data_a|Mux26~21, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux26 , CPU|id_stage|data_a|Mux26, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux26~0 , CPU|if_stage|nextpc|Mux26~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux26~1 , CPU|if_stage|nextpc|Mux26~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[5] , CPU|prog_cnt|test|q[5], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[5]~_wirecell , CPU|prog_cnt|test|q[5]~_wirecell, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~18 , CPU|inst_reg|inst~18, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[30] , CPU|inst_reg|inst[30], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|m2reg~1 , CPU|id_stage|cu|m2reg~1, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|m2reg~2 , CPU|id_stage|cu|m2reg~2, pipeCPU, 1
instance = comp, \CPU|de_reg|em2reg , CPU|de_reg|em2reg, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[26]~37 , CPU|inst_reg|inst[26]~37, pipeCPU, 1
instance = comp, \CPU|inst_reg|dpc4[4] , CPU|inst_reg|dpc4[4], pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[4]~3 , CPU|de_reg|epc4[4]~3, pipeCPU, 1
instance = comp, \CPU|de_reg|epc4[4] , CPU|de_reg|epc4[4], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[4]~64 , CPU|exe_stage|judge_ealu|y[4]~64, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[4] , CPU|em_reg|malu[4], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[4]~4 , CPU|mem_stage|mem_io_mux|y[4]~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~23 , CPU|id_stage|data_a|Mux27~23, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~12 , CPU|id_stage|data_a|Mux27~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~13 , CPU|id_stage|data_a|Mux27~13, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][4] , CPU|id_stage|rf|register[31][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~19 , CPU|id_stage|data_a|Mux27~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~20 , CPU|id_stage|data_a|Mux27~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~14 , CPU|id_stage|data_a|Mux27~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~15 , CPU|id_stage|data_a|Mux27~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][4] , CPU|id_stage|rf|register[20][4], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~16 , CPU|id_stage|data_a|Mux27~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~17 , CPU|id_stage|data_a|Mux27~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~18 , CPU|id_stage|data_a|Mux27~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~21 , CPU|id_stage|data_a|Mux27~21, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~10 , CPU|id_stage|data_a|Mux27~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~11 , CPU|id_stage|data_a|Mux27~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~26 , CPU|id_stage|data_a|Mux27~26, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~22 , CPU|id_stage|data_a|Mux27~22, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27~24 , CPU|id_stage|data_a|Mux27~24, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux27 , CPU|id_stage|data_a|Mux27, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux27~0 , CPU|if_stage|nextpc|Mux27~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux27~1 , CPU|if_stage|nextpc|Mux27~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[4] , CPU|prog_cnt|test|q[4], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[4]~_wirecell , CPU|prog_cnt|test|q[4]~_wirecell, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[4]~23 , CPU|inst_reg|inst[4]~23, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[4] , CPU|inst_reg|inst[4], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~2 , CPU|id_stage|cu|comb~2, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[1]~3 , CPU|id_stage|cu|aluc[1]~3, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|aluc[1]~7 , CPU|id_stage|cu|aluc[1]~7, pipeCPU, 1
instance = comp, \CPU|de_reg|ealuc[1] , CPU|de_reg|ealuc[1], pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~237 , CPU|exe_stage|judge_ealu|y[14]~237, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~142 , CPU|exe_stage|pipe_alu|s~142, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~240 , CPU|exe_stage|judge_ealu|y[14]~240, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~241 , CPU|exe_stage|judge_ealu|y[14]~241, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[14]~242 , CPU|exe_stage|judge_ealu|y[14]~242, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[14] , CPU|em_reg|malu[14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~18 , CPU|id_stage|data_a|Mux17~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][14] , CPU|id_stage|rf|register[27][14], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][14] , CPU|id_stage|rf|register[31][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~8 , CPU|id_stage|data_a|Mux17~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~2 , CPU|id_stage|data_a|Mux17~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~3 , CPU|id_stage|data_a|Mux17~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~6 , CPU|id_stage|data_a|Mux17~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~9 , CPU|id_stage|data_a|Mux17~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~10 , CPU|id_stage|data_a|Mux17~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~11 , CPU|id_stage|data_a|Mux17~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][14] , CPU|id_stage|rf|register[2][14], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~14 , CPU|id_stage|data_a|Mux17~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~12 , CPU|id_stage|data_a|Mux17~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~13 , CPU|id_stage|data_a|Mux17~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~15 , CPU|id_stage|data_a|Mux17~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~16 , CPU|id_stage|data_a|Mux17~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~19 , CPU|id_stage|data_a|Mux17~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17~20 , CPU|id_stage|data_a|Mux17~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux17 , CPU|id_stage|data_a|Mux17, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[14]~feeder , CPU|de_reg|ea[14]~feeder, pipeCPU, 1
instance = comp, \CPU|de_reg|ea[14] , CPU|de_reg|ea[14], pipeCPU, 1
instance = comp, \CPU|de_reg|ea[13] , CPU|de_reg|ea[13], pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~22 , CPU|exe_stage|pipe_alu|ShiftLeft0~22, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~23 , CPU|exe_stage|pipe_alu|ShiftLeft0~23, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~24 , CPU|exe_stage|pipe_alu|ShiftLeft0~24, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftLeft0~25 , CPU|exe_stage|pipe_alu|ShiftLeft0~25, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[6]~19 , CPU|exe_stage|judge_ealu|y[6]~19, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~69 , CPU|exe_stage|judge_ealu|y[2]~69, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~68 , CPU|exe_stage|judge_ealu|y[2]~68, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~70 , CPU|exe_stage|judge_ealu|y[2]~70, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~93 , CPU|exe_stage|judge_ealu|y[3]~93, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~89 , CPU|exe_stage|judge_ealu|y[3]~89, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~64 , CPU|exe_stage|pipe_alu|ShiftRight1~64, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~73 , CPU|exe_stage|pipe_alu|ShiftRight1~73, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~34 , CPU|exe_stage|pipe_alu|ShiftRight1~34, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~74 , CPU|exe_stage|pipe_alu|ShiftRight1~74, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~90 , CPU|exe_stage|judge_ealu|y[3]~90, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~91 , CPU|exe_stage|judge_ealu|y[3]~91, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~94 , CPU|exe_stage|judge_ealu|y[3]~94, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~95 , CPU|exe_stage|judge_ealu|y[3]~95, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~85 , CPU|exe_stage|judge_ealu|y[3]~85, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~86 , CPU|exe_stage|judge_ealu|y[3]~86, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[3]~96 , CPU|exe_stage|judge_ealu|y[3]~96, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[3]~feeder , CPU|em_reg|malu[3]~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[3] , CPU|em_reg|malu[3], pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|Selector1~0 , CPU|mem_stage|inputPort|Selector1~0, pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|mid[2] , CPU|mem_stage|inputPort|mid[2], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[2]~0 , CPU|mem_stage|mem_io_mux|y[2]~0, pipeCPU, 1
instance = comp, \CPU|mw_reg|wmo[2] , CPU|mw_reg|wmo[2], pipeCPU, 1
instance = comp, \CPU|wb_stage|y[2]~0 , CPU|wb_stage|y[2]~0, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[10][2] , CPU|id_stage|rf|register[10][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][2]~feeder , CPU|id_stage|rf|register[11][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[11][2] , CPU|id_stage|rf|register[11][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~1 , CPU|id_stage|data_b|Mux29~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[2][2] , CPU|id_stage|rf|register[2][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][2] , CPU|id_stage|rf|register[3][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[1][2] , CPU|id_stage|rf|register[1][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][2]~feeder , CPU|id_stage|rf|register[7][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[7][2] , CPU|id_stage|rf|register[7][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][2]~feeder , CPU|id_stage|rf|register[4][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[4][2] , CPU|id_stage|rf|register[4][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][2]~feeder , CPU|id_stage|rf|register[6][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[6][2] , CPU|id_stage|rf|register[6][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~4 , CPU|id_stage|data_b|Mux29~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~5 , CPU|id_stage|data_b|Mux29~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~6 , CPU|id_stage|data_b|Mux29~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~7 , CPU|id_stage|data_b|Mux29~7, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][2]~feeder , CPU|id_stage|rf|register[31][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][2] , CPU|id_stage|rf|register[31][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][2]~feeder , CPU|id_stage|rf|register[27][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][2] , CPU|id_stage|rf|register[27][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[23][2] , CPU|id_stage|rf|register[23][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~15 , CPU|id_stage|data_b|Mux29~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~16 , CPU|id_stage|data_b|Mux29~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][2] , CPU|id_stage|rf|register[29][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][2] , CPU|id_stage|rf|register[17][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][2]~feeder , CPU|id_stage|rf|register[21][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][2] , CPU|id_stage|rf|register[21][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~8 , CPU|id_stage|data_b|Mux29~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~9 , CPU|id_stage|data_b|Mux29~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[22][2] , CPU|id_stage|rf|register[22][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[30][2] , CPU|id_stage|rf|register[30][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[18][2] , CPU|id_stage|rf|register[18][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[26][2] , CPU|id_stage|rf|register[26][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~10 , CPU|id_stage|data_b|Mux29~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~11 , CPU|id_stage|data_b|Mux29~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[16][2] , CPU|id_stage|rf|register[16][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][2]~feeder , CPU|id_stage|rf|register[24][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[24][2] , CPU|id_stage|rf|register[24][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~12 , CPU|id_stage|data_b|Mux29~12, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[28][2] , CPU|id_stage|rf|register[28][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][2]~feeder , CPU|id_stage|rf|register[20][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][2] , CPU|id_stage|rf|register[20][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~13 , CPU|id_stage|data_b|Mux29~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~14 , CPU|id_stage|data_b|Mux29~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~17 , CPU|id_stage|data_b|Mux29~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~18 , CPU|id_stage|data_b|Mux29~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~19 , CPU|id_stage|data_b|Mux29~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~20 , CPU|id_stage|data_b|Mux29~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux29~21 , CPU|id_stage|data_b|Mux29~21, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[2] , CPU|de_reg|eb[2], pipeCPU, 1
instance = comp, \CPU|de_reg|eimm[2] , CPU|de_reg|eimm[2], pipeCPU, 1
instance = comp, \CPU|exe_stage|muxb|y[2]~0 , CPU|exe_stage|muxb|y[2]~0, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|s~138 , CPU|exe_stage|pipe_alu|s~138, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~81 , CPU|exe_stage|judge_ealu|y[2]~81, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~63 , CPU|exe_stage|pipe_alu|ShiftRight1~63, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~70 , CPU|exe_stage|pipe_alu|ShiftRight1~70, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~48 , CPU|exe_stage|pipe_alu|ShiftRight1~48, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight1~49 , CPU|exe_stage|pipe_alu|ShiftRight1~49, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~73 , CPU|exe_stage|judge_ealu|y[2]~73, pipeCPU, 1
instance = comp, \CPU|exe_stage|pipe_alu|ShiftRight0~69 , CPU|exe_stage|pipe_alu|ShiftRight0~69, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~74 , CPU|exe_stage|judge_ealu|y[2]~74, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~77 , CPU|exe_stage|judge_ealu|y[2]~77, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~78 , CPU|exe_stage|judge_ealu|y[2]~78, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~79 , CPU|exe_stage|judge_ealu|y[2]~79, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~82 , CPU|exe_stage|judge_ealu|y[2]~82, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~83 , CPU|exe_stage|judge_ealu|y[2]~83, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~66 , CPU|exe_stage|judge_ealu|y[2]~66, pipeCPU, 1
instance = comp, \CPU|exe_stage|judge_ealu|y[2]~84 , CPU|exe_stage|judge_ealu|y[2]~84, pipeCPU, 1
instance = comp, \CPU|em_reg|malu[2] , CPU|em_reg|malu[2], pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|Selector0~0 , CPU|mem_stage|inputPort|Selector0~0, pipeCPU, 1
instance = comp, \CPU|mem_stage|inputPort|mid[3] , CPU|mem_stage|inputPort|mid[3], pipeCPU, 1
instance = comp, \CPU|mem_stage|mem_io_mux|y[3]~1 , CPU|mem_stage|mem_io_mux|y[3]~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][3]~feeder , CPU|id_stage|rf|register[15][3]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][3] , CPU|id_stage|rf|register[15][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][3]~feeder , CPU|id_stage|rf|register[12][3]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][3] , CPU|id_stage|rf|register[12][3], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][3] , CPU|id_stage|rf|register[14][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~2 , CPU|id_stage|data_a|Mux28~2, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][3] , CPU|id_stage|rf|register[13][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~3 , CPU|id_stage|data_a|Mux28~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~0 , CPU|id_stage|data_a|Mux28~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~1 , CPU|id_stage|data_a|Mux28~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[3][3] , CPU|id_stage|rf|register[3][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~4 , CPU|id_stage|data_a|Mux28~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~5 , CPU|id_stage|data_a|Mux28~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~6 , CPU|id_stage|data_a|Mux28~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~7 , CPU|id_stage|data_a|Mux28~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~15 , CPU|id_stage|data_a|Mux28~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~16 , CPU|id_stage|data_a|Mux28~16, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][3] , CPU|id_stage|rf|register[25][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~8 , CPU|id_stage|data_a|Mux28~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~9 , CPU|id_stage|data_a|Mux28~9, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][3]~feeder , CPU|id_stage|rf|register[20][3]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[20][3] , CPU|id_stage|rf|register[20][3], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~12 , CPU|id_stage|data_a|Mux28~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~13 , CPU|id_stage|data_a|Mux28~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~10 , CPU|id_stage|data_a|Mux28~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~11 , CPU|id_stage|data_a|Mux28~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~14 , CPU|id_stage|data_a|Mux28~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~17 , CPU|id_stage|data_a|Mux28~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~18 , CPU|id_stage|data_a|Mux28~18, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~19 , CPU|id_stage|data_a|Mux28~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~20 , CPU|id_stage|data_a|Mux28~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux28~21 , CPU|id_stage|data_a|Mux28~21, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux28~0 , CPU|if_stage|nextpc|Mux28~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux28~1 , CPU|if_stage|nextpc|Mux28~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[3] , CPU|prog_cnt|test|q[3], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[3]~_wirecell , CPU|prog_cnt|test|q[3]~_wirecell, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~14 , CPU|inst_reg|inst~14, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[25] , CPU|inst_reg|inst[25], pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwda[1]~2 , CPU|id_stage|fw_instance|fwda[1]~2, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwda[1]~3 , CPU|id_stage|fw_instance|fwda[1]~3, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwda[1]~4 , CPU|id_stage|fw_instance|fwda[1]~4, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[15][2] , CPU|id_stage|rf|register[15][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[14][2] , CPU|id_stage|rf|register[14][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[12][2] , CPU|id_stage|rf|register[12][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[13][2] , CPU|id_stage|rf|register[13][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~17 , CPU|id_stage|data_a|Mux29~17, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~18 , CPU|id_stage|data_a|Mux29~18, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[9][2] , CPU|id_stage|rf|register[9][2], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[8][2] , CPU|id_stage|rf|register[8][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~10 , CPU|id_stage|data_a|Mux29~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~11 , CPU|id_stage|data_a|Mux29~11, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][2]~feeder , CPU|id_stage|rf|register[5][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[5][2] , CPU|id_stage|rf|register[5][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~12 , CPU|id_stage|data_a|Mux29~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~13 , CPU|id_stage|data_a|Mux29~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~15 , CPU|id_stage|data_a|Mux29~15, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~16 , CPU|id_stage|data_a|Mux29~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~8 , CPU|id_stage|data_a|Mux29~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~0 , CPU|id_stage|data_a|Mux29~0, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~1 , CPU|id_stage|data_a|Mux29~1, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][2]~feeder , CPU|id_stage|rf|register[25][2]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][2] , CPU|id_stage|rf|register[25][2], pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~2 , CPU|id_stage|data_a|Mux29~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~3 , CPU|id_stage|data_a|Mux29~3, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~4 , CPU|id_stage|data_a|Mux29~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~5 , CPU|id_stage|data_a|Mux29~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~6 , CPU|id_stage|data_a|Mux29~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~9 , CPU|id_stage|data_a|Mux29~9, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~19 , CPU|id_stage|data_a|Mux29~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29~20 , CPU|id_stage|data_a|Mux29~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_a|Mux29 , CPU|id_stage|data_a|Mux29, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux29~0 , CPU|if_stage|nextpc|Mux29~0, pipeCPU, 1
instance = comp, \CPU|if_stage|nextpc|Mux29~1 , CPU|if_stage|nextpc|Mux29~1, pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[2] , CPU|prog_cnt|test|q[2], pipeCPU, 1
instance = comp, \CPU|prog_cnt|test|q[2]~_wirecell , CPU|prog_cnt|test|q[2]~_wirecell, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst~12 , CPU|inst_reg|inst~12, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[24] , CPU|inst_reg|inst[24], pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always1~1 , CPU|id_stage|fw_instance|always1~1, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always1~0 , CPU|id_stage|fw_instance|always1~0, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always1~2 , CPU|id_stage|fw_instance|always1~2, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always0~0 , CPU|id_stage|fw_instance|always0~0, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[28]~16 , CPU|inst_reg|inst[28]~16, pipeCPU, 1
instance = comp, \CPU|inst_reg|inst[28] , CPU|inst_reg|inst[28], pipeCPU, 1
instance = comp, \CPU|id_stage|cu|comb~7 , CPU|id_stage|cu|comb~7, pipeCPU, 1
instance = comp, \CPU|id_stage|cu|jal , CPU|id_stage|cu|jal, pipeCPU, 1
instance = comp, \CPU|de_reg|ejal , CPU|de_reg|ejal, pipeCPU, 1
instance = comp, \CPU|id_stage|reg_wn|y[2]~3 , CPU|id_stage|reg_wn|y[2]~3, pipeCPU, 1
instance = comp, \CPU|de_reg|ern0[2] , CPU|de_reg|ern0[2], pipeCPU, 1
instance = comp, \CPU|exe_stage|ern[2] , CPU|exe_stage|ern[2], pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always2~1 , CPU|id_stage|fw_instance|always2~1, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|always2~2 , CPU|id_stage|fw_instance|always2~2, pipeCPU, 1
instance = comp, \CPU|id_stage|fw_instance|fwdb[1]~4 , CPU|id_stage|fw_instance|fwdb[1]~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~1 , CPU|id_stage|data_b|Mux31~1, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~12 , CPU|id_stage|data_b|Mux31~12, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~13 , CPU|id_stage|data_b|Mux31~13, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~14 , CPU|id_stage|data_b|Mux31~14, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~15 , CPU|id_stage|data_b|Mux31~15, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][0]~feeder , CPU|id_stage|rf|register[29][0]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[29][0] , CPU|id_stage|rf|register[29][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[25][0] , CPU|id_stage|rf|register[25][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][0]~feeder , CPU|id_stage|rf|register[21][0]~feeder, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[21][0] , CPU|id_stage|rf|register[21][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[17][0] , CPU|id_stage|rf|register[17][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~2 , CPU|id_stage|data_b|Mux31~2, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~3 , CPU|id_stage|data_b|Mux31~3, pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[27][0] , CPU|id_stage|rf|register[27][0], pipeCPU, 1
instance = comp, \CPU|id_stage|rf|register[31][0] , CPU|id_stage|rf|register[31][0], pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~10 , CPU|id_stage|data_b|Mux31~10, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~6 , CPU|id_stage|data_b|Mux31~6, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~7 , CPU|id_stage|data_b|Mux31~7, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~4 , CPU|id_stage|data_b|Mux31~4, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~5 , CPU|id_stage|data_b|Mux31~5, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~8 , CPU|id_stage|data_b|Mux31~8, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~11 , CPU|id_stage|data_b|Mux31~11, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~16 , CPU|id_stage|data_b|Mux31~16, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~19 , CPU|id_stage|data_b|Mux31~19, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31~20 , CPU|id_stage|data_b|Mux31~20, pipeCPU, 1
instance = comp, \CPU|id_stage|data_b|Mux31 , CPU|id_stage|data_b|Mux31, pipeCPU, 1
instance = comp, \CPU|de_reg|eb[0] , CPU|de_reg|eb[0], pipeCPU, 1
instance = comp, \CPU|em_reg|mb[0] , CPU|em_reg|mb[0], pipeCPU, 1
instance = comp, \CPU|de_reg|ewmem~0 , CPU|de_reg|ewmem~0, pipeCPU, 1
instance = comp, \CPU|de_reg|ewmem , CPU|de_reg|ewmem, pipeCPU, 1
instance = comp, \CPU|em_reg|mwmem~feeder , CPU|em_reg|mwmem~feeder, pipeCPU, 1
instance = comp, \CPU|em_reg|mwmem , CPU|em_reg|mwmem, pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|always0~0 , CPU|mem_stage|outputPort|always0~0, pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|always0~1 , CPU|mem_stage|outputPort|always0~1, pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|mid[0] , CPU|mem_stage|outputPort|mid[0], pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|mid[1] , CPU|mem_stage|outputPort|mid[1], pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|mid[2] , CPU|mem_stage|outputPort|mid[2], pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|mid[3] , CPU|mem_stage|outputPort|mid[3], pipeCPU, 1
instance = comp, \CPU|mem_stage|outputPort|mid[4] , CPU|mem_stage|outputPort|mid[4], pipeCPU, 1
instance = comp, \BCD3|WideOr7~0 , BCD3|WideOr7~0, pipeCPU, 1
instance = comp, \BCD3|WideOr10~0 , BCD3|WideOr10~0, pipeCPU, 1
instance = comp, \BCD3|WideOr9~0 , BCD3|WideOr9~0, pipeCPU, 1
instance = comp, \BCD3|WideOr8~0 , BCD3|WideOr8~0, pipeCPU, 1
instance = comp, \BCD3|WideOr6~0 , BCD3|WideOr6~0, pipeCPU, 1
instance = comp, \BCD3|WideOr6~1 , BCD3|WideOr6~1, pipeCPU, 1
instance = comp, \BCD3|WideOr5~0 , BCD3|WideOr5~0, pipeCPU, 1
instance = comp, \BCD3|WideOr5~1 , BCD3|WideOr5~1, pipeCPU, 1
instance = comp, \BCD3|WideOr4~0 , BCD3|WideOr4~0, pipeCPU, 1
instance = comp, \BCD3|WideOr4~1 , BCD3|WideOr4~1, pipeCPU, 1
instance = comp, \BCD3|WideOr3~1 , BCD3|WideOr3~1, pipeCPU, 1
instance = comp, \BCD3|WideOr3~0 , BCD3|WideOr3~0, pipeCPU, 1
instance = comp, \BCD3|WideOr3~2 , BCD3|WideOr3~2, pipeCPU, 1
instance = comp, \BCD3|WideOr2~0 , BCD3|WideOr2~0, pipeCPU, 1
instance = comp, \BCD3|WideOr1~0 , BCD3|WideOr1~0, pipeCPU, 1
instance = comp, \BCD3|WideOr1~1 , BCD3|WideOr1~1, pipeCPU, 1
instance = comp, \BCD3|WideOr0~0 , BCD3|WideOr0~0, pipeCPU, 1
instance = comp, \BCD3|WideOr0~1 , BCD3|WideOr0~1, pipeCPU, 1
instance = comp, \inputLight[0]~I , inputLight[0], pipeCPU, 1
instance = comp, \inputLight[1]~I , inputLight[1], pipeCPU, 1
instance = comp, \inputLight[2]~I , inputLight[2], pipeCPU, 1
instance = comp, \inputLight[3]~I , inputLight[3], pipeCPU, 1
instance = comp, \inputLight[4]~I , inputLight[4], pipeCPU, 1
instance = comp, \inputLight[5]~I , inputLight[5], pipeCPU, 1
instance = comp, \inputLight[6]~I , inputLight[6], pipeCPU, 1
instance = comp, \inputLight[7]~I , inputLight[7], pipeCPU, 1
instance = comp, \outputLight[0]~I , outputLight[0], pipeCPU, 1
instance = comp, \outputLight[1]~I , outputLight[1], pipeCPU, 1
instance = comp, \outputLight[2]~I , outputLight[2], pipeCPU, 1
instance = comp, \outputLight[3]~I , outputLight[3], pipeCPU, 1
instance = comp, \outputLight[4]~I , outputLight[4], pipeCPU, 1
instance = comp, \testlight~I , testlight, pipeCPU, 1
instance = comp, \hex1[0]~I , hex1[0], pipeCPU, 1
instance = comp, \hex1[1]~I , hex1[1], pipeCPU, 1
instance = comp, \hex1[2]~I , hex1[2], pipeCPU, 1
instance = comp, \hex1[3]~I , hex1[3], pipeCPU, 1
instance = comp, \hex1[4]~I , hex1[4], pipeCPU, 1
instance = comp, \hex1[5]~I , hex1[5], pipeCPU, 1
instance = comp, \hex1[6]~I , hex1[6], pipeCPU, 1
instance = comp, \hex2[0]~I , hex2[0], pipeCPU, 1
instance = comp, \hex2[1]~I , hex2[1], pipeCPU, 1
instance = comp, \hex2[2]~I , hex2[2], pipeCPU, 1
instance = comp, \hex2[3]~I , hex2[3], pipeCPU, 1
instance = comp, \hex2[4]~I , hex2[4], pipeCPU, 1
instance = comp, \hex2[5]~I , hex2[5], pipeCPU, 1
instance = comp, \hex2[6]~I , hex2[6], pipeCPU, 1
instance = comp, \hex3[0]~I , hex3[0], pipeCPU, 1
instance = comp, \hex3[1]~I , hex3[1], pipeCPU, 1
instance = comp, \hex3[2]~I , hex3[2], pipeCPU, 1
instance = comp, \hex3[3]~I , hex3[3], pipeCPU, 1
instance = comp, \hex3[4]~I , hex3[4], pipeCPU, 1
instance = comp, \hex3[5]~I , hex3[5], pipeCPU, 1
instance = comp, \hex3[6]~I , hex3[6], pipeCPU, 1
instance = comp, \hex4[0]~I , hex4[0], pipeCPU, 1
instance = comp, \hex4[1]~I , hex4[1], pipeCPU, 1
instance = comp, \hex4[2]~I , hex4[2], pipeCPU, 1
instance = comp, \hex4[3]~I , hex4[3], pipeCPU, 1
instance = comp, \hex4[4]~I , hex4[4], pipeCPU, 1
instance = comp, \hex4[5]~I , hex4[5], pipeCPU, 1
instance = comp, \hex4[6]~I , hex4[6], pipeCPU, 1
instance = comp, \hex5[0]~I , hex5[0], pipeCPU, 1
instance = comp, \hex5[1]~I , hex5[1], pipeCPU, 1
instance = comp, \hex5[2]~I , hex5[2], pipeCPU, 1
instance = comp, \hex5[3]~I , hex5[3], pipeCPU, 1
instance = comp, \hex5[4]~I , hex5[4], pipeCPU, 1
instance = comp, \hex5[5]~I , hex5[5], pipeCPU, 1
instance = comp, \hex5[6]~I , hex5[6], pipeCPU, 1
instance = comp, \hex6[0]~I , hex6[0], pipeCPU, 1
instance = comp, \hex6[1]~I , hex6[1], pipeCPU, 1
instance = comp, \hex6[2]~I , hex6[2], pipeCPU, 1
instance = comp, \hex6[3]~I , hex6[3], pipeCPU, 1
instance = comp, \hex6[4]~I , hex6[4], pipeCPU, 1
instance = comp, \hex6[5]~I , hex6[5], pipeCPU, 1
instance = comp, \hex6[6]~I , hex6[6], pipeCPU, 1
instance = comp, \hex7[0]~I , hex7[0], pipeCPU, 1
instance = comp, \hex7[1]~I , hex7[1], pipeCPU, 1
instance = comp, \hex7[2]~I , hex7[2], pipeCPU, 1
instance = comp, \hex7[3]~I , hex7[3], pipeCPU, 1
instance = comp, \hex7[4]~I , hex7[4], pipeCPU, 1
instance = comp, \hex7[5]~I , hex7[5], pipeCPU, 1
instance = comp, \hex7[6]~I , hex7[6], pipeCPU, 1
instance = comp, \hex8[0]~I , hex8[0], pipeCPU, 1
instance = comp, \hex8[1]~I , hex8[1], pipeCPU, 1
instance = comp, \hex8[2]~I , hex8[2], pipeCPU, 1
instance = comp, \hex8[3]~I , hex8[3], pipeCPU, 1
instance = comp, \hex8[4]~I , hex8[4], pipeCPU, 1
instance = comp, \hex8[5]~I , hex8[5], pipeCPU, 1
instance = comp, \hex8[6]~I , hex8[6], pipeCPU, 1
