;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	ADD 270, 60
	SLT 721, 0
	SLT -771, 4
	SLT 721, 0
	SLT 721, 0
	SUB @0, @2
	SLT 721, 0
	DJN @-892, #600
	SLT 210, 30
	SUB @0, @2
	SUB <0, @2
	MOV #931, @671
	MOV #931, @671
	SUB 1, <-91
	SPL 921, 1
	CMP <0, @2
	ADD 210, 932
	ADD 210, 30
	CMP #120, 6
	SLT #921, 1
	JMN 0, #2
	CMP 1, <-1
	MOV #931, @671
	CMP <0, @2
	JMN <127, 100
	CMP <0, @2
	CMP <0, @2
	DJN @-892, #600
	DJN @-892, #600
	SUB -1, 0
	SLT 210, 30
	DJN @-892, #600
	DJN @-892, #600
	JMP @72, #0
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	JMN @-892, #600
	CMP -7, <-420
	JMN @-892, #600
	MOV -1, <-26
	SPL 0, <-22
	ADD 3, @221
	ADD 3, @221
	ADD 3, @221
	SUB 1, <-1
