#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x199b280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19ab1d0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x199f070 .functor NOT 1, L_0x19fd1b0, C4<0>, C4<0>, C4<0>;
L_0x19c5c80 .functor XOR 1, L_0x19fcdb0, L_0x19fcee0, C4<0>, C4<0>;
L_0x19fd0a0 .functor XOR 1, L_0x19c5c80, L_0x19fcfd0, C4<0>, C4<0>;
v0x19ea9d0_0 .net *"_ivl_10", 0 0, L_0x19fcfd0;  1 drivers
v0x19eaad0_0 .net *"_ivl_12", 0 0, L_0x19fd0a0;  1 drivers
v0x19eabb0_0 .net *"_ivl_2", 0 0, L_0x19fcd10;  1 drivers
v0x19eac70_0 .net *"_ivl_4", 0 0, L_0x19fcdb0;  1 drivers
v0x19ead50_0 .net *"_ivl_6", 0 0, L_0x19fcee0;  1 drivers
v0x19eae80_0 .net *"_ivl_8", 0 0, L_0x19c5c80;  1 drivers
v0x19eaf60_0 .net "areset", 0 0, L_0x1999160;  1 drivers
v0x19eb000_0 .var "clk", 0 0;
v0x19eb0a0_0 .var/2u "stats1", 159 0;
v0x19eb210_0 .var/2u "strobe", 0 0;
v0x19eb2d0_0 .net "tb_match", 0 0, L_0x19fd1b0;  1 drivers
v0x19eb370_0 .net "tb_mismatch", 0 0, L_0x199f070;  1 drivers
v0x19eb410_0 .net "wavedrom_enable", 0 0, v0x19e91a0_0;  1 drivers
v0x19eb4b0_0 .net "wavedrom_title", 511 0, v0x19e9290_0;  1 drivers
v0x19eb550_0 .net "x", 0 0, v0x19e9370_0;  1 drivers
v0x19eb5f0_0 .net "z_dut", 0 0, L_0x19fcbd0;  1 drivers
v0x19eb690_0 .net "z_ref", 0 0, L_0x1999de0;  1 drivers
L_0x19fcd10 .concat [ 1 0 0 0], L_0x1999de0;
L_0x19fcdb0 .concat [ 1 0 0 0], L_0x1999de0;
L_0x19fcee0 .concat [ 1 0 0 0], L_0x19fcbd0;
L_0x19fcfd0 .concat [ 1 0 0 0], L_0x1999de0;
L_0x19fd1b0 .cmp/eeq 1, L_0x19fcd10, L_0x19fd0a0;
S_0x19b5330 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x19ab1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x19c4d50 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x19c4d90 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x19993a0 .functor AND 1, L_0x19fba10, L_0x19fbce0, C4<1>, C4<1>;
L_0x1999660 .functor AND 1, L_0x19fc0b0, L_0x19fc320, C4<1>, C4<1>;
L_0x1999de0 .functor OR 1, L_0x19993a0, L_0x1999660, C4<0>, C4<0>;
v0x199ec40_0 .net *"_ivl_0", 31 0, L_0x19eb8a0;  1 drivers
L_0x7f5799dcc0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x199ef80_0 .net *"_ivl_11", 30 0, L_0x7f5799dcc0a8;  1 drivers
L_0x7f5799dcc0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x199f180_0 .net/2u *"_ivl_12", 31 0, L_0x7f5799dcc0f0;  1 drivers
v0x19991d0_0 .net *"_ivl_14", 0 0, L_0x19fbce0;  1 drivers
v0x1999470_0 .net *"_ivl_17", 0 0, L_0x19993a0;  1 drivers
v0x1999730_0 .net *"_ivl_18", 31 0, L_0x19fbf20;  1 drivers
L_0x7f5799dcc138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1999f30_0 .net *"_ivl_21", 30 0, L_0x7f5799dcc138;  1 drivers
L_0x7f5799dcc180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x19e7480_0 .net/2u *"_ivl_22", 31 0, L_0x7f5799dcc180;  1 drivers
v0x19e7560_0 .net *"_ivl_24", 0 0, L_0x19fc0b0;  1 drivers
v0x19e76b0_0 .net *"_ivl_26", 31 0, L_0x19fc230;  1 drivers
L_0x7f5799dcc1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19e7790_0 .net *"_ivl_29", 30 0, L_0x7f5799dcc1c8;  1 drivers
L_0x7f5799dcc018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19e7870_0 .net *"_ivl_3", 30 0, L_0x7f5799dcc018;  1 drivers
L_0x7f5799dcc210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19e7950_0 .net/2u *"_ivl_30", 31 0, L_0x7f5799dcc210;  1 drivers
v0x19e7a30_0 .net *"_ivl_32", 0 0, L_0x19fc320;  1 drivers
v0x19e7af0_0 .net *"_ivl_35", 0 0, L_0x1999660;  1 drivers
L_0x7f5799dcc060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19e7bb0_0 .net/2u *"_ivl_4", 31 0, L_0x7f5799dcc060;  1 drivers
v0x19e7c90_0 .net *"_ivl_6", 0 0, L_0x19fba10;  1 drivers
v0x19e7d50_0 .net *"_ivl_8", 31 0, L_0x19fbb80;  1 drivers
v0x19e7e30_0 .net "areset", 0 0, L_0x1999160;  alias, 1 drivers
v0x19e7ef0_0 .net "clk", 0 0, v0x19eb000_0;  1 drivers
v0x19e7fb0_0 .var "state", 0 0;
v0x19e8070_0 .net "x", 0 0, v0x19e9370_0;  alias, 1 drivers
v0x19e8130_0 .net "z", 0 0, L_0x1999de0;  alias, 1 drivers
E_0x19a9320 .event posedge, v0x19e7e30_0, v0x19e7ef0_0;
L_0x19eb8a0 .concat [ 1 31 0 0], v0x19e7fb0_0, L_0x7f5799dcc018;
L_0x19fba10 .cmp/eq 32, L_0x19eb8a0, L_0x7f5799dcc060;
L_0x19fbb80 .concat [ 1 31 0 0], v0x19e9370_0, L_0x7f5799dcc0a8;
L_0x19fbce0 .cmp/eq 32, L_0x19fbb80, L_0x7f5799dcc0f0;
L_0x19fbf20 .concat [ 1 31 0 0], v0x19e7fb0_0, L_0x7f5799dcc138;
L_0x19fc0b0 .cmp/eq 32, L_0x19fbf20, L_0x7f5799dcc180;
L_0x19fc230 .concat [ 1 31 0 0], v0x19e9370_0, L_0x7f5799dcc1c8;
L_0x19fc320 .cmp/eq 32, L_0x19fc230, L_0x7f5799dcc210;
S_0x19e8270 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x19ab1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1999160 .functor BUFZ 1, v0x19e9030_0, C4<0>, C4<0>, C4<0>;
v0x19e8e90_0 .net "areset", 0 0, L_0x1999160;  alias, 1 drivers
v0x19e8f60_0 .net "clk", 0 0, v0x19eb000_0;  alias, 1 drivers
v0x19e9030_0 .var "reset", 0 0;
v0x19e9100_0 .net "tb_match", 0 0, L_0x19fd1b0;  alias, 1 drivers
v0x19e91a0_0 .var "wavedrom_enable", 0 0;
v0x19e9290_0 .var "wavedrom_title", 511 0;
v0x19e9370_0 .var "x", 0 0;
E_0x19a8e00/0 .event negedge, v0x19e7ef0_0;
E_0x19a8e00/1 .event posedge, v0x19e7ef0_0;
E_0x19a8e00 .event/or E_0x19a8e00/0, E_0x19a8e00/1;
S_0x19e8510 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x19e8270;
 .timescale -12 -12;
v0x19e8720_0 .var/2u "arfail", 0 0;
v0x19e8800_0 .var "async", 0 0;
v0x19e88c0_0 .var/2u "datafail", 0 0;
v0x19e8960_0 .var/2u "srfail", 0 0;
E_0x19919f0 .event posedge, v0x19e7ef0_0;
E_0x19c9f00 .event negedge, v0x19e7ef0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x19919f0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19e9030_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19919f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x19c9f00;
    %load/vec4 v0x19e9100_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19e88c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %load/vec4 v0x19e9100_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19e8720_0, 0, 1;
    %wait E_0x19919f0;
    %load/vec4 v0x19e9100_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19e8960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19e9030_0, 0;
    %load/vec4 v0x19e8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x19e8720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x19e8800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x19e88c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x19e8800_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x19e8a20 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x19e8270;
 .timescale -12 -12;
v0x19e8bd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19e8cb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x19e8270;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19e94b0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x19ab1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x19e7600 .param/l "A" 0 4 10, C4<01>;
P_0x19e7640 .param/l "B" 0 4 10, C4<10>;
L_0x19b5dc0 .functor AND 1, L_0x19fc6d0, L_0x19fc860, C4<1>, C4<1>;
L_0x7f5799dcc258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x19e9880_0 .net/2u *"_ivl_0", 1 0, L_0x7f5799dcc258;  1 drivers
v0x19e9980_0 .net *"_ivl_10", 0 0, L_0x19fc860;  1 drivers
v0x19e9a40_0 .net *"_ivl_13", 0 0, L_0x19b5dc0;  1 drivers
L_0x7f5799dcc330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x19e9b10_0 .net/2s *"_ivl_14", 1 0, L_0x7f5799dcc330;  1 drivers
L_0x7f5799dcc378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x19e9bf0_0 .net/2s *"_ivl_16", 1 0, L_0x7f5799dcc378;  1 drivers
v0x19e9d20_0 .net *"_ivl_18", 1 0, L_0x19fca40;  1 drivers
v0x19e9e00_0 .net *"_ivl_2", 0 0, L_0x19fc6d0;  1 drivers
v0x19e9ec0_0 .net *"_ivl_4", 31 0, L_0x19fc770;  1 drivers
L_0x7f5799dcc2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19e9fa0_0 .net *"_ivl_7", 30 0, L_0x7f5799dcc2a0;  1 drivers
L_0x7f5799dcc2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19ea110_0 .net/2u *"_ivl_8", 31 0, L_0x7f5799dcc2e8;  1 drivers
v0x19ea1f0_0 .net "areset", 0 0, L_0x1999160;  alias, 1 drivers
v0x19ea290_0 .net "clk", 0 0, v0x19eb000_0;  alias, 1 drivers
v0x19ea380_0 .var "next_state", 1 0;
v0x19ea460_0 .var "state", 1 0;
v0x19ea540_0 .net "x", 0 0, v0x19e9370_0;  alias, 1 drivers
v0x19ea630_0 .net "z", 0 0, L_0x19fcbd0;  alias, 1 drivers
E_0x19a8ba0 .event anyedge, v0x19ea460_0, v0x19e8070_0;
L_0x19fc6d0 .cmp/eq 2, v0x19ea460_0, L_0x7f5799dcc258;
L_0x19fc770 .concat [ 1 31 0 0], v0x19e9370_0, L_0x7f5799dcc2a0;
L_0x19fc860 .cmp/eq 32, L_0x19fc770, L_0x7f5799dcc2e8;
L_0x19fca40 .functor MUXZ 2, L_0x7f5799dcc378, L_0x7f5799dcc330, L_0x19b5dc0, C4<>;
L_0x19fcbd0 .part L_0x19fca40, 0, 1;
S_0x19ea770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x19ab1d0;
 .timescale -12 -12;
E_0x19ea950 .event anyedge, v0x19eb210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19eb210_0;
    %nor/r;
    %assign/vec4 v0x19eb210_0, 0;
    %wait E_0x19ea950;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19e8270;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19e9370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19e9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19e9370_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19e9370_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19e8800_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x19e8510;
    %join;
    %wait E_0x19c9f00;
    %wait E_0x19919f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19919f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %wait E_0x19c9f00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19e8cb0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19a8e00;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x19e9370_0, 0;
    %assign/vec4 v0x19e9030_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x19b5330;
T_5 ;
    %wait E_0x19a9320;
    %load/vec4 v0x19e7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19e7fb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x19e7fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x19e8070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x19e7fb0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19e7fb0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x19e94b0;
T_6 ;
    %wait E_0x19a8ba0;
    %load/vec4 v0x19ea460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19ea380_0, 0, 2;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x19ea540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19ea380_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x19ea380_0, 0, 2;
T_6.5 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x19ea540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x19ea380_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x19ea380_0, 0, 2;
T_6.7 ;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x19e94b0;
T_7 ;
    %wait E_0x19a9320;
    %load/vec4 v0x19ea1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x19ea460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x19ea380_0;
    %assign/vec4 v0x19ea460_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x19ab1d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19eb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19eb210_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x19ab1d0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x19eb000_0;
    %inv;
    %store/vec4 v0x19eb000_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x19ab1d0;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19e8f60_0, v0x19eb370_0, v0x19eb000_0, v0x19eaf60_0, v0x19eb550_0, v0x19eb690_0, v0x19eb5f0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x19ab1d0;
T_11 ;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x19ab1d0;
T_12 ;
    %wait E_0x19a8e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19eb0a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19eb0a0_0, 4, 32;
    %load/vec4 v0x19eb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19eb0a0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19eb0a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19eb0a0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x19eb690_0;
    %load/vec4 v0x19eb690_0;
    %load/vec4 v0x19eb5f0_0;
    %xor;
    %load/vec4 v0x19eb690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19eb0a0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x19eb0a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19eb0a0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2014_q5b/iter0/response2/top_module.sv";
