// Seed: 3542591179
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output wor id_2
);
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_3, id_3, id_2
  );
endmodule
module module_2 (
    output wire  id_0,
    output wand  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  logic id_4
    , id_11,
    input  uwire id_5,
    output tri1  id_6,
    input  wire  id_7,
    output wire  id_8,
    output tri1  id_9
);
  always force id_1 = id_4;
  module_0(
      id_0, id_3, id_1
  );
endmodule
