<stg><name>TopDown<20, 6, 1024></name>


<trans_list>

<trans id="145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %ram_row_depth_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %ram_row_depth

]]></Node>
<StgValue><ssdm name="ram_row_depth_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:2 %bdrows_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %bdrows

]]></Node>
<StgValue><ssdm name="bdrows_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="6">
<![CDATA[
entry:4 %ram_row_depth_cast9 = zext i6 %ram_row_depth_read

]]></Node>
<StgValue><ssdm name="ram_row_depth_cast9"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="11">
<![CDATA[
entry:5 %bdrows_cast7 = zext i11 %bdrows_read

]]></Node>
<StgValue><ssdm name="bdrows_cast7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="11">
<![CDATA[
entry:6 %bdrows_cast = zext i11 %bdrows_read

]]></Node>
<StgValue><ssdm name="bdrows_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="6">
<![CDATA[
entry:7 %ram_row_depth_cast = zext i6 %ram_row_depth_read

]]></Node>
<StgValue><ssdm name="ram_row_depth_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:28 %mul_ln175 = mul i17 %ram_row_depth_cast, i17 %bdrows_cast

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:29 %sub171 = add i12 %bdrows_cast7, i12 4095

]]></Node>
<StgValue><ssdm name="sub171"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="12">
<![CDATA[
entry:30 %sub171_cast8 = sext i12 %sub171

]]></Node>
<StgValue><ssdm name="sub171_cast8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:31 %mul172 = mul i18 %sub171_cast8, i18 %ram_row_depth_cast9

]]></Node>
<StgValue><ssdm name="mul172"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:54 %store_ln175 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:28 %mul_ln175 = mul i17 %ram_row_depth_cast, i17 %bdrows_cast

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:31 %mul172 = mul i18 %sub171_cast8, i18 %ram_row_depth_cast9

]]></Node>
<StgValue><ssdm name="mul172"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:28 %mul_ln175 = mul i17 %ram_row_depth_cast, i17 %bdrows_cast

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:31 %mul172 = mul i18 %sub171_cast8, i18 %ram_row_depth_cast9

]]></Node>
<StgValue><ssdm name="mul172"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %bramtotal_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %bramtotal

]]></Node>
<StgValue><ssdm name="bramtotal_read"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_8, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_9, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_10, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_11, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_12, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_13, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_14, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_15, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_16, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_17, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_18, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %iBuff_19, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:28 %mul_ln175 = mul i17 %ram_row_depth_cast, i17 %bdrows_cast

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:31 %mul172 = mul i18 %sub171_cast8, i18 %ram_row_depth_cast9

]]></Node>
<StgValue><ssdm name="mul172"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %iBuff_0_addr = getelementptr i64 %iBuff_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %iBuff_1_addr = getelementptr i64 %iBuff_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %iBuff_2_addr = getelementptr i64 %iBuff_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %iBuff_3_addr = getelementptr i64 %iBuff_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %iBuff_4_addr = getelementptr i64 %iBuff_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_4_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %iBuff_5_addr = getelementptr i64 %iBuff_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_5_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %iBuff_6_addr = getelementptr i64 %iBuff_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %iBuff_7_addr = getelementptr i64 %iBuff_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %iBuff_8_addr = getelementptr i64 %iBuff_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_8_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %iBuff_9_addr = getelementptr i64 %iBuff_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_9_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %iBuff_10_addr = getelementptr i64 %iBuff_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_10_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %iBuff_11_addr = getelementptr i64 %iBuff_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_11_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %iBuff_12_addr = getelementptr i64 %iBuff_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_12_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %iBuff_13_addr = getelementptr i64 %iBuff_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_13_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %iBuff_14_addr = getelementptr i64 %iBuff_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_14_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %iBuff_15_addr = getelementptr i64 %iBuff_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_15_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %iBuff_16_addr = getelementptr i64 %iBuff_16, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_16_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %iBuff_17_addr = getelementptr i64 %iBuff_17, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_17_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %iBuff_18_addr = getelementptr i64 %iBuff_18, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_18_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %iBuff_19_addr = getelementptr i64 %iBuff_19, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iBuff_19_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="6">
<![CDATA[
entry:52 %zext_ln175 = zext i6 %ram_row_depth_read

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:53 %tmp216 = add i7 %zext_ln175, i7 127

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
entry:55 %br_ln175 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %j_3 = load i2 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:1 %icmp_ln175 = icmp_eq  i2 %j_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:3 %add_ln175 = add i2 %j_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln175 = br i1 %icmp_ln175, void %for.inc.split, void %for.end197

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:1 %arr1_V = load i10 %iBuff_0_addr

]]></Node>
<StgValue><ssdm name="arr1_V"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:3 %arr1_V_60 = load i10 %iBuff_1_addr

]]></Node>
<StgValue><ssdm name="arr1_V_60"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:5 %arr1_V_61 = load i10 %iBuff_2_addr

]]></Node>
<StgValue><ssdm name="arr1_V_61"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %arr1_V_62 = load i10 %iBuff_3_addr

]]></Node>
<StgValue><ssdm name="arr1_V_62"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:9 %arr1_V_63 = load i10 %iBuff_4_addr

]]></Node>
<StgValue><ssdm name="arr1_V_63"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:11 %arr1_V_64 = load i10 %iBuff_5_addr

]]></Node>
<StgValue><ssdm name="arr1_V_64"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:13 %arr1_V_65 = load i10 %iBuff_6_addr

]]></Node>
<StgValue><ssdm name="arr1_V_65"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:15 %arr1_V_66 = load i10 %iBuff_7_addr

]]></Node>
<StgValue><ssdm name="arr1_V_66"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:17 %arr1_V_67 = load i10 %iBuff_8_addr

]]></Node>
<StgValue><ssdm name="arr1_V_67"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:19 %arr1_V_68 = load i10 %iBuff_9_addr

]]></Node>
<StgValue><ssdm name="arr1_V_68"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:21 %arr1_V_69 = load i10 %iBuff_10_addr

]]></Node>
<StgValue><ssdm name="arr1_V_69"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:23 %arr1_V_70 = load i10 %iBuff_11_addr

]]></Node>
<StgValue><ssdm name="arr1_V_70"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:25 %arr1_V_71 = load i10 %iBuff_12_addr

]]></Node>
<StgValue><ssdm name="arr1_V_71"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:27 %arr1_V_72 = load i10 %iBuff_13_addr

]]></Node>
<StgValue><ssdm name="arr1_V_72"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:29 %arr1_V_73 = load i10 %iBuff_14_addr

]]></Node>
<StgValue><ssdm name="arr1_V_73"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:31 %arr1_V_74 = load i10 %iBuff_15_addr

]]></Node>
<StgValue><ssdm name="arr1_V_74"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:33 %arr1_V_75 = load i10 %iBuff_16_addr

]]></Node>
<StgValue><ssdm name="arr1_V_75"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:35 %arr1_V_76 = load i10 %iBuff_17_addr

]]></Node>
<StgValue><ssdm name="arr1_V_76"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:37 %arr1_V_77 = load i10 %iBuff_18_addr

]]></Node>
<StgValue><ssdm name="arr1_V_77"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:39 %arr1_V_78 = load i10 %iBuff_19_addr

]]></Node>
<StgValue><ssdm name="arr1_V_78"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:45 %store_ln175 = store i2 %add_ln175, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
for.end197:0 %ret_ln257 = ret

]]></Node>
<StgValue><ssdm name="ret_ln257"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:1 %arr1_V = load i10 %iBuff_0_addr

]]></Node>
<StgValue><ssdm name="arr1_V"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:2 %arr3_V = trunc i64 %arr1_V

]]></Node>
<StgValue><ssdm name="arr3_V"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:3 %arr1_V_60 = load i10 %iBuff_1_addr

]]></Node>
<StgValue><ssdm name="arr1_V_60"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:4 %arr3_V_95 = trunc i64 %arr1_V_60

]]></Node>
<StgValue><ssdm name="arr3_V_95"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:5 %arr1_V_61 = load i10 %iBuff_2_addr

]]></Node>
<StgValue><ssdm name="arr1_V_61"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:6 %arr3_V_96 = trunc i64 %arr1_V_61

]]></Node>
<StgValue><ssdm name="arr3_V_96"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %arr1_V_62 = load i10 %iBuff_3_addr

]]></Node>
<StgValue><ssdm name="arr1_V_62"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:8 %arr3_V_97 = trunc i64 %arr1_V_62

]]></Node>
<StgValue><ssdm name="arr3_V_97"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:9 %arr1_V_63 = load i10 %iBuff_4_addr

]]></Node>
<StgValue><ssdm name="arr1_V_63"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:10 %arr3_V_98 = trunc i64 %arr1_V_63

]]></Node>
<StgValue><ssdm name="arr3_V_98"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:11 %arr1_V_64 = load i10 %iBuff_5_addr

]]></Node>
<StgValue><ssdm name="arr1_V_64"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:12 %arr3_V_99 = trunc i64 %arr1_V_64

]]></Node>
<StgValue><ssdm name="arr3_V_99"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:13 %arr1_V_65 = load i10 %iBuff_6_addr

]]></Node>
<StgValue><ssdm name="arr1_V_65"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:14 %arr3_V_100 = trunc i64 %arr1_V_65

]]></Node>
<StgValue><ssdm name="arr3_V_100"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:15 %arr1_V_66 = load i10 %iBuff_7_addr

]]></Node>
<StgValue><ssdm name="arr1_V_66"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:16 %arr3_V_101 = trunc i64 %arr1_V_66

]]></Node>
<StgValue><ssdm name="arr3_V_101"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:17 %arr1_V_67 = load i10 %iBuff_8_addr

]]></Node>
<StgValue><ssdm name="arr1_V_67"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:18 %arr3_V_102 = trunc i64 %arr1_V_67

]]></Node>
<StgValue><ssdm name="arr3_V_102"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:19 %arr1_V_68 = load i10 %iBuff_9_addr

]]></Node>
<StgValue><ssdm name="arr1_V_68"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:20 %arr3_V_103 = trunc i64 %arr1_V_68

]]></Node>
<StgValue><ssdm name="arr3_V_103"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:21 %arr1_V_69 = load i10 %iBuff_10_addr

]]></Node>
<StgValue><ssdm name="arr1_V_69"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:22 %arr3_V_104 = trunc i64 %arr1_V_69

]]></Node>
<StgValue><ssdm name="arr3_V_104"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:23 %arr1_V_70 = load i10 %iBuff_11_addr

]]></Node>
<StgValue><ssdm name="arr1_V_70"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:24 %arr3_V_105 = trunc i64 %arr1_V_70

]]></Node>
<StgValue><ssdm name="arr3_V_105"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:25 %arr1_V_71 = load i10 %iBuff_12_addr

]]></Node>
<StgValue><ssdm name="arr1_V_71"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:26 %arr3_V_106 = trunc i64 %arr1_V_71

]]></Node>
<StgValue><ssdm name="arr3_V_106"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:27 %arr1_V_72 = load i10 %iBuff_13_addr

]]></Node>
<StgValue><ssdm name="arr1_V_72"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:28 %arr3_V_107 = trunc i64 %arr1_V_72

]]></Node>
<StgValue><ssdm name="arr3_V_107"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:29 %arr1_V_73 = load i10 %iBuff_14_addr

]]></Node>
<StgValue><ssdm name="arr1_V_73"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:30 %arr3_V_108 = trunc i64 %arr1_V_73

]]></Node>
<StgValue><ssdm name="arr3_V_108"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:31 %arr1_V_74 = load i10 %iBuff_15_addr

]]></Node>
<StgValue><ssdm name="arr1_V_74"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:32 %arr3_V_109 = trunc i64 %arr1_V_74

]]></Node>
<StgValue><ssdm name="arr3_V_109"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:33 %arr1_V_75 = load i10 %iBuff_16_addr

]]></Node>
<StgValue><ssdm name="arr1_V_75"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:34 %arr3_V_110 = trunc i64 %arr1_V_75

]]></Node>
<StgValue><ssdm name="arr3_V_110"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:35 %arr1_V_76 = load i10 %iBuff_17_addr

]]></Node>
<StgValue><ssdm name="arr1_V_76"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:36 %arr3_V_111 = trunc i64 %arr1_V_76

]]></Node>
<StgValue><ssdm name="arr3_V_111"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:37 %arr1_V_77 = load i10 %iBuff_18_addr

]]></Node>
<StgValue><ssdm name="arr1_V_77"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:38 %arr3_V_112 = trunc i64 %arr1_V_77

]]></Node>
<StgValue><ssdm name="arr3_V_112"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:39 %arr1_V_78 = load i10 %iBuff_19_addr

]]></Node>
<StgValue><ssdm name="arr1_V_78"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split:40 %arr3_V_113 = trunc i64 %arr1_V_78

]]></Node>
<StgValue><ssdm name="arr3_V_113"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:41 %icmp_ln233 = icmp_eq  i2 %j_3, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:42 %icmp_ln233_1 = icmp_eq  i2 %j_3, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln233_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:43 %or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln233_1

]]></Node>
<StgValue><ssdm name="or_ln233"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="4" op_26_bw="4" op_27_bw="4" op_28_bw="4" op_29_bw="4" op_30_bw="4" op_31_bw="4" op_32_bw="4" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="4" op_38_bw="4" op_39_bw="4" op_40_bw="4" op_41_bw="17" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="5" op_62_bw="64" op_63_bw="2" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="18" op_68_bw="7" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0">
<![CDATA[
for.inc.split:44 %call_ln183 = call void @TopDown<20, 6, 1024>_Pipeline_ELEMENTS_P_RAM, i64 %arr1_V_78, i64 %arr1_V_77, i64 %arr1_V_76, i64 %arr1_V_75, i64 %arr1_V_74, i64 %arr1_V_73, i64 %arr1_V_72, i64 %arr1_V_71, i64 %arr1_V_70, i64 %arr1_V_69, i64 %arr1_V_68, i64 %arr1_V_67, i64 %arr1_V_66, i64 %arr1_V_65, i64 %arr1_V_64, i64 %arr1_V_63, i64 %arr1_V_62, i64 %arr1_V_61, i64 %arr1_V_60, i64 %arr1_V, i4 %arr3_V_113, i4 %arr3_V_112, i4 %arr3_V_111, i4 %arr3_V_110, i4 %arr3_V_109, i4 %arr3_V_108, i4 %arr3_V_107, i4 %arr3_V_106, i4 %arr3_V_105, i4 %arr3_V_104, i4 %arr3_V_103, i4 %arr3_V_102, i4 %arr3_V_101, i4 %arr3_V_100, i4 %arr3_V_99, i4 %arr3_V_98, i4 %arr3_V_97, i4 %arr3_V_96, i4 %arr3_V_95, i4 %arr3_V, i17 %mul_ln175, i64 %iBuff_1, i64 %iBuff_2, i64 %iBuff_3, i64 %iBuff_4, i64 %iBuff_5, i64 %iBuff_6, i64 %iBuff_7, i64 %iBuff_8, i64 %iBuff_9, i64 %iBuff_10, i64 %iBuff_11, i64 %iBuff_12, i64 %iBuff_13, i64 %iBuff_14, i64 %iBuff_15, i64 %iBuff_16, i64 %iBuff_17, i64 %iBuff_18, i64 %iBuff_19, i5 %bramtotal_read, i64 %iBuff_0, i2 %j_3, i1 %icmp_ln233, i1 %icmp_ln233_1, i1 %or_ln233, i18 %mul172, i7 %tmp216

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln175"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="4" op_26_bw="4" op_27_bw="4" op_28_bw="4" op_29_bw="4" op_30_bw="4" op_31_bw="4" op_32_bw="4" op_33_bw="4" op_34_bw="4" op_35_bw="4" op_36_bw="4" op_37_bw="4" op_38_bw="4" op_39_bw="4" op_40_bw="4" op_41_bw="17" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="5" op_62_bw="64" op_63_bw="2" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="18" op_68_bw="7" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0">
<![CDATA[
for.inc.split:44 %call_ln183 = call void @TopDown<20, 6, 1024>_Pipeline_ELEMENTS_P_RAM, i64 %arr1_V_78, i64 %arr1_V_77, i64 %arr1_V_76, i64 %arr1_V_75, i64 %arr1_V_74, i64 %arr1_V_73, i64 %arr1_V_72, i64 %arr1_V_71, i64 %arr1_V_70, i64 %arr1_V_69, i64 %arr1_V_68, i64 %arr1_V_67, i64 %arr1_V_66, i64 %arr1_V_65, i64 %arr1_V_64, i64 %arr1_V_63, i64 %arr1_V_62, i64 %arr1_V_61, i64 %arr1_V_60, i64 %arr1_V, i4 %arr3_V_113, i4 %arr3_V_112, i4 %arr3_V_111, i4 %arr3_V_110, i4 %arr3_V_109, i4 %arr3_V_108, i4 %arr3_V_107, i4 %arr3_V_106, i4 %arr3_V_105, i4 %arr3_V_104, i4 %arr3_V_103, i4 %arr3_V_102, i4 %arr3_V_101, i4 %arr3_V_100, i4 %arr3_V_99, i4 %arr3_V_98, i4 %arr3_V_97, i4 %arr3_V_96, i4 %arr3_V_95, i4 %arr3_V, i17 %mul_ln175, i64 %iBuff_1, i64 %iBuff_2, i64 %iBuff_3, i64 %iBuff_4, i64 %iBuff_5, i64 %iBuff_6, i64 %iBuff_7, i64 %iBuff_8, i64 %iBuff_9, i64 %iBuff_10, i64 %iBuff_11, i64 %iBuff_12, i64 %iBuff_13, i64 %iBuff_14, i64 %iBuff_15, i64 %iBuff_16, i64 %iBuff_17, i64 %iBuff_18, i64 %iBuff_19, i5 %bramtotal_read, i64 %iBuff_0, i2 %j_3, i1 %icmp_ln233, i1 %icmp_ln233_1, i1 %or_ln233, i18 %mul172, i7 %tmp216

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:46 %br_ln175 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
