#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 21 18:11:23 2025
# Process ID: 25812
# Current directory: C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/IIR_75BW_SingleFile/IIR_75BW_SingleFile.runs/synth_1
# Command line: vivado.exe -log Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.tcl
# Log file: C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/IIR_75BW_SingleFile/IIR_75BW_SingleFile.runs/synth_1/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vds
# Journal file: C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/IIR_75BW_SingleFile/IIR_75BW_SingleFile.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.tcl -notrace
Command: synth_design -top Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29528 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.949 ; gain = 96.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60' [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:18]
INFO: [Synth 8-3491] module 'Noisy_Signal_Generation' declared at 'C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Noisy_Signal_Generation.vhd:5' bound to instance 'SineWaveGen' of component 'Noisy_Signal_Generation' [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Noisy_Signal_Generation' [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Noisy_Signal_Generation.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Noisy_Signal_Generation' (1#1) [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Noisy_Signal_Generation.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element BiQuad1_busy_reg was removed.  [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element BiQuad1_sample_valid_out_reg was removed.  [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element BiQuad2_busy_reg was removed.  [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element BiQuad2_sample_valid_out_reg was removed.  [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element BiQuad3_busy_reg was removed.  [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element BiQuad3_sample_valid_out_reg was removed.  [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60' (2#1) [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:18]
WARNING: [Synth 8-3917] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has port sample_valid_out driven by constant 0
WARNING: [Synth 8-3917] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has port busy driven by constant 0
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[15]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[14]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[13]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[12]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[11]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[10]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[9]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[8]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[7]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[6]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[5]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[4]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[3]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[2]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[1]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 513.270 ; gain = 153.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 513.270 ; gain = 153.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 513.270 ; gain = 153.414
INFO: [Device 21-403] Loading part xc7k325tffg676-2
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sample_valid_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register index_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-5545] ROM "BiQuad1_x_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad1_mul_x[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad1_Sum_x[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad1_Sum_x[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad1_Output_NotShifted" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad1_Output_Shifted" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_x_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_x_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_mul_x[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_Sum_x[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_Sum_x[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_Output_NotShifted" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad2_Output_Shifted" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_x_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_x_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_mul_x[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_Sum_x[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_Sum_x[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_Output_NotShifted" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BiQuad3_Output_Shifted" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'iir_out_reg' [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:424]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 537.191 ; gain = 177.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 9     
	   3 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 27    
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                26x32  Multipliers := 5     
	                25x32  Multipliers := 3     
	                16x32  Multipliers := 2     
	                15x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	  25 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 9     
	   3 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 27    
	               32 Bit    Registers := 18    
+---Multipliers : 
	                26x32  Multipliers := 5     
	                25x32  Multipliers := 3     
	                16x32  Multipliers := 2     
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  25 Input      1 Bit        Muxes := 22    
Module Noisy_Signal_Generation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sample_valid_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register index_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:361]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:361]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:287]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:287]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:214]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:214]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:282]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:356]
DSP Report: Generating DSP BiQuad3_mul_y_reg[2]0, operation Mode is: (A:0xe8d4fd)*B.
DSP Report: operator BiQuad3_mul_y_reg[2]0 is absorbed into DSP BiQuad3_mul_y_reg[2]0.
DSP Report: operator BiQuad3_mul_y_reg[2]0 is absorbed into DSP BiQuad3_mul_y_reg[2]0.
DSP Report: Generating DSP BiQuad3_mul_y_reg[2]0, operation Mode is: (PCIN>>17)+(A:0xe8d4fd)*B.
DSP Report: operator BiQuad3_mul_y_reg[2]0 is absorbed into DSP BiQuad3_mul_y_reg[2]0.
DSP Report: operator BiQuad3_mul_y_reg[2]0 is absorbed into DSP BiQuad3_mul_y_reg[2]0.
DSP Report: Generating DSP BiQuad3_mul_y_reg[1]0, operation Mode is: (A:0x5461)*B.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_y_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_y_reg[1]0, operation Mode is: A*(B:0x5461).
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_y_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: operator BiQuad3_mul_y_reg[1]0 is absorbed into DSP BiQuad3_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_y_reg[2]0, operation Mode is: (A:0xbe69ad)*B.
DSP Report: operator BiQuad2_mul_y_reg[2]0 is absorbed into DSP BiQuad2_mul_y_reg[2]0.
DSP Report: operator BiQuad2_mul_y_reg[2]0 is absorbed into DSP BiQuad2_mul_y_reg[2]0.
DSP Report: Generating DSP BiQuad2_mul_y_reg[2]0, operation Mode is: (PCIN>>17)+(A:0xbe69ad)*B.
DSP Report: operator BiQuad2_mul_y_reg[2]0 is absorbed into DSP BiQuad2_mul_y_reg[2]0.
DSP Report: operator BiQuad2_mul_y_reg[2]0 is absorbed into DSP BiQuad2_mul_y_reg[2]0.
DSP Report: Generating DSP BiQuad2_mul_y_reg[1]0, operation Mode is: (A:0x1288d)*B.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_y_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_y_reg[1]0, operation Mode is: A*(B:0x1288d).
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_y_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: operator BiQuad2_mul_y_reg[1]0 is absorbed into DSP BiQuad2_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad1_mul_y_reg[2]0, operation Mode is: (A:0x9f9db2)*B.
DSP Report: operator BiQuad1_mul_y_reg[2]0 is absorbed into DSP BiQuad1_mul_y_reg[2]0.
DSP Report: operator BiQuad1_mul_y_reg[2]0 is absorbed into DSP BiQuad1_mul_y_reg[2]0.
DSP Report: Generating DSP BiQuad1_mul_y_reg[2]0, operation Mode is: (PCIN>>17)+(A:0x9f9db2)*B.
DSP Report: operator BiQuad1_mul_y_reg[2]0 is absorbed into DSP BiQuad1_mul_y_reg[2]0.
DSP Report: operator BiQuad1_mul_y_reg[2]0 is absorbed into DSP BiQuad1_mul_y_reg[2]0.
DSP Report: Generating DSP BiQuad1_mul_y_reg[1]0, operation Mode is: (A:0xd9e9)*B.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad1_mul_y_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad1_mul_y_reg[1]0, operation Mode is: A*(B:0xd9e9).
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad1_mul_y_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: operator BiQuad1_mul_y_reg[1]0 is absorbed into DSP BiQuad1_mul_y_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_x_reg[1]0, operation Mode is: (A:0xcbfc)*B.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_x_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_x_reg[1]0, operation Mode is: A*(B:0xcbfc).
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad2_mul_x_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: operator BiQuad2_mul_x_reg[1]0 is absorbed into DSP BiQuad2_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_x_reg[1]0, operation Mode is: (A:0x1c6a8)*B.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_x_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_x_reg[1]0, operation Mode is: A*(B:0x1c6a8).
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: Generating DSP BiQuad3_mul_x_reg[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
DSP Report: operator BiQuad3_mul_x_reg[1]0 is absorbed into DSP BiQuad3_mul_x_reg[1]0.
WARNING: [Synth 8-3917] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has port sample_valid_out driven by constant 0
WARNING: [Synth 8-3917] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has port busy driven by constant 0
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[15]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[14]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[13]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[12]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[11]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[10]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[9]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[8]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[7]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[6]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[5]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[4]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[3]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[2]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[1]
WARNING: [Synth 8-3331] design Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 has unconnected port x_in[0]
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][31]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][15]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][16]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][17]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][18]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][19]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][20]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][21]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][22]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][23]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][24]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][25]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][28]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][26]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][29]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[0][27]' (FDCE) to 'BiQuad1_x_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][31]' (FDCE) to 'BiQuad1_x_reg_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][15]' (FDCE) to 'BiQuad1_x_reg_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][16]' (FDCE) to 'BiQuad1_x_reg_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][17]' (FDCE) to 'BiQuad1_x_reg_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][18]' (FDCE) to 'BiQuad1_x_reg_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][19]' (FDCE) to 'BiQuad1_x_reg_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][20]' (FDCE) to 'BiQuad1_x_reg_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][21]' (FDCE) to 'BiQuad1_x_reg_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][22]' (FDCE) to 'BiQuad1_x_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][23]' (FDCE) to 'BiQuad1_x_reg_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][24]' (FDCE) to 'BiQuad1_x_reg_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][25]' (FDCE) to 'BiQuad1_x_reg_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][28]' (FDCE) to 'BiQuad1_x_reg_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][26]' (FDCE) to 'BiQuad1_x_reg_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][29]' (FDCE) to 'BiQuad1_x_reg_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[1][27]' (FDCE) to 'BiQuad1_x_reg_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][46]' (FDCE) to 'BiQuad1_mul_x_reg[1][47]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][47]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][47]' (FDCE) to 'BiQuad1_mul_x_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][48]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][48]' (FDCE) to 'BiQuad1_mul_x_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][49]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][49]' (FDCE) to 'BiQuad1_mul_x_reg[1][50]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][50]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][50]' (FDCE) to 'BiQuad1_mul_x_reg[1][51]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][51]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][51]' (FDCE) to 'BiQuad1_mul_x_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][52]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][52]' (FDCE) to 'BiQuad1_mul_x_reg[1][53]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][53]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][53]' (FDCE) to 'BiQuad1_mul_x_reg[1][54]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][54]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][54]' (FDCE) to 'BiQuad1_mul_x_reg[1][55]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][55]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][55]' (FDCE) to 'BiQuad1_mul_x_reg[1][56]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][56]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][56]' (FDCE) to 'BiQuad1_mul_x_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][57]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][57]' (FDCE) to 'BiQuad1_mul_x_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][58]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][58]' (FDCE) to 'BiQuad1_mul_x_reg[1][59]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][59]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][59]' (FDCE) to 'BiQuad1_mul_x_reg[1][60]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][60]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][60]' (FDCE) to 'BiQuad1_mul_x_reg[1][61]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][61]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][61]' (FDCE) to 'BiQuad1_mul_x_reg[1][62]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[0][62]' (FDCE) to 'BiQuad1_mul_x_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[1][62]' (FDCE) to 'BiQuad1_mul_x_reg[1][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][31]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][15]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][16]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][17]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][18]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][19]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][20]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][21]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][22]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][23]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][24]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][25]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][28]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][26]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][29]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_x_reg_reg[2][27]' (FDCE) to 'BiQuad1_x_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][47]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][48]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][49]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][50]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][51]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][52]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][53]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][54]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][55]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][56]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][57]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][58]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][59]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][60]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][61]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_mul_x_reg[2][62]' (FDCE) to 'BiQuad1_mul_x_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_Sum_y_reg[0][58]' (FDCE) to 'BiQuad1_Sum_y_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_Sum_y_reg[0][59]' (FDCE) to 'BiQuad1_Sum_y_reg[0][60]'
INFO: [Synth 8-3886] merging instance 'BiQuad1_Sum_y_reg[0][60]' (FDCE) to 'BiQuad1_Sum_y_reg[0][61]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BiQuad2_mul_x_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BiQuad3_mul_x_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[5] )
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[31]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[30]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[29]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[28]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[27]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[26]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[25]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[24]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[23]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[22]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[21]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[20]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[19]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[18]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[17]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[16]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[15]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[14]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[13]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[12]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (SineWaveGen/index_reg_rep[11]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][47]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][46]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][45]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][44]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][43]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][42]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][41]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][40]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][39]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][38]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][37]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][36]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][35]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][34]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][33]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][32]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][31]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][30]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][29]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][28]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][27]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][26]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][25]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][24]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][23]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][22]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][21]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][20]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][19]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][18]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][17]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][47]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][46]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][45]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][44]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][43]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][42]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][41]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[2][40]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][47]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][46]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][45]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][44]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][43]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][42]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][41]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][40]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][39]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][38]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][37]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][36]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][35]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][34]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][33]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][32]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][31]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][30]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][29]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][28]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][27]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][26]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][25]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][24]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][23]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][22]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][21]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][20]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][19]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][18]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][17]) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][47]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][46]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][45]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][44]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][43]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][42]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][41]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][40]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
WARNING: [Synth 8-3332] Sequential element (BiQuad3_mul_y_reg[1][39]__0) is unused and will be removed from module Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BiQuad1_Sum_x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BiQuad1_mul_x_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BiQuad1_Sum_x_reg[1][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 722.973 ; gain = 363.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------------+------------+---------------+----------------+
|Module Name                               | RTL Object | Depth x Width | Implemented As | 
+------------------------------------------+------------+---------------+----------------+
|Noisy_Signal_Generation                   | x_out_reg  | 2048x16       | Block RAM      | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | state      | 32x6          | LUT            | 
+------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0xe8d4fd)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+(A:0xe8d4fd)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0x5461)*B              | 15     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | A*(B:0x5461)              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0xbe69ad)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+(A:0xbe69ad)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0x1288d)*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | A*(B:0x1288d)             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0x9f9db2)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+(A:0x9f9db2)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0xd9e9)*B              | 15     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | A*(B:0xd9e9)              | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0xcbfc)*B              | 15     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | A*(B:0xcbfc)              | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (A:0x1c6a8)*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | A*(B:0x1c6a8)             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60 | (PCIN>>17)+A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/SineWaveGen/x_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 722.973 ; gain = 363.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:167]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:167]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:167]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:165]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:165]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:165]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:163]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:163]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:163]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:164]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:164]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:166]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:166]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:156]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/VHDL/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.vhd:159]
INFO: [Synth 8-6837] The timing for the instance SineWaveGen/x_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   349|
|3     |DSP48E1  |    26|
|4     |LUT1     |    45|
|5     |LUT2     |   987|
|6     |LUT3     |   468|
|7     |LUT4     |   125|
|8     |LUT5     |    46|
|9     |LUT6     |    38|
|10    |RAMB36E1 |     1|
|11    |FDCE     |  1488|
|12    |FDRE     |   235|
|13    |LDC      |    15|
|14    |LDP      |     1|
|15    |IBUF     |     2|
|16    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+--------------+------------------------+------+
|      |Instance      |Module                  |Cells |
+------+--------------+------------------------+------+
|1     |top           |                        |  3845|
|2     |  SineWaveGen |Noisy_Signal_Generation |    91|
+------+--------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 724.195 ; gain = 364.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 648 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 724.195 ; gain = 364.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 724.195 ; gain = 364.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60' is not ideal for floorplanning, since the cellview 'Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 15 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 828.699 ; gain = 481.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.699 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fmabrouk/Documents/Embedded_design/IIR_Filter_3Biquads_75KHz/IIR_75BW_SingleFile/IIR_75BW_SingleFile.runs/synth_1/Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60_utilization_synth.rpt -pb Cascaded_ChbyChevII_Fc37K5_Fp100K_Astop60_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 21 18:11:50 2025...
