Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jul 14 15:33:23 2025
| Host         : DESKTOP-1JLB5A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
SYNTH-11   Warning           DSP output not registered      1           
TIMING-16  Warning           Large setup violation          32          
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.720      -82.517                     32                 1059        0.144        0.000                      0                 1059        4.500        0.000                       0                   322  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.720      -82.517                     32                 1059        0.144        0.000                      0                 1059        4.500        0.000                       0                   322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -2.720ns,  Total Violation      -82.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.687ns  (logic 6.125ns (48.280%)  route 6.562ns (51.720%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.670    17.419    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.748 r  m_b2d/div[27]_i_1/O
                         net (fo=1, routed)           0.000    17.748    m_b2d/p_0_in[27]
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[27]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.032    15.029    m_b2d/div_reg[27]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -17.748    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.718ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.683ns  (logic 6.125ns (48.292%)  route 6.558ns (51.708%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.667    17.416    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.745 r  m_b2d/div[2]_i_1/O
                         net (fo=1, routed)           0.000    17.745    m_b2d/p_0_in[2]
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[2]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.031    15.028    m_b2d/div_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 -2.718    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.662ns  (logic 6.125ns (48.372%)  route 6.537ns (51.628%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.646    17.395    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X33Y88         LUT4 (Prop_lut4_I1_O)        0.329    17.724 r  m_b2d/div[22]_i_1/O
                         net (fo=1, routed)           0.000    17.724    m_b2d/p_0_in[22]
    SLICE_X33Y88         FDRE                                         r  m_b2d/div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.432    14.773    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  m_b2d/div_reg[22]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.032    15.028    m_b2d/div_reg[22]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -17.724    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.693ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.657ns  (logic 6.125ns (48.391%)  route 6.532ns (51.609%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.641    17.390    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X33Y88         LUT4 (Prop_lut4_I1_O)        0.329    17.719 r  m_b2d/div[23]_i_1/O
                         net (fo=1, routed)           0.000    17.719    m_b2d/p_0_in[23]
    SLICE_X33Y88         FDRE                                         r  m_b2d/div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.432    14.773    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  m_b2d/div_reg[23]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.031    15.027    m_b2d/div_reg[23]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -17.719    
  -------------------------------------------------------------------
                         slack                                 -2.693    

Slack (VIOLATED) :        -2.672ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.636ns  (logic 6.125ns (48.473%)  route 6.511ns (51.527%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.619    17.369    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.698 r  m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    17.698    m_b2d/p_0_in[26]
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[26]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.029    15.026    m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -17.698    
  -------------------------------------------------------------------
                         slack                                 -2.672    

Slack (VIOLATED) :        -2.667ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 6.125ns (48.484%)  route 6.508ns (51.516%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.616    17.366    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.695 r  m_b2d/div[28]_i_2/O
                         net (fo=1, routed)           0.000    17.695    m_b2d/p_0_in[28]
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  m_b2d/div_reg[28]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.031    15.028    m_b2d/div_reg[28]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 -2.667    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.629ns  (logic 6.125ns (48.501%)  route 6.504ns (51.499%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.612    17.361    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.690 r  m_b2d/div[21]_i_1/O
                         net (fo=1, routed)           0.000    17.690    m_b2d/p_0_in[21]
    SLICE_X33Y89         FDRE                                         r  m_b2d/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  m_b2d/div_reg[21]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.029    15.026    m_b2d/div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -17.690    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.626ns  (logic 6.125ns (48.513%)  route 6.501ns (51.487%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.609    17.358    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.687 r  m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    17.687    m_b2d/p_0_in[25]
    SLICE_X33Y89         FDRE                                         r  m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  m_b2d/div_reg[25]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.031    15.028    m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.624ns  (logic 6.125ns (48.517%)  route 6.499ns (51.483%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.608    17.357    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X31Y90         LUT4 (Prop_lut4_I1_O)        0.329    17.686 r  m_b2d/div[4]_i_1/O
                         net (fo=1, routed)           0.000    17.686    m_b2d/p_0_in[4]
    SLICE_X31Y90         FDRE                                         r  m_b2d/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.433    14.774    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  m_b2d/div_reg[4]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.031    15.028    m_b2d/div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.658ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.627ns  (logic 6.125ns (48.508%)  route 6.502ns (51.492%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.541     5.062    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  m_b2d/data_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  m_b2d/data_reg[3]_replica/Q
                         net (fo=38, routed)          0.905     6.422    m_b2d/data_reg_n_0_[3]_repN
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.546 r  m_b2d/div[3]_i_40/O
                         net (fo=6, routed)           0.812     7.359    m_b2d/div[3]_i_40_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.757 r  m_b2d/div_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.757    m_b2d/div_reg[3]_i_149_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  m_b2d/div_reg[3]_i_117/O[2]
                         net (fo=3, routed)           0.925     8.921    m_b2d_n_67
    SLICE_X28Y69         LUT3 (Prop_lut3_I0_O)        0.302     9.223 r  div[3]_i_89/O
                         net (fo=1, routed)           0.702     9.925    m_b2d/div[3]_i_34_0[2]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.323 r  m_b2d/div_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.323    m_b2d/div_reg[3]_i_37_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  m_b2d/div_reg[3]_i_25/O[2]
                         net (fo=3, routed)           0.463    11.025    m_b2d_n_159
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.302    11.327 r  div[3]_i_15/O
                         net (fo=1, routed)           0.801    12.129    m_b2d/div_reg[3]_i_2_0[2]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.514 r  m_b2d/div_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.514    m_b2d/div_reg[3]_i_4_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  m_b2d/div_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.628    m_b2d/div_reg[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  m_b2d/div_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.742    m_b2d/div_reg[7]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  m_b2d/div_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.856    m_b2d/div_reg[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  m_b2d/div_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.970    m_b2d/div_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  m_b2d/div_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.084    m_b2d/div_reg[19]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  m_b2d/div_reg[23]_i_2/O[1]
                         net (fo=5, routed)           0.718    14.135    m_b2d_n_213
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.840 r  div_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.840    div_reg[28]_i_25_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  div_reg[28]_i_9/O[1]
                         net (fo=3, routed)           0.565    15.740    m_b2d/div_reg[0]_0[1]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    16.043 r  m_b2d/div[28]_i_23/O
                         net (fo=1, routed)           0.000    16.043    m_b2d/div[28]_i_23_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.593 r  m_b2d/div_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.593    m_b2d/div_reg[28]_i_8_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.750 r  m_b2d/div_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          0.610    17.360    m_b2d/div_reg[28]_i_4_n_2
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.329    17.689 r  m_b2d/div[12]_i_1/O
                         net (fo=1, routed)           0.000    17.689    m_b2d/p_0_in[12]
    SLICE_X28Y89         FDRE                                         r  m_b2d/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.435    14.776    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  m_b2d/div_reg[12]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.032    15.031    m_b2d/div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                 -2.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.552     1.435    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  m_b2d/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m_b2d/dout_reg[13]/Q
                         net (fo=2, routed)           0.063     1.639    b2d_dout[13]
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[13]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.047     1.495    sseg_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 acf_data_to_send_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  acf_data_to_send_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  acf_data_to_send_reg[29]/Q
                         net (fo=1, routed)           0.135     1.719    acf_data_to_send_reg_n_0_[29]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  tx_data_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    p_0_in[5]
    SLICE_X14Y63         FDRE                                         r  tx_data_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.828     1.956    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  tx_data_byte_reg[5]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.121     1.579    tx_data_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.552     1.435    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.123     1.699    m_b2d/Q[11]
    SLICE_X44Y77         FDRE                                         r  m_b2d/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.818     1.946    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  m_b2d/dout_reg[7]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.076     1.511    m_b2d/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.732%)  route 0.117ns (45.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.552     1.435    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.117     1.693    b2d_dout[11]
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[11]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.047     1.495    sseg_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tx_data_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.192ns (59.968%)  route 0.128ns (40.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  tx_data_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  tx_data_byte_reg[6]/Q
                         net (fo=1, routed)           0.128     1.713    uart_tx_inst/rightshiftreg_reg[8]_0[6]
    SLICE_X15Y62         LUT3 (Prop_lut3_I2_O)        0.051     1.764 r  uart_tx_inst/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.764    uart_tx_inst/p_0_in[7]
    SLICE_X15Y62         FDRE                                         r  uart_tx_inst/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.829     1.957    uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  uart_tx_inst/rightshiftreg_reg[7]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.107     1.566    uart_tx_inst/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 m_b2d/byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.548     1.431    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  m_b2d/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  m_b2d/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.142     1.715    m_b2d/byte_count_reg_n_0_[0]
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  m_b2d/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    m_b2d/FSM_sequential_state[2]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  m_b2d/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.815     1.942    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  m_b2d/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.092     1.556    m_b2d/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 acf_data_to_send_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.633%)  route 0.174ns (48.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  acf_data_to_send_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  acf_data_to_send_reg[27]/Q
                         net (fo=1, routed)           0.174     1.758    acf_data_to_send_reg_n_0_[27]
    SLICE_X14Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  tx_data_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    p_0_in[3]
    SLICE_X14Y63         FDRE                                         r  tx_data_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.828     1.956    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  tx_data_byte_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.121     1.599    tx_data_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 m_b2d/byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.609%)  route 0.143ns (43.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.548     1.431    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  m_b2d/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  m_b2d/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.143     1.715    m_b2d/byte_count_reg_n_0_[0]
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  m_b2d/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    m_b2d/FSM_sequential_state[0]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  m_b2d/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.815     1.942    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  m_b2d/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.091     1.555    m_b2d/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 acf_data_to_send_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.094%)  route 0.178ns (48.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  acf_data_to_send_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  acf_data_to_send_reg[26]/Q
                         net (fo=1, routed)           0.178     1.762    acf_data_to_send_reg_n_0_[26]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  tx_data_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    p_0_in[2]
    SLICE_X14Y63         FDRE                                         r  tx_data_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.828     1.956    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  tx_data_byte_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     1.598    tx_data_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_tx_inst/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  uart_tx_inst/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_tx_inst/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.155     1.739    uart_tx_inst/rightshiftreg_reg_n_0_[0]
    SLICE_X13Y65         FDSE                                         r  uart_tx_inst/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.827     1.955    uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDSE                                         r  uart_tx_inst/TxD_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X13Y65         FDSE (Hold_fdse_C_D)         0.070     1.527    uart_tx_inst/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y22    acf_inst/acf_out_lag0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y27    acf_inst/acf_out_lag1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y23    acf_inst/acf_out_lag2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y28    acf_inst/acf_out_lag3_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24    acf_inst/acf_out_lag4_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y29    acf_inst/acf_out_lag5_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y25    acf_inst/acf_out_lag6_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y30    acf_inst/acf_out_lag7_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y71   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y74   FSM_onehot_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 4.487ns (39.408%)  route 6.900ns (60.592%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          1.362     1.818    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.942 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     2.962    segment1/XLXI_49/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.152     3.114 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.517     7.632    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    11.387 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.387    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.150ns  (logic 4.466ns (40.049%)  route 6.685ns (59.951%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          1.362     1.818    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.942 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     2.970    segment1/XLXI_49/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.146     3.116 r  segment1/XLXI_49/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.294     7.411    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    11.150 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.150    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 4.233ns (39.416%)  route 6.506ns (60.584%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          1.362     1.818    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.942 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     2.970    segment1/XLXI_49/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124     3.094 r  segment1/XLXI_49/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.116     7.210    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.740 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.740    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.613ns  (logic 4.239ns (39.943%)  route 6.374ns (60.057%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          1.362     1.818    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.942 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     2.962    segment1/XLXI_49/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124     3.086 r  segment1/XLXI_49/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.991     7.078    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.613 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.613    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.600ns  (logic 4.208ns (39.703%)  route 6.391ns (60.297%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          1.362     1.818    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.942 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.684     2.625    segment1/XLXI_49/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  segment1/XLXI_49/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.346     7.095    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.600 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.600    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.592ns  (logic 4.451ns (42.018%)  route 6.142ns (57.982%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          1.362     1.818    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.942 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.684     2.625    segment1/XLXI_49/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.153     2.778 r  segment1/XLXI_49/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.096     6.875    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    10.592 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.592    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 4.224ns (40.848%)  route 6.117ns (59.152%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=11, routed)          0.880     1.336    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.460 f  segment1/XLXI_49/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.012     2.472    segment1/XLXI_49/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.124     2.596 r  segment1/XLXI_49/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.224     6.821    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.341 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.341    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 4.311ns (45.040%)  route 5.260ns (54.960%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          0.850     1.306    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.154     1.460 r  segment1/XLXI_49/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.410     5.870    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.701     9.570 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.570    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 4.323ns (48.021%)  route 4.680ns (51.979%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          0.850     1.306    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.154     1.460 r  segment1/XLXI_49/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.829     5.290    dp_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.713     9.003 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.003    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 4.337ns (49.087%)  route 4.498ns (50.913%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          0.845     1.301    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X48Y75         LUT3 (Prop_lut3_I2_O)        0.150     1.451 r  segment1/XLXI_49/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.653     5.104    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     8.835 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.835    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment1/XLXI_49/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.042     0.380 r  segment1/XLXI_49/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    segment1/XLXI_49/Q[2]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  segment1/XLXI_49/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment1/XLXI_49/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X48Y75         LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  segment1/XLXI_49/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    segment1/XLXI_49/Q[1]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  segment1/XLXI_49/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment1/XLXI_49/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.815%)  route 0.259ns (58.185%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=11, routed)          0.259     0.400    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  segment1/XLXI_49/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    segment1/XLXI_49/Q[0]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  segment1/XLXI_49/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.431ns (50.120%)  route 1.424ns (49.880%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.191     0.319    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X48Y75         LUT3 (Prop_lut3_I2_O)        0.099     0.418 r  segment1/XLXI_49/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.233     1.651    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.855 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.855    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.427ns (48.873%)  route 1.493ns (51.127%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.185     0.313    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.099     0.412 r  segment1/XLXI_49/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.308     1.720    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.920 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.920    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.517ns (51.318%)  route 1.439ns (48.682%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.185     0.313    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X48Y75         LUT3 (Prop_lut3_I1_O)        0.098     0.411 r  segment1/XLXI_49/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.254     1.665    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     2.956 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.956    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.503ns (49.688%)  route 1.522ns (50.312%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.191     0.319    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.099     0.418 r  segment1/XLXI_49/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.331     1.749    dp_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.276     3.026 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.026    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.271ns  (logic 1.491ns (45.570%)  route 1.781ns (54.430%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.191     0.319    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.099     0.418 r  segment1/XLXI_49/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.590     2.008    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.264     3.271 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.271    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.329ns  (logic 1.463ns (43.950%)  route 1.866ns (56.050%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.398     0.526    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X46Y76         LUT5 (Prop_lut5_I1_O)        0.099     0.625 r  segment1/XLXI_49/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.467     2.093    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.329 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.329    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.457ns (43.270%)  route 1.910ns (56.730%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=12, routed)          0.399     0.527    segment1/XLXI_49/Q_reg_n_0_[2]
    SLICE_X46Y76         LUT5 (Prop_lut5_I1_O)        0.099     0.626 r  segment1/XLXI_49/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.511     2.137    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.367 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.367    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 4.487ns (41.090%)  route 6.434ns (58.910%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sseg_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  sseg_data_reg[12]/Q
                         net (fo=2, routed)           1.087     6.600    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.830     7.553    segment1/XLXI_49/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.152     7.705 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.517    12.222    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    15.978 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.978    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 4.470ns (41.810%)  route 6.221ns (58.190%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sseg_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  sseg_data_reg[12]/Q
                         net (fo=2, routed)           1.087     6.600    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.840     7.563    segment1/XLXI_49/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.150     7.713 r  segment1/XLXI_49/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.294    12.007    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    15.747 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.747    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 4.208ns (40.663%)  route 6.141ns (59.337%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.538     5.059    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 r  sseg_data_reg[11]/Q
                         net (fo=1, routed)           0.797     6.312    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_13
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.436 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     7.434    segment1/XLXI_49/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  segment1/XLXI_49/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.346    11.904    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.408 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.408    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 4.451ns (43.035%)  route 5.891ns (56.965%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.538     5.059    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 r  sseg_data_reg[11]/Q
                         net (fo=1, routed)           0.797     6.312    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_13
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.436 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     7.434    segment1/XLXI_49/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.153     7.587 r  segment1/XLXI_49/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.096    11.683    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    15.401 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.401    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.276ns  (logic 4.233ns (41.196%)  route 6.042ns (58.804%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sseg_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  sseg_data_reg[12]/Q
                         net (fo=2, routed)           1.087     6.600    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.840     7.563    segment1/XLXI_49/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.687 r  segment1/XLXI_49/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.116    11.803    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.332 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.332    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.257ns  (logic 4.224ns (41.179%)  route 6.034ns (58.821%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.538     5.059    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  sseg_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.515 f  sseg_data_reg[11]/Q
                         net (fo=1, routed)           0.797     6.312    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_13
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.436 f  segment1/XLXI_49/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.012     7.448    segment1/XLXI_49/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.572 r  segment1/XLXI_49/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.224    11.796    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.316 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.316    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 4.239ns (41.777%)  route 5.908ns (58.223%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sseg_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  sseg_data_reg[12]/Q
                         net (fo=2, routed)           1.087     6.600    segment1/XLXI_49/seg_OBUF[3]_inst_i_1_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.724 f  segment1/XLXI_49/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.830     7.553    segment1/XLXI_49/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.677 r  segment1/XLXI_49/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.991    11.669    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.204 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.204    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.105ns (48.820%)  route 4.304ns (51.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.543     5.064    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  led_reg[5]/Q
                         net (fo=1, routed)           4.304     9.787    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.686    13.473 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.473    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.127ns  (logic 4.156ns (51.132%)  route 3.972ns (48.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  led_reg[7]/Q
                         net (fo=1, routed)           3.972     9.527    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.678    13.204 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.204    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.155ns (51.887%)  route 3.853ns (48.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  led_reg[6]/Q
                         net (fo=1, routed)           3.853     9.408    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.677    13.085 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.085    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.389ns (63.379%)  route 0.803ns (36.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.553     1.436    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  led_reg[13]/Q
                         net (fo=1, routed)           0.803     2.367    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.261     3.629 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.629    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.432ns (62.861%)  route 0.846ns (37.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  led_reg[1]/Q
                         net (fo=1, routed)           0.846     2.437    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.721 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.721    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.380ns (59.324%)  route 0.947ns (40.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  led_reg[14]/Q
                         net (fo=1, routed)           0.947     2.554    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.770 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.770    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.366ns (58.015%)  route 0.989ns (41.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  led_reg[2]/Q
                         net (fo=1, routed)           0.989     2.599    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.801 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.801    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.369ns (57.096%)  route 1.029ns (42.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  led_reg[8]/Q
                         net (fo=1, routed)           1.029     2.640    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.845 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.845    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.360ns (56.449%)  route 1.049ns (43.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_reg[12]/Q
                         net (fo=1, routed)           1.049     2.628    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.847 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.847    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.374ns (56.668%)  route 1.051ns (43.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  led_reg[3]/Q
                         net (fo=1, routed)           1.051     2.661    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.871 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.871    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/TxD_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.360ns (55.712%)  route 1.081ns (44.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDSE                                         r  uart_tx_inst/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  uart_tx_inst/TxD_reg/Q
                         net (fo=1, routed)           1.081     2.665    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.884 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     3.884    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.390ns (56.882%)  route 1.054ns (43.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  led_reg[10]/Q
                         net (fo=1, routed)           1.054     2.661    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.887 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.887    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.363ns (54.268%)  route 1.149ns (45.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_reg[15]/Q
                         net (fo=1, routed)           1.149     2.727    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.950 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.950    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag7_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.441ns (18.026%)  route 6.555ns (81.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.555     7.996    acf_inst/reset_IBUF
    DSP48_X0Y30          DSP48E1                                      r  acf_inst/acf_out_lag7_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515     4.856    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  acf_inst/acf_out_lag7_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag5_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.828ns  (logic 1.441ns (18.413%)  route 6.386ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.386     7.828    acf_inst/reset_IBUF
    DSP48_X0Y29          DSP48E1                                      r  acf_inst/acf_out_lag5_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515     4.856    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y29          DSP48E1                                      r  acf_inst/acf_out_lag5_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag7_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 1.441ns (18.481%)  route 6.358ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.358     7.799    acf_inst/reset_IBUF
    DSP48_X0Y30          DSP48E1                                      r  acf_inst/acf_out_lag7_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515     4.856    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  acf_inst/acf_out_lag7_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag3_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.637ns  (logic 1.441ns (18.873%)  route 6.196ns (81.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.196     7.637    acf_inst/reset_IBUF
    DSP48_X0Y28          DSP48E1                                      r  acf_inst/acf_out_lag3_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.518     4.859    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  acf_inst/acf_out_lag3_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag5_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.637ns  (logic 1.441ns (18.873%)  route 6.196ns (81.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.196     7.637    acf_inst/reset_IBUF
    DSP48_X0Y29          DSP48E1                                      r  acf_inst/acf_out_lag5_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515     4.856    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y29          DSP48E1                                      r  acf_inst/acf_out_lag5_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag5_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.631ns  (logic 1.441ns (18.888%)  route 6.189ns (81.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.189     7.631    acf_inst/reset_IBUF
    DSP48_X0Y29          DSP48E1                                      r  acf_inst/acf_out_lag5_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515     4.856    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y29          DSP48E1                                      r  acf_inst/acf_out_lag5_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag7_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.552ns  (logic 1.441ns (19.084%)  route 6.111ns (80.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.111     7.552    acf_inst/reset_IBUF
    DSP48_X0Y30          DSP48E1                                      r  acf_inst/acf_out_lag7_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515     4.856    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  acf_inst/acf_out_lag7_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag3_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.441ns (19.259%)  route 6.042ns (80.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          6.042     7.484    acf_inst/reset_IBUF
    DSP48_X0Y28          DSP48E1                                      r  acf_inst/acf_out_lag3_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.518     4.859    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  acf_inst/acf_out_lag3_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag3_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.441ns (19.780%)  route 5.845ns (80.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          5.845     7.287    acf_inst/reset_IBUF
    DSP48_X0Y28          DSP48E1                                      r  acf_inst/acf_out_lag3_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.518     4.859    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y28          DSP48E1                                      r  acf_inst/acf_out_lag3_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            acf_inst/acf_out_lag1_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.441ns (20.119%)  route 5.722ns (79.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=72, routed)          5.722     7.164    acf_inst/reset_IBUF
    DSP48_X0Y27          DSP48E1                                      r  acf_inst/acf_out_lag1_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.520     4.861    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  acf_inst/acf_out_lag1_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[0]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_53
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[10]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_43
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[11]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_42
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[12]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_41
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[13]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_40
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[14]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_39
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[15]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_38
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[16]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_37
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[17]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_36
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK

Slack:                    inf
  Source:                 acf_inst/acf_out_lag0_reg/ACOUT[18]
                            (internal pin)
  Destination:            acf_inst/acf_out_lag2_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  acf_inst/acf_out_lag0_reg/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    acf_inst/acf_out_lag0_reg_n_35
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.646     5.166    acf_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y23          DSP48E1                                      r  acf_inst/acf_out_lag2_reg/CLK





