<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='166' ll='168' type='const SmallVectorImpl&lt;llvm::LiveInterval *&gt; &amp; llvm::LiveIntervalUnion::Query::interferingVRegs() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='165'>// Vector generated by collectInterferingVRegs.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='219' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='220' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='908' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='988' u='c' c='_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalENS1_10MCRegisterENS1_9SlotIndexES5_RNS0_12EvictionCostE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1076' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2532' u='c' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
