Voltageboard settings: [1.15, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 274877644793, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 4	 0	Row	84	 1	97 	 353 	 3.53	1656113688.1920805 
0	0	 4	 1	Row	84	 4	197 	 1221 	 12.21	1656113688.1920805 
0	0	 4	 17	Row	55	 0	113 	 113 	 1.13	1656113688.1920805 
0	0	 4	 0	Col	84	 1	147 	 403 	 4.03	1656113688.1920805 
0	[0;31;40m7[0m	 [0;31;40m5[0m	 61	Row	113	 4	128 	 1152 	 11.52	1656113688.1920805 
0	[0;31;40m10[0m	 4	 1	Row	147	 13	61 	 3389 	 33.89	1656113688.1920805 
0	0	 4	 0	Row	123	 14	103 	 3687 	 36.87	1656113688.1920805 
0	0	 4	 0	Col	123	 14	104 	 3688 	 36.88	1656113688.1920805 
1	0	 4	 0	Row	127	 4	115 	 1139 	 11.39	1656113689.0025578 
1	0	 4	 0	Col	127	 4	114 	 1138 	 11.38	1656113689.0025578 
2	0	 4	 0	Row	131	 2	183 	 695 	 6.95	1656113689.7645237 
2	0	 4	 0	Col	131	 2	182 	 694 	 6.94	1656113689.7645237 
3	0	 4	 0	Row	136	 4	9 	 1033 	 10.33	1656113690.528203 
3	0	 4	 0	Col	136	 4	5 	 1029 	 10.29	1656113690.528203 
4	0	 4	 0	Row	140	 3	102 	 870 	 8.7	1656113691.3067126 
4	0	 4	 0	Col	140	 3	100 	 868 	 8.68	1656113691.3067126 
5	0	 4	 0	Row	144	 3	76 	 844 	 8.44	1656113692.0714066 
5	0	 4	 0	Col	144	 3	66 	 834 	 8.34	1656113692.0714066 
6	0	 4	 0	Row	149	 3	60 	 828 	 8.28	1656113692.8325913 
6	0	 4	 0	Col	148	 3	61 	 829 	 8.29	1656113692.8325913 
7	0	 4	 0	Row	153	 4	79 	 1103 	 11.03	1656113693.6087701 
7	0	 4	 0	Col	153	 4	80 	 1104 	 11.04	1656113693.6087701 
8	0	 4	 0	Row	157	 3	166 	 934 	 9.34	1656113694.373904 
8	0	 4	 0	Col	157	 3	151 	 919 	 9.19	1656113694.373904 
9	0	 4	 0	Row	161	 3	115 	 883 	 8.83	1656113695.1385927 
9	0	 4	 0	Col	161	 3	111 	 879 	 8.79	1656113695.1385927 
10	0	 4	 0	Row	166	 3	107 	 875 	 8.75	1656113695.9193633 
10	0	 4	 0	Col	166	 3	105 	 873 	 8.73	1656113695.9193633 
11	0	 4	 0	Row	170	 3	46 	 814 	 8.14	1656113696.6833768 
11	0	 4	 0	Col	170	 3	46 	 814 	 8.14	1656113696.6833768 
12	0	 4	 0	Row	174	 2	223 	 735 	 7.35	1656113697.4433541 
12	0	 4	 0	Col	174	 2	223 	 735 	 7.35	1656113697.4433541 
13	0	 4	 0	Row	179	 2	209 	 721 	 7.21	1656113698.217904 
13	0	 4	 0	Col	179	 2	211 	 723 	 7.23	1656113698.217904 
14	0	 4	 0	Row	183	 3	103 	 871 	 8.71	1656113698.983173 
14	0	 4	 0	Col	183	 3	102 	 870 	 8.7	1656113698.983173 
15	0	 4	 0	Row	187	 2	58 	 570 	 5.7	1656113699.7643042 
15	0	 4	 0	Col	187	 2	58 	 570 	 5.7	1656113699.7643042 
16	0	 4	 0	Row	192	 2	168 	 680 	 6.8	1656113700.5271928 
16	0	 4	 0	Col	191	 2	168 	 680 	 6.8	1656113700.5271928 
17	0	 4	 0	Row	196	 2	161 	 673 	 6.73	1656113701.290119 
17	0	 4	 0	Col	196	 2	157 	 669 	 6.69	1656113701.290119 
18	0	 4	 0	Row	200	 2	95 	 607 	 6.07	1656113702.0656738 
18	0	 4	 0	Col	200	 2	96 	 608 	 6.08	1656113702.0656738 
19	0	 4	 0	Row	205	 2	37 	 549 	 5.49	1656113702.8261406 
19	0	 4	 0	Col	204	 2	36 	 548 	 5.48	1656113702.8261406 
20	0	 4	 0	Row	209	 4	19 	 1043 	 10.43	1656113703.602458 
20	0	 4	 0	Col	209	 4	21 	 1045 	 10.45	1656113703.602458 
