
mcustm32f405_can_loopback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004010  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  080041a0  080041a0  000141a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043e4  080043e4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080043e4  080043e4  000143e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043ec  080043ec  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043ec  080043ec  000143ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043f0  080043f0  000143f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080043f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000224  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000028c  2000028c  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00009bb5  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001931  00000000  00000000  00029c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000008c0  00000000  00000000  0002b5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000006a1  00000000  00000000  0002be88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001f78e  00000000  00000000  0002c529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00009737  00000000  00000000  0004bcb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bc0cc  00000000  00000000  000553ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002b34  00000000  00000000  001114bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00113ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004188 	.word	0x08004188

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004188 	.word	0x08004188

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char *ptr, int len) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	2b01      	cmp	r3, #1
 800057c:	d002      	beq.n	8000584 <_write+0x18>
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	2b02      	cmp	r3, #2
 8000582:	d111      	bne.n	80005a8 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	b29a      	uxth	r2, r3
 8000588:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800058c:	68b9      	ldr	r1, [r7, #8]
 800058e:	4809      	ldr	r0, [pc, #36]	; (80005b4 <_write+0x48>)
 8000590:	f002 faca 	bl	8002b28 <HAL_UART_Transmit>
 8000594:	4603      	mov	r3, r0
 8000596:	75fb      	strb	r3, [r7, #23]
        if (hstatus == HAL_OK)
 8000598:	7dfb      	ldrb	r3, [r7, #23]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d101      	bne.n	80005a2 <_write+0x36>
            return len;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	e004      	b.n	80005ac <_write+0x40>
        else
            return -1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005a6:	e001      	b.n	80005ac <_write+0x40>
    }
    return -1;
 80005a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3718      	adds	r7, #24
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	200000ac 	.word	0x200000ac

080005b8 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_TxMailbox0CompleteCallback");
 80005c0:	4804      	ldr	r0, [pc, #16]	; (80005d4 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 80005c2:	f002 ff2f 	bl	8003424 <iprintf>
 80005c6:	200a      	movs	r0, #10
 80005c8:	f002 ff3e 	bl	8003448 <putchar>
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	080041a0 	.word	0x080041a0

080005d8 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_TxMailbox1CompleteCallback");
 80005e0:	4804      	ldr	r0, [pc, #16]	; (80005f4 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 80005e2:	f002 ff1f 	bl	8003424 <iprintf>
 80005e6:	200a      	movs	r0, #10
 80005e8:	f002 ff2e 	bl	8003448 <putchar>
}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	080041c4 	.word	0x080041c4

080005f8 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_TxMailbox2CompleteCallback");
 8000600:	4804      	ldr	r0, [pc, #16]	; (8000614 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 8000602:	f002 ff0f 	bl	8003424 <iprintf>
 8000606:	200a      	movs	r0, #10
 8000608:	f002 ff1e 	bl	8003448 <putchar>
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	080041e8 	.word	0x080041e8

08000618 <HAL_CAN_TxMailbox0AbortCallback>:

void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_TxMailbox0AbortCallback");
 8000620:	4804      	ldr	r0, [pc, #16]	; (8000634 <HAL_CAN_TxMailbox0AbortCallback+0x1c>)
 8000622:	f002 feff 	bl	8003424 <iprintf>
 8000626:	200a      	movs	r0, #10
 8000628:	f002 ff0e 	bl	8003448 <putchar>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	0800420c 	.word	0x0800420c

08000638 <HAL_CAN_TxMailbox1AbortCallback>:

void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_TxMailbox1AbortCallback");
 8000640:	4804      	ldr	r0, [pc, #16]	; (8000654 <HAL_CAN_TxMailbox1AbortCallback+0x1c>)
 8000642:	f002 feef 	bl	8003424 <iprintf>
 8000646:	200a      	movs	r0, #10
 8000648:	f002 fefe 	bl	8003448 <putchar>
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	0800422c 	.word	0x0800422c

08000658 <HAL_CAN_TxMailbox2AbortCallback>:

void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_TxMailbox2AbortCallback");
 8000660:	4804      	ldr	r0, [pc, #16]	; (8000674 <HAL_CAN_TxMailbox2AbortCallback+0x1c>)
 8000662:	f002 fedf 	bl	8003424 <iprintf>
 8000666:	200a      	movs	r0, #10
 8000668:	f002 feee 	bl	8003448 <putchar>
}
 800066c:	bf00      	nop
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	0800424c 	.word	0x0800424c

08000678 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_RxFifo0MsgPendingCallback");
 8000680:	4811      	ldr	r0, [pc, #68]	; (80006c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000682:	f002 fecf 	bl	8003424 <iprintf>
 8000686:	200a      	movs	r0, #10
 8000688:	f002 fede 	bl	8003448 <putchar>
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800068e:	4a10      	ldr	r2, [pc, #64]	; (80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000690:	2100      	movs	r1, #0
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f000 ff80 	bl	8001598 <HAL_CAN_GetRxMessage>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d10a      	bne.n	80006b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
        DBG("Got message - id = 0x%04lx len = 0x%lx", RxHeader.StdId, RxHeader.DLC);
 800069e:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a0b      	ldr	r2, [pc, #44]	; (80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80006a4:	6912      	ldr	r2, [r2, #16]
 80006a6:	4619      	mov	r1, r3
 80006a8:	480a      	ldr	r0, [pc, #40]	; (80006d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80006aa:	f002 febb 	bl	8003424 <iprintf>
 80006ae:	200a      	movs	r0, #10
 80006b0:	f002 feca 	bl	8003448 <putchar>
    }
    count++;
 80006b4:	4b08      	ldr	r3, [pc, #32]	; (80006d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	3301      	adds	r3, #1
 80006ba:	b2da      	uxtb	r2, r3
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80006be:	701a      	strb	r2, [r3, #0]
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	0800426c 	.word	0x0800426c
 80006cc:	2000012c 	.word	0x2000012c
 80006d0:	2000010c 	.word	0x2000010c
 80006d4:	08004290 	.word	0x08004290
 80006d8:	20000134 	.word	0x20000134

080006dc <HAL_CAN_RxFifo0FullCallback>:

void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_RxFifo0FullCallback");
 80006e4:	4804      	ldr	r0, [pc, #16]	; (80006f8 <HAL_CAN_RxFifo0FullCallback+0x1c>)
 80006e6:	f002 fe9d 	bl	8003424 <iprintf>
 80006ea:	200a      	movs	r0, #10
 80006ec:	f002 feac 	bl	8003448 <putchar>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	080042b8 	.word	0x080042b8

080006fc <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_RxFifo1MsgPendingCallback");
 8000704:	4804      	ldr	r0, [pc, #16]	; (8000718 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c>)
 8000706:	f002 fe8d 	bl	8003424 <iprintf>
 800070a:	200a      	movs	r0, #10
 800070c:	f002 fe9c 	bl	8003448 <putchar>
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	080042d4 	.word	0x080042d4

0800071c <HAL_CAN_RxFifo1FullCallback>:

void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_RxFifo1FullCallback");
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <HAL_CAN_RxFifo1FullCallback+0x1c>)
 8000726:	f002 fe7d 	bl	8003424 <iprintf>
 800072a:	200a      	movs	r0, #10
 800072c:	f002 fe8c 	bl	8003448 <putchar>
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	080042f8 	.word	0x080042f8

0800073c <HAL_CAN_SleepCallback>:

void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_SleepCallback");
 8000744:	4804      	ldr	r0, [pc, #16]	; (8000758 <HAL_CAN_SleepCallback+0x1c>)
 8000746:	f002 fe6d 	bl	8003424 <iprintf>
 800074a:	200a      	movs	r0, #10
 800074c:	f002 fe7c 	bl	8003448 <putchar>
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	08004314 	.word	0x08004314

0800075c <HAL_CAN_WakeUpFromRxMsgCallback>:

void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_WakeUpFromRxMsgCallback");
 8000764:	4804      	ldr	r0, [pc, #16]	; (8000778 <HAL_CAN_WakeUpFromRxMsgCallback+0x1c>)
 8000766:	f002 fe5d 	bl	8003424 <iprintf>
 800076a:	200a      	movs	r0, #10
 800076c:	f002 fe6c 	bl	8003448 <putchar>
}
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	0800432c 	.word	0x0800432c

0800077c <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
    DBG("HAL_CAN_ErrorCallback");
 8000784:	4804      	ldr	r0, [pc, #16]	; (8000798 <HAL_CAN_ErrorCallback+0x1c>)
 8000786:	f002 fe4d 	bl	8003424 <iprintf>
 800078a:	200a      	movs	r0, #10
 800078c:	f002 fe5c 	bl	8003448 <putchar>
}
 8000790:	bf00      	nop
 8000792:	3708      	adds	r7, #8
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	0800434c 	.word	0x0800434c

0800079c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08e      	sub	sp, #56	; 0x38
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a2:	f000 fb97 	bl	8000ed4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a6:	f000 f877 	bl	8000898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007aa:	f000 f93f 	bl	8000a2c <MX_GPIO_Init>
  MX_CAN1_Init();
 80007ae:	f000 f8dd 	bl	800096c <MX_CAN1_Init>
  MX_USART1_UART_Init();
 80007b2:	f000 f911 	bl	80009d8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

    DBG("\n\n\n\n\n---------------------\nCAN Loopback Starting");
 80007b6:	4832      	ldr	r0, [pc, #200]	; (8000880 <main+0xe4>)
 80007b8:	f002 fe34 	bl	8003424 <iprintf>
 80007bc:	200a      	movs	r0, #10
 80007be:	f002 fe43 	bl	8003448 <putchar>

    CAN_FilterTypeDef canfilterconfig;

    canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80007c2:	2301      	movs	r3, #1
 80007c4:	62bb      	str	r3, [r7, #40]	; 0x28
    canfilterconfig.FilterBank = 10;  // anything between 0 to SlaveStartFilterBank
 80007c6:	230a      	movs	r3, #10
 80007c8:	61fb      	str	r3, [r7, #28]
    canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
    //canfilterconfig.FilterIdHigh = 0x103<<5;
    canfilterconfig.FilterIdHigh = 0x0000;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
    canfilterconfig.FilterIdLow = 0x0000;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
    //canfilterconfig.FilterMaskIdHigh = 0x1<<13;
    canfilterconfig.FilterMaskIdHigh = 0x0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	613b      	str	r3, [r7, #16]
    canfilterconfig.FilterMaskIdLow = 0x0000;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]
    canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80007de:	2300      	movs	r3, #0
 80007e0:	623b      	str	r3, [r7, #32]
    canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80007e2:	2301      	movs	r3, #1
 80007e4:	627b      	str	r3, [r7, #36]	; 0x24
    canfilterconfig.SlaveStartFilterBank = 13;  // 13 to 27 are assigned to slave CAN (CAN 2) OR 0 to 12 are assgned to CAN1
 80007e6:	230d      	movs	r3, #13
 80007e8:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80007ea:	f107 0308 	add.w	r3, r7, #8
 80007ee:	4619      	mov	r1, r3
 80007f0:	4824      	ldr	r0, [pc, #144]	; (8000884 <main+0xe8>)
 80007f2:	f000 fcdd 	bl	80011b0 <HAL_CAN_ConfigFilter>

    HAL_CAN_Start(&hcan1);
 80007f6:	4823      	ldr	r0, [pc, #140]	; (8000884 <main+0xe8>)
 80007f8:	f000 fdba 	bl	8001370 <HAL_CAN_Start>

    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN | CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_RX_FIFO1_FULL | CAN_IT_RX_FIFO1_OVERRUN | CAN_IT_WAKEUP | CAN_IT_SLEEP_ACK | CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR);
 80007fc:	4922      	ldr	r1, [pc, #136]	; (8000888 <main+0xec>)
 80007fe:	4821      	ldr	r0, [pc, #132]	; (8000884 <main+0xe8>)
 8000800:	f000 ffec 	bl	80017dc <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    uint32_t now = 0, last_blink = 0, last_tx = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	2300      	movs	r3, #0
 800080a:	637b      	str	r3, [r7, #52]	; 0x34
 800080c:	2300      	movs	r3, #0
 800080e:	633b      	str	r3, [r7, #48]	; 0x30

    while (1) {

        now = HAL_GetTick();
 8000810:	f000 fbc6 	bl	8000fa0 <HAL_GetTick>
 8000814:	4603      	mov	r3, r0
 8000816:	607b      	str	r3, [r7, #4]

        if (now - last_tx >= 100) {
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	2b63      	cmp	r3, #99	; 0x63
 8000820:	d91f      	bls.n	8000862 <main+0xc6>

            TxHeader.DLC = 4;
 8000822:	4b1a      	ldr	r3, [pc, #104]	; (800088c <main+0xf0>)
 8000824:	2204      	movs	r2, #4
 8000826:	611a      	str	r2, [r3, #16]
            TxHeader.ExtId = 0;
 8000828:	4b18      	ldr	r3, [pc, #96]	; (800088c <main+0xf0>)
 800082a:	2200      	movs	r2, #0
 800082c:	605a      	str	r2, [r3, #4]
            TxHeader.IDE = CAN_ID_STD;
 800082e:	4b17      	ldr	r3, [pc, #92]	; (800088c <main+0xf0>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
            TxHeader.RTR = CAN_RTR_DATA;
 8000834:	4b15      	ldr	r3, [pc, #84]	; (800088c <main+0xf0>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
            TxHeader.StdId = 0x101;
 800083a:	4b14      	ldr	r3, [pc, #80]	; (800088c <main+0xf0>)
 800083c:	f240 1201 	movw	r2, #257	; 0x101
 8000840:	601a      	str	r2, [r3, #0]
            TxHeader.TransmitGlobalTime = DISABLE;
 8000842:	4b12      	ldr	r3, [pc, #72]	; (800088c <main+0xf0>)
 8000844:	2200      	movs	r2, #0
 8000846:	751a      	strb	r2, [r3, #20]
//            TxData[0] = 0x01;
//            TxData[1] = 0x02;
//            TxData[2] = 0x03;
//            TxData[3] = 0x04;

            if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, (uint8_t *)&now, &TxMailbox) != HAL_OK)
 8000848:	1d3a      	adds	r2, r7, #4
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <main+0xf4>)
 800084c:	490f      	ldr	r1, [pc, #60]	; (800088c <main+0xf0>)
 800084e:	480d      	ldr	r0, [pc, #52]	; (8000884 <main+0xe8>)
 8000850:	f000 fdd2 	bl	80013f8 <HAL_CAN_AddTxMessage>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <main+0xc2>
            {
                Error_Handler();
 800085a:	f000 f947 	bl	8000aec <Error_Handler>
            }

            last_tx = now;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	633b      	str	r3, [r7, #48]	; 0x30
        }

        if (now - last_blink >= 500) {
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800086c:	d3d0      	bcc.n	8000810 <main+0x74>

            HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800086e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000872:	4808      	ldr	r0, [pc, #32]	; (8000894 <main+0xf8>)
 8000874:	f001 fc57 	bl	8002126 <HAL_GPIO_TogglePin>

            last_blink = now;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	637b      	str	r3, [r7, #52]	; 0x34
        now = HAL_GetTick();
 800087c:	e7c8      	b.n	8000810 <main+0x74>
 800087e:	bf00      	nop
 8000880:	08004364 	.word	0x08004364
 8000884:	20000084 	.word	0x20000084
 8000888:	00038f7f 	.word	0x00038f7f
 800088c:	200000f4 	.word	0x200000f4
 8000890:	20000128 	.word	0x20000128
 8000894:	40020800 	.word	0x40020800

08000898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b094      	sub	sp, #80	; 0x50
 800089c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	f107 0320 	add.w	r3, r7, #32
 80008a2:	2230      	movs	r2, #48	; 0x30
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f002 fe19 	bl	80034de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	4b28      	ldr	r3, [pc, #160]	; (8000964 <SystemClock_Config+0xcc>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c4:	4a27      	ldr	r2, [pc, #156]	; (8000964 <SystemClock_Config+0xcc>)
 80008c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ca:	6413      	str	r3, [r2, #64]	; 0x40
 80008cc:	4b25      	ldr	r3, [pc, #148]	; (8000964 <SystemClock_Config+0xcc>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	4b22      	ldr	r3, [pc, #136]	; (8000968 <SystemClock_Config+0xd0>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a21      	ldr	r2, [pc, #132]	; (8000968 <SystemClock_Config+0xd0>)
 80008e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4b1f      	ldr	r3, [pc, #124]	; (8000968 <SystemClock_Config+0xd0>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008f4:	2301      	movs	r3, #1
 80008f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fe:	2302      	movs	r3, #2
 8000900:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000902:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000906:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000908:	2308      	movs	r3, #8
 800090a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800090c:	23a8      	movs	r3, #168	; 0xa8
 800090e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000910:	2302      	movs	r3, #2
 8000912:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000914:	2304      	movs	r3, #4
 8000916:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000918:	f107 0320 	add.w	r3, r7, #32
 800091c:	4618      	mov	r0, r3
 800091e:	f001 fc1d 	bl	800215c <HAL_RCC_OscConfig>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000928:	f000 f8e0 	bl	8000aec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092c:	230f      	movs	r3, #15
 800092e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000930:	2302      	movs	r3, #2
 8000932:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000938:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800093c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800093e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000942:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000944:	f107 030c 	add.w	r3, r7, #12
 8000948:	2105      	movs	r1, #5
 800094a:	4618      	mov	r0, r3
 800094c:	f001 fe7e 	bl	800264c <HAL_RCC_ClockConfig>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000956:	f000 f8c9 	bl	8000aec <Error_Handler>
  }
}
 800095a:	bf00      	nop
 800095c:	3750      	adds	r7, #80	; 0x50
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40023800 	.word	0x40023800
 8000968:	40007000 	.word	0x40007000

0800096c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_CAN1_Init+0x64>)
 8000972:	4a18      	ldr	r2, [pc, #96]	; (80009d4 <MX_CAN1_Init+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 8000976:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <MX_CAN1_Init+0x64>)
 8000978:	2215      	movs	r2, #21
 800097a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_CAN1_Init+0x64>)
 800097e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000982:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <MX_CAN1_Init+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_CAN1_Init+0x64>)
 800098c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000990:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000992:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_CAN1_Init+0x64>)
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000998:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <MX_CAN1_Init+0x64>)
 800099a:	2200      	movs	r2, #0
 800099c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800099e:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <MX_CAN1_Init+0x64>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80009a4:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <MX_CAN1_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <MX_CAN1_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <MX_CAN1_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_CAN1_Init+0x64>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80009bc:	4804      	ldr	r0, [pc, #16]	; (80009d0 <MX_CAN1_Init+0x64>)
 80009be:	f000 fafb 	bl	8000fb8 <HAL_CAN_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80009c8:	f000 f890 	bl	8000aec <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000084 	.word	0x20000084
 80009d4:	40006400 	.word	0x40006400

080009d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009de:	4a12      	ldr	r2, [pc, #72]	; (8000a28 <MX_USART1_UART_Init+0x50>)
 80009e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80009e2:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009e4:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80009e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009fc:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009fe:	220c      	movs	r2, #12
 8000a00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <MX_USART1_UART_Init+0x4c>)
 8000a10:	f002 f83a 	bl	8002a88 <HAL_UART_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a1a:	f000 f867 	bl	8000aec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200000ac 	.word	0x200000ac
 8000a28:	40011000 	.word	0x40011000

08000a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08a      	sub	sp, #40	; 0x28
 8000a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	4b27      	ldr	r3, [pc, #156]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	4a26      	ldr	r2, [pc, #152]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a4c:	f043 0304 	orr.w	r3, r3, #4
 8000a50:	6313      	str	r3, [r2, #48]	; 0x30
 8000a52:	4b24      	ldr	r3, [pc, #144]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	f003 0304 	and.w	r3, r3, #4
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	4b20      	ldr	r3, [pc, #128]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a1f      	ldr	r2, [pc, #124]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b1d      	ldr	r3, [pc, #116]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	4b19      	ldr	r3, [pc, #100]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a18      	ldr	r2, [pc, #96]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b16      	ldr	r3, [pc, #88]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	4a11      	ldr	r2, [pc, #68]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000aa0:	f043 0302 	orr.w	r3, r3, #2
 8000aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa6:	4b0f      	ldr	r3, [pc, #60]	; (8000ae4 <MX_GPIO_Init+0xb8>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	f003 0302 	and.w	r3, r3, #2
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab8:	480b      	ldr	r0, [pc, #44]	; (8000ae8 <MX_GPIO_Init+0xbc>)
 8000aba:	f001 fb1b 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000abe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000ac4:	2311      	movs	r3, #17
 8000ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <MX_GPIO_Init+0xbc>)
 8000ad8:	f001 f970 	bl	8001dbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000adc:	bf00      	nop
 8000ade:	3728      	adds	r7, #40	; 0x28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020800 	.word	0x40020800

08000aec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8000af4:	e7fe      	b.n	8000af4 <Error_Handler+0x8>
	...

08000af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b06:	4a0f      	ldr	r2, [pc, #60]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b0e:	4b0d      	ldr	r3, [pc, #52]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	603b      	str	r3, [r7, #0]
 8000b1e:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	4a08      	ldr	r2, [pc, #32]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b28:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2a:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40023800 	.word	0x40023800

08000b48 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	; 0x28
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a29      	ldr	r2, [pc, #164]	; (8000c0c <HAL_CAN_MspInit+0xc4>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d14c      	bne.n	8000c04 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	613b      	str	r3, [r7, #16]
 8000b6e:	4b28      	ldr	r3, [pc, #160]	; (8000c10 <HAL_CAN_MspInit+0xc8>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	4a27      	ldr	r2, [pc, #156]	; (8000c10 <HAL_CAN_MspInit+0xc8>)
 8000b74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b78:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7a:	4b25      	ldr	r3, [pc, #148]	; (8000c10 <HAL_CAN_MspInit+0xc8>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	4b21      	ldr	r3, [pc, #132]	; (8000c10 <HAL_CAN_MspInit+0xc8>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a20      	ldr	r2, [pc, #128]	; (8000c10 <HAL_CAN_MspInit+0xc8>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b1e      	ldr	r3, [pc, #120]	; (8000c10 <HAL_CAN_MspInit+0xc8>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000ba2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000bb4:	2309      	movs	r3, #9
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4815      	ldr	r0, [pc, #84]	; (8000c14 <HAL_CAN_MspInit+0xcc>)
 8000bc0:	f001 f8fc 	bl	8001dbc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	2013      	movs	r0, #19
 8000bca:	f001 f8c0 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000bce:	2013      	movs	r0, #19
 8000bd0:	f001 f8d9 	bl	8001d86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	2014      	movs	r0, #20
 8000bda:	f001 f8b8 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000bde:	2014      	movs	r0, #20
 8000be0:	f001 f8d1 	bl	8001d86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2100      	movs	r1, #0
 8000be8:	2015      	movs	r0, #21
 8000bea:	f001 f8b0 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000bee:	2015      	movs	r0, #21
 8000bf0:	f001 f8c9 	bl	8001d86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	2016      	movs	r0, #22
 8000bfa:	f001 f8a8 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000bfe:	2016      	movs	r0, #22
 8000c00:	f001 f8c1 	bl	8001d86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000c04:	bf00      	nop
 8000c06:	3728      	adds	r7, #40	; 0x28
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40006400 	.word	0x40006400
 8000c10:	40023800 	.word	0x40023800
 8000c14:	40020000 	.word	0x40020000

08000c18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08a      	sub	sp, #40	; 0x28
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a19      	ldr	r2, [pc, #100]	; (8000c9c <HAL_UART_MspInit+0x84>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d12c      	bne.n	8000c94 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c42:	4a17      	ldr	r2, [pc, #92]	; (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c44:	f043 0310 	orr.w	r3, r3, #16
 8000c48:	6453      	str	r3, [r2, #68]	; 0x44
 8000c4a:	4b15      	ldr	r3, [pc, #84]	; (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4e:	f003 0310 	and.w	r3, r3, #16
 8000c52:	613b      	str	r3, [r7, #16]
 8000c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	4b11      	ldr	r3, [pc, #68]	; (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a10      	ldr	r2, [pc, #64]	; (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_UART_MspInit+0x88>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c72:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c80:	2303      	movs	r3, #3
 8000c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c84:	2307      	movs	r3, #7
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4805      	ldr	r0, [pc, #20]	; (8000ca4 <HAL_UART_MspInit+0x8c>)
 8000c90:	f001 f894 	bl	8001dbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000c94:	bf00      	nop
 8000c96:	3728      	adds	r7, #40	; 0x28
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40011000 	.word	0x40011000
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cac:	e7fe      	b.n	8000cac <NMI_Handler+0x4>

08000cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <HardFault_Handler+0x4>

08000cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <MemManage_Handler+0x4>

08000cba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbe:	e7fe      	b.n	8000cbe <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf4:	f000 f940 	bl	8000f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d00:	4802      	ldr	r0, [pc, #8]	; (8000d0c <CAN1_TX_IRQHandler+0x10>)
 8000d02:	f000 fd91 	bl	8001828 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000084 	.word	0x20000084

08000d10 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d14:	4802      	ldr	r0, [pc, #8]	; (8000d20 <CAN1_RX0_IRQHandler+0x10>)
 8000d16:	f000 fd87 	bl	8001828 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000084 	.word	0x20000084

08000d24 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <CAN1_RX1_IRQHandler+0x10>)
 8000d2a:	f000 fd7d 	bl	8001828 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000084 	.word	0x20000084

08000d38 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d3c:	4802      	ldr	r0, [pc, #8]	; (8000d48 <CAN1_SCE_IRQHandler+0x10>)
 8000d3e:	f000 fd73 	bl	8001828 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000084 	.word	0x20000084

08000d4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
 8000d5c:	e00a      	b.n	8000d74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d5e:	f3af 8000 	nop.w
 8000d62:	4601      	mov	r1, r0
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	1c5a      	adds	r2, r3, #1
 8000d68:	60ba      	str	r2, [r7, #8]
 8000d6a:	b2ca      	uxtb	r2, r1
 8000d6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	3301      	adds	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
 8000d74:	697a      	ldr	r2, [r7, #20]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	dbf0      	blt.n	8000d5e <_read+0x12>
  }

  return len;
 8000d7c:	687b      	ldr	r3, [r7, #4]
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3718      	adds	r7, #24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d86:	b480      	push	{r7}
 8000d88:	b083      	sub	sp, #12
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b083      	sub	sp, #12
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dae:	605a      	str	r2, [r3, #4]
  return 0;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <_isatty>:

int _isatty(int file)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3714      	adds	r7, #20
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
	...

08000df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df8:	4a14      	ldr	r2, [pc, #80]	; (8000e4c <_sbrk+0x5c>)
 8000dfa:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <_sbrk+0x60>)
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <_sbrk+0x64>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d102      	bne.n	8000e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <_sbrk+0x64>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	; (8000e58 <_sbrk+0x68>)
 8000e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e12:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d207      	bcs.n	8000e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e20:	f002 fbac 	bl	800357c <__errno>
 8000e24:	4603      	mov	r3, r0
 8000e26:	220c      	movs	r2, #12
 8000e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e2e:	e009      	b.n	8000e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <_sbrk+0x64>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e36:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <_sbrk+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <_sbrk+0x64>)
 8000e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e42:	68fb      	ldr	r3, [r7, #12]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20020000 	.word	0x20020000
 8000e50:	00000400 	.word	0x00000400
 8000e54:	20000138 	.word	0x20000138
 8000e58:	20000290 	.word	0x20000290

08000e5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <SystemInit+0x20>)
 8000e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <SystemInit+0x20>)
 8000e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eb8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e84:	f7ff ffea 	bl	8000e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e88:	480c      	ldr	r0, [pc, #48]	; (8000ebc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e8a:	490d      	ldr	r1, [pc, #52]	; (8000ec0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ec4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e90:	e002      	b.n	8000e98 <LoopCopyDataInit>

08000e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e96:	3304      	adds	r3, #4

08000e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e9c:	d3f9      	bcc.n	8000e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ea0:	4c0a      	ldr	r4, [pc, #40]	; (8000ecc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea4:	e001      	b.n	8000eaa <LoopFillZerobss>

08000ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea8:	3204      	adds	r2, #4

08000eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eac:	d3fb      	bcc.n	8000ea6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000eae:	f002 fb6b 	bl	8003588 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eb2:	f7ff fc73 	bl	800079c <main>
  bx  lr    
 8000eb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000eb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ec4:	080043f4 	.word	0x080043f4
  ldr r2, =_sbss
 8000ec8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ecc:	2000028c 	.word	0x2000028c

08000ed0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ed0:	e7fe      	b.n	8000ed0 <ADC_IRQHandler>
	...

08000ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <HAL_Init+0x40>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0d      	ldr	r2, [pc, #52]	; (8000f14 <HAL_Init+0x40>)
 8000ede:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ee2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0a      	ldr	r2, [pc, #40]	; (8000f14 <HAL_Init+0x40>)
 8000eea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a07      	ldr	r2, [pc, #28]	; (8000f14 <HAL_Init+0x40>)
 8000ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000efc:	2003      	movs	r0, #3
 8000efe:	f000 ff1b 	bl	8001d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f02:	200f      	movs	r0, #15
 8000f04:	f000 f808 	bl	8000f18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f08:	f7ff fdf6 	bl	8000af8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40023c00 	.word	0x40023c00

08000f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_InitTick+0x54>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <HAL_InitTick+0x58>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 ff33 	bl	8001da2 <HAL_SYSTICK_Config>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00e      	b.n	8000f64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b0f      	cmp	r3, #15
 8000f4a:	d80a      	bhi.n	8000f62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f54:	f000 fefb 	bl	8001d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f58:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <HAL_InitTick+0x5c>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	e000      	b.n	8000f64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000004 	.word	0x20000004

08000f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <HAL_IncTick+0x20>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <HAL_IncTick+0x24>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <HAL_IncTick+0x24>)
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000008 	.word	0x20000008
 8000f9c:	2000013c 	.word	0x2000013c

08000fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <HAL_GetTick+0x14>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	2000013c 	.word	0x2000013c

08000fb8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e0ed      	b.n	80011a6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d102      	bne.n	8000fdc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff fdb6 	bl	8000b48 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f042 0201 	orr.w	r2, r2, #1
 8000fea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fec:	f7ff ffd8 	bl	8000fa0 <HAL_GetTick>
 8000ff0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ff2:	e012      	b.n	800101a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ff4:	f7ff ffd4 	bl	8000fa0 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b0a      	cmp	r3, #10
 8001000:	d90b      	bls.n	800101a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001006:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2205      	movs	r2, #5
 8001012:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e0c5      	b.n	80011a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0e5      	beq.n	8000ff4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f022 0202 	bic.w	r2, r2, #2
 8001036:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001038:	f7ff ffb2 	bl	8000fa0 <HAL_GetTick>
 800103c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800103e:	e012      	b.n	8001066 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001040:	f7ff ffae 	bl	8000fa0 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b0a      	cmp	r3, #10
 800104c:	d90b      	bls.n	8001066 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001052:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2205      	movs	r2, #5
 800105e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e09f      	b.n	80011a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d1e5      	bne.n	8001040 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	7e1b      	ldrb	r3, [r3, #24]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d108      	bne.n	800108e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	e007      	b.n	800109e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800109c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	7e5b      	ldrb	r3, [r3, #25]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d108      	bne.n	80010b8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	e007      	b.n	80010c8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	7e9b      	ldrb	r3, [r3, #26]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d108      	bne.n	80010e2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f042 0220 	orr.w	r2, r2, #32
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	e007      	b.n	80010f2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 0220 	bic.w	r2, r2, #32
 80010f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	7edb      	ldrb	r3, [r3, #27]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d108      	bne.n	800110c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f022 0210 	bic.w	r2, r2, #16
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	e007      	b.n	800111c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f042 0210 	orr.w	r2, r2, #16
 800111a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7f1b      	ldrb	r3, [r3, #28]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d108      	bne.n	8001136 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f042 0208 	orr.w	r2, r2, #8
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	e007      	b.n	8001146 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f022 0208 	bic.w	r2, r2, #8
 8001144:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	7f5b      	ldrb	r3, [r3, #29]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d108      	bne.n	8001160 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f042 0204 	orr.w	r2, r2, #4
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	e007      	b.n	8001170 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f022 0204 	bic.w	r2, r2, #4
 800116e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	431a      	orrs	r2, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	431a      	orrs	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	ea42 0103 	orr.w	r1, r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	1e5a      	subs	r2, r3, #1
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	430a      	orrs	r2, r1
 8001194:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2201      	movs	r2, #1
 80011a0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b087      	sub	sp, #28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011c6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80011c8:	7cfb      	ldrb	r3, [r7, #19]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d003      	beq.n	80011d6 <HAL_CAN_ConfigFilter+0x26>
 80011ce:	7cfb      	ldrb	r3, [r7, #19]
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	f040 80be 	bne.w	8001352 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80011d6:	4b65      	ldr	r3, [pc, #404]	; (800136c <HAL_CAN_ConfigFilter+0x1bc>)
 80011d8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011e0:	f043 0201 	orr.w	r2, r3, #1
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011f0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	431a      	orrs	r2, r3
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	f003 031f 	and.w	r3, r3, #31
 8001216:	2201      	movs	r2, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	43db      	mvns	r3, r3
 8001228:	401a      	ands	r2, r3
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d123      	bne.n	8001280 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	43db      	mvns	r3, r3
 8001242:	401a      	ands	r2, r3
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800125a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3248      	adds	r2, #72	; 0x48
 8001260:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001274:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001276:	6979      	ldr	r1, [r7, #20]
 8001278:	3348      	adds	r3, #72	; 0x48
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	440b      	add	r3, r1
 800127e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d122      	bne.n	80012ce <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	431a      	orrs	r2, r3
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012a4:	683a      	ldr	r2, [r7, #0]
 80012a6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012a8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	3248      	adds	r2, #72	; 0x48
 80012ae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012c2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012c4:	6979      	ldr	r1, [r7, #20]
 80012c6:	3348      	adds	r3, #72	; 0x48
 80012c8:	00db      	lsls	r3, r3, #3
 80012ca:	440b      	add	r3, r1
 80012cc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d109      	bne.n	80012ea <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	43db      	mvns	r3, r3
 80012e0:	401a      	ands	r2, r3
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80012e8:	e007      	b.n	80012fa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	431a      	orrs	r2, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d109      	bne.n	8001316 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	43db      	mvns	r3, r3
 800130c:	401a      	ands	r2, r3
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001314:	e007      	b.n	8001326 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	431a      	orrs	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d107      	bne.n	800133e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	431a      	orrs	r2, r3
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001344:	f023 0201 	bic.w	r2, r3, #1
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	e006      	b.n	8001360 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001356:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
  }
}
 8001360:	4618      	mov	r0, r3
 8001362:	371c      	adds	r7, #28
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	40006400 	.word	0x40006400

08001370 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b01      	cmp	r3, #1
 8001382:	d12e      	bne.n	80013e2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2202      	movs	r2, #2
 8001388:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f022 0201 	bic.w	r2, r2, #1
 800139a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800139c:	f7ff fe00 	bl	8000fa0 <HAL_GetTick>
 80013a0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013a2:	e012      	b.n	80013ca <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013a4:	f7ff fdfc 	bl	8000fa0 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b0a      	cmp	r3, #10
 80013b0:	d90b      	bls.n	80013ca <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2205      	movs	r2, #5
 80013c2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e012      	b.n	80013f0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 0301 	and.w	r3, r3, #1
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1e5      	bne.n	80013a4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	e006      	b.n	80013f0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
  }
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b089      	sub	sp, #36	; 0x24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
 8001404:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800140c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001416:	7ffb      	ldrb	r3, [r7, #31]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d003      	beq.n	8001424 <HAL_CAN_AddTxMessage+0x2c>
 800141c:	7ffb      	ldrb	r3, [r7, #31]
 800141e:	2b02      	cmp	r3, #2
 8001420:	f040 80ad 	bne.w	800157e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d10a      	bne.n	8001444 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001434:	2b00      	cmp	r3, #0
 8001436:	d105      	bne.n	8001444 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800143e:	2b00      	cmp	r3, #0
 8001440:	f000 8095 	beq.w	800156e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	0e1b      	lsrs	r3, r3, #24
 8001448:	f003 0303 	and.w	r3, r3, #3
 800144c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800144e:	2201      	movs	r2, #1
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	409a      	lsls	r2, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d10d      	bne.n	800147c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800146a:	68f9      	ldr	r1, [r7, #12]
 800146c:	6809      	ldr	r1, [r1, #0]
 800146e:	431a      	orrs	r2, r3
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	3318      	adds	r3, #24
 8001474:	011b      	lsls	r3, r3, #4
 8001476:	440b      	add	r3, r1
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	e00f      	b.n	800149c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001486:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800148c:	68f9      	ldr	r1, [r7, #12]
 800148e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001490:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3318      	adds	r3, #24
 8001496:	011b      	lsls	r3, r3, #4
 8001498:	440b      	add	r3, r1
 800149a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6819      	ldr	r1, [r3, #0]
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	691a      	ldr	r2, [r3, #16]
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3318      	adds	r3, #24
 80014a8:	011b      	lsls	r3, r3, #4
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	7d1b      	ldrb	r3, [r3, #20]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d111      	bne.n	80014dc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	3318      	adds	r3, #24
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	4413      	add	r3, r2
 80014c4:	3304      	adds	r3, #4
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	6811      	ldr	r1, [r2, #0]
 80014cc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	3318      	adds	r3, #24
 80014d4:	011b      	lsls	r3, r3, #4
 80014d6:	440b      	add	r3, r1
 80014d8:	3304      	adds	r3, #4
 80014da:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3307      	adds	r3, #7
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	061a      	lsls	r2, r3, #24
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3306      	adds	r3, #6
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	041b      	lsls	r3, r3, #16
 80014ec:	431a      	orrs	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3305      	adds	r3, #5
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	021b      	lsls	r3, r3, #8
 80014f6:	4313      	orrs	r3, r2
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	3204      	adds	r2, #4
 80014fc:	7812      	ldrb	r2, [r2, #0]
 80014fe:	4610      	mov	r0, r2
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	6811      	ldr	r1, [r2, #0]
 8001504:	ea43 0200 	orr.w	r2, r3, r0
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	011b      	lsls	r3, r3, #4
 800150c:	440b      	add	r3, r1
 800150e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001512:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3303      	adds	r3, #3
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	061a      	lsls	r2, r3, #24
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3302      	adds	r3, #2
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	041b      	lsls	r3, r3, #16
 8001524:	431a      	orrs	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3301      	adds	r3, #1
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	021b      	lsls	r3, r3, #8
 800152e:	4313      	orrs	r3, r2
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	7812      	ldrb	r2, [r2, #0]
 8001534:	4610      	mov	r0, r2
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	6811      	ldr	r1, [r2, #0]
 800153a:	ea43 0200 	orr.w	r2, r3, r0
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	011b      	lsls	r3, r3, #4
 8001542:	440b      	add	r3, r1
 8001544:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001548:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	3318      	adds	r3, #24
 8001552:	011b      	lsls	r3, r3, #4
 8001554:	4413      	add	r3, r2
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	6811      	ldr	r1, [r2, #0]
 800155c:	f043 0201 	orr.w	r2, r3, #1
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	3318      	adds	r3, #24
 8001564:	011b      	lsls	r3, r3, #4
 8001566:	440b      	add	r3, r1
 8001568:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	e00e      	b.n	800158c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e006      	b.n	800158c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001582:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
  }
}
 800158c:	4618      	mov	r0, r3
 800158e:	3724      	adds	r7, #36	; 0x24
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001598:	b480      	push	{r7}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015ac:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80015ae:	7dfb      	ldrb	r3, [r7, #23]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d003      	beq.n	80015bc <HAL_CAN_GetRxMessage+0x24>
 80015b4:	7dfb      	ldrb	r3, [r7, #23]
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	f040 8103 	bne.w	80017c2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d10e      	bne.n	80015e0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d116      	bne.n	80015fe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e0f7      	b.n	80017d0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	f003 0303 	and.w	r3, r3, #3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d107      	bne.n	80015fe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e0e8      	b.n	80017d0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	331b      	adds	r3, #27
 8001606:	011b      	lsls	r3, r3, #4
 8001608:	4413      	add	r3, r2
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0204 	and.w	r2, r3, #4
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d10c      	bne.n	8001636 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	331b      	adds	r3, #27
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	4413      	add	r3, r2
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	0d5b      	lsrs	r3, r3, #21
 800162c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	e00b      	b.n	800164e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	331b      	adds	r3, #27
 800163e:	011b      	lsls	r3, r3, #4
 8001640:	4413      	add	r3, r2
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	08db      	lsrs	r3, r3, #3
 8001646:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	331b      	adds	r3, #27
 8001656:	011b      	lsls	r3, r3, #4
 8001658:	4413      	add	r3, r2
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0202 	and.w	r2, r3, #2
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	331b      	adds	r3, #27
 800166c:	011b      	lsls	r3, r3, #4
 800166e:	4413      	add	r3, r2
 8001670:	3304      	adds	r3, #4
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0308 	and.w	r3, r3, #8
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2208      	movs	r2, #8
 8001680:	611a      	str	r2, [r3, #16]
 8001682:	e00b      	b.n	800169c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	331b      	adds	r3, #27
 800168c:	011b      	lsls	r3, r3, #4
 800168e:	4413      	add	r3, r2
 8001690:	3304      	adds	r3, #4
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 020f 	and.w	r2, r3, #15
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	331b      	adds	r3, #27
 80016a4:	011b      	lsls	r3, r3, #4
 80016a6:	4413      	add	r3, r2
 80016a8:	3304      	adds	r3, #4
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0a1b      	lsrs	r3, r3, #8
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	331b      	adds	r3, #27
 80016bc:	011b      	lsls	r3, r3, #4
 80016be:	4413      	add	r3, r2
 80016c0:	3304      	adds	r3, #4
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	0c1b      	lsrs	r3, r3, #16
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	4413      	add	r3, r2
 80016d6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	011b      	lsls	r3, r3, #4
 80016ea:	4413      	add	r3, r2
 80016ec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	0a1a      	lsrs	r2, r3, #8
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	3301      	adds	r3, #1
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	011b      	lsls	r3, r3, #4
 8001704:	4413      	add	r3, r2
 8001706:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	0c1a      	lsrs	r2, r3, #16
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	3302      	adds	r3, #2
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	4413      	add	r3, r2
 8001720:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	0e1a      	lsrs	r2, r3, #24
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	3303      	adds	r3, #3
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	011b      	lsls	r3, r3, #4
 8001738:	4413      	add	r3, r2
 800173a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	3304      	adds	r3, #4
 8001744:	b2d2      	uxtb	r2, r2
 8001746:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	4413      	add	r3, r2
 8001752:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	0a1a      	lsrs	r2, r3, #8
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	3305      	adds	r3, #5
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	4413      	add	r3, r2
 800176c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	0c1a      	lsrs	r2, r3, #16
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	3306      	adds	r3, #6
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	011b      	lsls	r3, r3, #4
 8001784:	4413      	add	r3, r2
 8001786:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	0e1a      	lsrs	r2, r3, #24
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	3307      	adds	r3, #7
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d108      	bne.n	80017ae <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f042 0220 	orr.w	r2, r2, #32
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	e007      	b.n	80017be <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	691a      	ldr	r2, [r3, #16]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f042 0220 	orr.w	r2, r2, #32
 80017bc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80017be:	2300      	movs	r3, #0
 80017c0:	e006      	b.n	80017d0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
  }
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	371c      	adds	r7, #28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ec:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d002      	beq.n	80017fa <HAL_CAN_ActivateNotification+0x1e>
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d109      	bne.n	800180e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6959      	ldr	r1, [r3, #20]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	430a      	orrs	r2, r1
 8001808:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	e006      	b.n	800181c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
  }
}
 800181c:	4618      	mov	r0, r3
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001830:	2300      	movs	r3, #0
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001864:	6a3b      	ldr	r3, [r7, #32]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b00      	cmp	r3, #0
 800186c:	d07c      	beq.n	8001968 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	2b00      	cmp	r3, #0
 8001876:	d023      	beq.n	80018c0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2201      	movs	r2, #1
 800187e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7fe fe94 	bl	80005b8 <HAL_CAN_TxMailbox0CompleteCallback>
 8001890:	e016      	b.n	80018c0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	f003 0304 	and.w	r3, r3, #4
 8001898:	2b00      	cmp	r3, #0
 800189a:	d004      	beq.n	80018a6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
 80018a4:	e00c      	b.n	80018c0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	f003 0308 	and.w	r3, r3, #8
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d004      	beq.n	80018ba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80018b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
 80018b8:	e002      	b.n	80018c0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7fe feac 	bl	8000618 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d024      	beq.n	8001914 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7fe fe7a 	bl	80005d8 <HAL_CAN_TxMailbox1CompleteCallback>
 80018e4:	e016      	b.n	8001914 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018f6:	627b      	str	r3, [r7, #36]	; 0x24
 80018f8:	e00c      	b.n	8001914 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001900:	2b00      	cmp	r3, #0
 8001902:	d004      	beq.n	800190e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001906:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
 800190c:	e002      	b.n	8001914 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7fe fe92 	bl	8000638 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d024      	beq.n	8001968 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001926:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7fe fe60 	bl	80005f8 <HAL_CAN_TxMailbox2CompleteCallback>
 8001938:	e016      	b.n	8001968 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d004      	beq.n	800194e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001946:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
 800194c:	e00c      	b.n	8001968 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d004      	beq.n	8001962 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
 8001960:	e002      	b.n	8001968 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7fe fe78 	bl	8000658 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001968:	6a3b      	ldr	r3, [r7, #32]
 800196a:	f003 0308 	and.w	r3, r3, #8
 800196e:	2b00      	cmp	r3, #0
 8001970:	d00c      	beq.n	800198c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f003 0310 	and.w	r3, r3, #16
 8001978:	2b00      	cmp	r3, #0
 800197a:	d007      	beq.n	800198c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001982:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2210      	movs	r2, #16
 800198a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	f003 0304 	and.w	r3, r3, #4
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00b      	beq.n	80019ae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f003 0308 	and.w	r3, r3, #8
 800199c:	2b00      	cmp	r3, #0
 800199e:	d006      	beq.n	80019ae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2208      	movs	r2, #8
 80019a6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7fe fe97 	bl	80006dc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d009      	beq.n	80019cc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d002      	beq.n	80019cc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7fe fe56 	bl	8000678 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80019cc:	6a3b      	ldr	r3, [r7, #32]
 80019ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00c      	beq.n	80019f0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d007      	beq.n	80019f0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80019e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2210      	movs	r2, #16
 80019ee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80019f0:	6a3b      	ldr	r3, [r7, #32]
 80019f2:	f003 0320 	and.w	r3, r3, #32
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	f003 0308 	and.w	r3, r3, #8
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2208      	movs	r2, #8
 8001a0a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7fe fe85 	bl	800071c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001a12:	6a3b      	ldr	r3, [r7, #32]
 8001a14:	f003 0310 	and.w	r3, r3, #16
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d009      	beq.n	8001a30 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	691b      	ldr	r3, [r3, #16]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d002      	beq.n	8001a30 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7fe fe66 	bl	80006fc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001a30:	6a3b      	ldr	r3, [r7, #32]
 8001a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d00b      	beq.n	8001a52 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d006      	beq.n	8001a52 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2210      	movs	r2, #16
 8001a4a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7fe fe75 	bl	800073c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001a52:	6a3b      	ldr	r3, [r7, #32]
 8001a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d00b      	beq.n	8001a74 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2208      	movs	r2, #8
 8001a6c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7fe fe74 	bl	800075c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001a74:	6a3b      	ldr	r3, [r7, #32]
 8001a76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d07b      	beq.n	8001b76 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d072      	beq.n	8001b6e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d008      	beq.n	8001aa4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001aa4:	6a3b      	ldr	r3, [r7, #32]
 8001aa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d008      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aba:	f043 0302 	orr.w	r3, r3, #2
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ac0:	6a3b      	ldr	r3, [r7, #32]
 8001ac2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d008      	beq.n	8001adc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad6:	f043 0304 	orr.w	r3, r3, #4
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d043      	beq.n	8001b6e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d03e      	beq.n	8001b6e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001af6:	2b60      	cmp	r3, #96	; 0x60
 8001af8:	d02b      	beq.n	8001b52 <HAL_CAN_IRQHandler+0x32a>
 8001afa:	2b60      	cmp	r3, #96	; 0x60
 8001afc:	d82e      	bhi.n	8001b5c <HAL_CAN_IRQHandler+0x334>
 8001afe:	2b50      	cmp	r3, #80	; 0x50
 8001b00:	d022      	beq.n	8001b48 <HAL_CAN_IRQHandler+0x320>
 8001b02:	2b50      	cmp	r3, #80	; 0x50
 8001b04:	d82a      	bhi.n	8001b5c <HAL_CAN_IRQHandler+0x334>
 8001b06:	2b40      	cmp	r3, #64	; 0x40
 8001b08:	d019      	beq.n	8001b3e <HAL_CAN_IRQHandler+0x316>
 8001b0a:	2b40      	cmp	r3, #64	; 0x40
 8001b0c:	d826      	bhi.n	8001b5c <HAL_CAN_IRQHandler+0x334>
 8001b0e:	2b30      	cmp	r3, #48	; 0x30
 8001b10:	d010      	beq.n	8001b34 <HAL_CAN_IRQHandler+0x30c>
 8001b12:	2b30      	cmp	r3, #48	; 0x30
 8001b14:	d822      	bhi.n	8001b5c <HAL_CAN_IRQHandler+0x334>
 8001b16:	2b10      	cmp	r3, #16
 8001b18:	d002      	beq.n	8001b20 <HAL_CAN_IRQHandler+0x2f8>
 8001b1a:	2b20      	cmp	r3, #32
 8001b1c:	d005      	beq.n	8001b2a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001b1e:	e01d      	b.n	8001b5c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	f043 0308 	orr.w	r3, r3, #8
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b28:	e019      	b.n	8001b5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2c:	f043 0310 	orr.w	r3, r3, #16
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b32:	e014      	b.n	8001b5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b36:	f043 0320 	orr.w	r3, r3, #32
 8001b3a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b3c:	e00f      	b.n	8001b5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b46:	e00a      	b.n	8001b5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b50:	e005      	b.n	8001b5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b5a:	e000      	b.n	8001b5e <HAL_CAN_IRQHandler+0x336>
            break;
 8001b5c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	699a      	ldr	r2, [r3, #24]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001b6c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2204      	movs	r2, #4
 8001b74:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d008      	beq.n	8001b8e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	431a      	orrs	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7fe fdf7 	bl	800077c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001b8e:	bf00      	nop
 8001b90:	3728      	adds	r7, #40	; 0x28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bca:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	60d3      	str	r3, [r2, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	f003 0307 	and.w	r3, r3, #7
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0b      	blt.n	8001c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	4907      	ldr	r1, [pc, #28]	; (8001c34 <__NVIC_EnableIRQ+0x38>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100

08001c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	6039      	str	r1, [r7, #0]
 8001c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	db0a      	blt.n	8001c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	490c      	ldr	r1, [pc, #48]	; (8001c84 <__NVIC_SetPriority+0x4c>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	0112      	lsls	r2, r2, #4
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c60:	e00a      	b.n	8001c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4908      	ldr	r1, [pc, #32]	; (8001c88 <__NVIC_SetPriority+0x50>)
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	3b04      	subs	r3, #4
 8001c70:	0112      	lsls	r2, r2, #4
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	440b      	add	r3, r1
 8001c76:	761a      	strb	r2, [r3, #24]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000e100 	.word	0xe000e100
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	; 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	bf28      	it	cs
 8001caa:	2304      	movcs	r3, #4
 8001cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d902      	bls.n	8001cbc <NVIC_EncodePriority+0x30>
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3b03      	subs	r3, #3
 8001cba:	e000      	b.n	8001cbe <NVIC_EncodePriority+0x32>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	43d9      	mvns	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce4:	4313      	orrs	r3, r2
         );
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3724      	adds	r7, #36	; 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d04:	d301      	bcc.n	8001d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d06:	2301      	movs	r3, #1
 8001d08:	e00f      	b.n	8001d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <SysTick_Config+0x40>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d12:	210f      	movs	r1, #15
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d18:	f7ff ff8e 	bl	8001c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d1c:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <SysTick_Config+0x40>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d22:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <SysTick_Config+0x40>)
 8001d24:	2207      	movs	r2, #7
 8001d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	e000e010 	.word	0xe000e010

08001d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ff29 	bl	8001b98 <__NVIC_SetPriorityGrouping>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
 8001d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d60:	f7ff ff3e 	bl	8001be0 <__NVIC_GetPriorityGrouping>
 8001d64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	68b9      	ldr	r1, [r7, #8]
 8001d6a:	6978      	ldr	r0, [r7, #20]
 8001d6c:	f7ff ff8e 	bl	8001c8c <NVIC_EncodePriority>
 8001d70:	4602      	mov	r2, r0
 8001d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d76:	4611      	mov	r1, r2
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff ff5d 	bl	8001c38 <__NVIC_SetPriority>
}
 8001d7e:	bf00      	nop
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff31 	bl	8001bfc <__NVIC_EnableIRQ>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ffa2 	bl	8001cf4 <SysTick_Config>
 8001db0:	4603      	mov	r3, r0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b089      	sub	sp, #36	; 0x24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
 8001dd6:	e16b      	b.n	80020b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001dd8:	2201      	movs	r2, #1
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	f040 815a 	bne.w	80020aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 0303 	and.w	r3, r3, #3
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d005      	beq.n	8001e0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d130      	bne.n	8001e70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	2203      	movs	r2, #3
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4013      	ands	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	68da      	ldr	r2, [r3, #12]
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e44:	2201      	movs	r2, #1
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	091b      	lsrs	r3, r3, #4
 8001e5a:	f003 0201 	and.w	r2, r3, #1
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d017      	beq.n	8001eac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	2203      	movs	r2, #3
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	4013      	ands	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d123      	bne.n	8001f00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	08da      	lsrs	r2, r3, #3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3208      	adds	r2, #8
 8001ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f003 0307 	and.w	r3, r3, #7
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	220f      	movs	r2, #15
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	691a      	ldr	r2, [r3, #16]
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	08da      	lsrs	r2, r3, #3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3208      	adds	r2, #8
 8001efa:	69b9      	ldr	r1, [r7, #24]
 8001efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	2203      	movs	r2, #3
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0203 	and.w	r2, r3, #3
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 80b4 	beq.w	80020aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	4b60      	ldr	r3, [pc, #384]	; (80020c8 <HAL_GPIO_Init+0x30c>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	4a5f      	ldr	r2, [pc, #380]	; (80020c8 <HAL_GPIO_Init+0x30c>)
 8001f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f50:	6453      	str	r3, [r2, #68]	; 0x44
 8001f52:	4b5d      	ldr	r3, [pc, #372]	; (80020c8 <HAL_GPIO_Init+0x30c>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f5e:	4a5b      	ldr	r2, [pc, #364]	; (80020cc <HAL_GPIO_Init+0x310>)
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	089b      	lsrs	r3, r3, #2
 8001f64:	3302      	adds	r3, #2
 8001f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	220f      	movs	r2, #15
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a52      	ldr	r2, [pc, #328]	; (80020d0 <HAL_GPIO_Init+0x314>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d02b      	beq.n	8001fe2 <HAL_GPIO_Init+0x226>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a51      	ldr	r2, [pc, #324]	; (80020d4 <HAL_GPIO_Init+0x318>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d025      	beq.n	8001fde <HAL_GPIO_Init+0x222>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a50      	ldr	r2, [pc, #320]	; (80020d8 <HAL_GPIO_Init+0x31c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d01f      	beq.n	8001fda <HAL_GPIO_Init+0x21e>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a4f      	ldr	r2, [pc, #316]	; (80020dc <HAL_GPIO_Init+0x320>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d019      	beq.n	8001fd6 <HAL_GPIO_Init+0x21a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a4e      	ldr	r2, [pc, #312]	; (80020e0 <HAL_GPIO_Init+0x324>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d013      	beq.n	8001fd2 <HAL_GPIO_Init+0x216>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a4d      	ldr	r2, [pc, #308]	; (80020e4 <HAL_GPIO_Init+0x328>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d00d      	beq.n	8001fce <HAL_GPIO_Init+0x212>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a4c      	ldr	r2, [pc, #304]	; (80020e8 <HAL_GPIO_Init+0x32c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d007      	beq.n	8001fca <HAL_GPIO_Init+0x20e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a4b      	ldr	r2, [pc, #300]	; (80020ec <HAL_GPIO_Init+0x330>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d101      	bne.n	8001fc6 <HAL_GPIO_Init+0x20a>
 8001fc2:	2307      	movs	r3, #7
 8001fc4:	e00e      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fc6:	2308      	movs	r3, #8
 8001fc8:	e00c      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fca:	2306      	movs	r3, #6
 8001fcc:	e00a      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fce:	2305      	movs	r3, #5
 8001fd0:	e008      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	e006      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e004      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e002      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_GPIO_Init+0x228>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	69fa      	ldr	r2, [r7, #28]
 8001fe6:	f002 0203 	and.w	r2, r2, #3
 8001fea:	0092      	lsls	r2, r2, #2
 8001fec:	4093      	lsls	r3, r2
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ff4:	4935      	ldr	r1, [pc, #212]	; (80020cc <HAL_GPIO_Init+0x310>)
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	089b      	lsrs	r3, r3, #2
 8001ffa:	3302      	adds	r3, #2
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002002:	4b3b      	ldr	r3, [pc, #236]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	43db      	mvns	r3, r3
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	4013      	ands	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002026:	4a32      	ldr	r2, [pc, #200]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800202c:	4b30      	ldr	r3, [pc, #192]	; (80020f0 <HAL_GPIO_Init+0x334>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	43db      	mvns	r3, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4013      	ands	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d003      	beq.n	8002050 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002050:	4a27      	ldr	r2, [pc, #156]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002056:	4b26      	ldr	r3, [pc, #152]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	43db      	mvns	r3, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4013      	ands	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800207a:	4a1d      	ldr	r2, [pc, #116]	; (80020f0 <HAL_GPIO_Init+0x334>)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002080:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020a4:	4a12      	ldr	r2, [pc, #72]	; (80020f0 <HAL_GPIO_Init+0x334>)
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	3301      	adds	r3, #1
 80020ae:	61fb      	str	r3, [r7, #28]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	2b0f      	cmp	r3, #15
 80020b4:	f67f ae90 	bls.w	8001dd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020b8:	bf00      	nop
 80020ba:	bf00      	nop
 80020bc:	3724      	adds	r7, #36	; 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40013800 	.word	0x40013800
 80020d0:	40020000 	.word	0x40020000
 80020d4:	40020400 	.word	0x40020400
 80020d8:	40020800 	.word	0x40020800
 80020dc:	40020c00 	.word	0x40020c00
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40021400 	.word	0x40021400
 80020e8:	40021800 	.word	0x40021800
 80020ec:	40021c00 	.word	0x40021c00
 80020f0:	40013c00 	.word	0x40013c00

080020f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
 8002100:	4613      	mov	r3, r2
 8002102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002104:	787b      	ldrb	r3, [r7, #1]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002110:	e003      	b.n	800211a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002112:	887b      	ldrh	r3, [r7, #2]
 8002114:	041a      	lsls	r2, r3, #16
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	619a      	str	r2, [r3, #24]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002126:	b480      	push	{r7}
 8002128:	b085      	sub	sp, #20
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	460b      	mov	r3, r1
 8002130:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002138:	887a      	ldrh	r2, [r7, #2]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4013      	ands	r3, r2
 800213e:	041a      	lsls	r2, r3, #16
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	43d9      	mvns	r1, r3
 8002144:	887b      	ldrh	r3, [r7, #2]
 8002146:	400b      	ands	r3, r1
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	619a      	str	r2, [r3, #24]
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e267      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d075      	beq.n	8002266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800217a:	4b88      	ldr	r3, [pc, #544]	; (800239c <HAL_RCC_OscConfig+0x240>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	2b04      	cmp	r3, #4
 8002184:	d00c      	beq.n	80021a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002186:	4b85      	ldr	r3, [pc, #532]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800218e:	2b08      	cmp	r3, #8
 8002190:	d112      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002192:	4b82      	ldr	r3, [pc, #520]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800219a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800219e:	d10b      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	4b7e      	ldr	r3, [pc, #504]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d05b      	beq.n	8002264 <HAL_RCC_OscConfig+0x108>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d157      	bne.n	8002264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e242      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c0:	d106      	bne.n	80021d0 <HAL_RCC_OscConfig+0x74>
 80021c2:	4b76      	ldr	r3, [pc, #472]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a75      	ldr	r2, [pc, #468]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	e01d      	b.n	800220c <HAL_RCC_OscConfig+0xb0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021d8:	d10c      	bne.n	80021f4 <HAL_RCC_OscConfig+0x98>
 80021da:	4b70      	ldr	r3, [pc, #448]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a6f      	ldr	r2, [pc, #444]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b6d      	ldr	r3, [pc, #436]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a6c      	ldr	r2, [pc, #432]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e00b      	b.n	800220c <HAL_RCC_OscConfig+0xb0>
 80021f4:	4b69      	ldr	r3, [pc, #420]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a68      	ldr	r2, [pc, #416]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80021fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	4b66      	ldr	r3, [pc, #408]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a65      	ldr	r2, [pc, #404]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800220a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d013      	beq.n	800223c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7fe fec4 	bl	8000fa0 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800221c:	f7fe fec0 	bl	8000fa0 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b64      	cmp	r3, #100	; 0x64
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e207      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222e:	4b5b      	ldr	r3, [pc, #364]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0xc0>
 800223a:	e014      	b.n	8002266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7fe feb0 	bl	8000fa0 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002244:	f7fe feac 	bl	8000fa0 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b64      	cmp	r3, #100	; 0x64
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e1f3      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002256:	4b51      	ldr	r3, [pc, #324]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f0      	bne.n	8002244 <HAL_RCC_OscConfig+0xe8>
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d063      	beq.n	800233a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002272:	4b4a      	ldr	r3, [pc, #296]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800227e:	4b47      	ldr	r3, [pc, #284]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002286:	2b08      	cmp	r3, #8
 8002288:	d11c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800228a:	4b44      	ldr	r3, [pc, #272]	; (800239c <HAL_RCC_OscConfig+0x240>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d116      	bne.n	80022c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002296:	4b41      	ldr	r3, [pc, #260]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d005      	beq.n	80022ae <HAL_RCC_OscConfig+0x152>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d001      	beq.n	80022ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e1c7      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ae:	4b3b      	ldr	r3, [pc, #236]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4937      	ldr	r1, [pc, #220]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022c2:	e03a      	b.n	800233a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d020      	beq.n	800230e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022cc:	4b34      	ldr	r3, [pc, #208]	; (80023a0 <HAL_RCC_OscConfig+0x244>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d2:	f7fe fe65 	bl	8000fa0 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022da:	f7fe fe61 	bl	8000fa0 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e1a8      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ec:	4b2b      	ldr	r3, [pc, #172]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f8:	4b28      	ldr	r3, [pc, #160]	; (800239c <HAL_RCC_OscConfig+0x240>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4925      	ldr	r1, [pc, #148]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]
 800230c:	e015      	b.n	800233a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800230e:	4b24      	ldr	r3, [pc, #144]	; (80023a0 <HAL_RCC_OscConfig+0x244>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7fe fe44 	bl	8000fa0 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800231c:	f7fe fe40 	bl	8000fa0 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e187      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232e:	4b1b      	ldr	r3, [pc, #108]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d036      	beq.n	80023b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d016      	beq.n	800237c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <HAL_RCC_OscConfig+0x248>)
 8002350:	2201      	movs	r2, #1
 8002352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002354:	f7fe fe24 	bl	8000fa0 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800235c:	f7fe fe20 	bl	8000fa0 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e167      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800236e:	4b0b      	ldr	r3, [pc, #44]	; (800239c <HAL_RCC_OscConfig+0x240>)
 8002370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x200>
 800237a:	e01b      	b.n	80023b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <HAL_RCC_OscConfig+0x248>)
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002382:	f7fe fe0d 	bl	8000fa0 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002388:	e00e      	b.n	80023a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800238a:	f7fe fe09 	bl	8000fa0 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d907      	bls.n	80023a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e150      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
 800239c:	40023800 	.word	0x40023800
 80023a0:	42470000 	.word	0x42470000
 80023a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a8:	4b88      	ldr	r3, [pc, #544]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80023aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1ea      	bne.n	800238a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 8097 	beq.w	80024f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023c2:	2300      	movs	r3, #0
 80023c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023c6:	4b81      	ldr	r3, [pc, #516]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10f      	bne.n	80023f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	4b7d      	ldr	r3, [pc, #500]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	4a7c      	ldr	r2, [pc, #496]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80023dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023e0:	6413      	str	r3, [r2, #64]	; 0x40
 80023e2:	4b7a      	ldr	r3, [pc, #488]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ee:	2301      	movs	r3, #1
 80023f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f2:	4b77      	ldr	r3, [pc, #476]	; (80025d0 <HAL_RCC_OscConfig+0x474>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d118      	bne.n	8002430 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023fe:	4b74      	ldr	r3, [pc, #464]	; (80025d0 <HAL_RCC_OscConfig+0x474>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a73      	ldr	r2, [pc, #460]	; (80025d0 <HAL_RCC_OscConfig+0x474>)
 8002404:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800240a:	f7fe fdc9 	bl	8000fa0 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002412:	f7fe fdc5 	bl	8000fa0 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e10c      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002424:	4b6a      	ldr	r3, [pc, #424]	; (80025d0 <HAL_RCC_OscConfig+0x474>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d106      	bne.n	8002446 <HAL_RCC_OscConfig+0x2ea>
 8002438:	4b64      	ldr	r3, [pc, #400]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 800243a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800243c:	4a63      	ldr	r2, [pc, #396]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	6713      	str	r3, [r2, #112]	; 0x70
 8002444:	e01c      	b.n	8002480 <HAL_RCC_OscConfig+0x324>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	2b05      	cmp	r3, #5
 800244c:	d10c      	bne.n	8002468 <HAL_RCC_OscConfig+0x30c>
 800244e:	4b5f      	ldr	r3, [pc, #380]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002452:	4a5e      	ldr	r2, [pc, #376]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002454:	f043 0304 	orr.w	r3, r3, #4
 8002458:	6713      	str	r3, [r2, #112]	; 0x70
 800245a:	4b5c      	ldr	r3, [pc, #368]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 800245c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245e:	4a5b      	ldr	r2, [pc, #364]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6713      	str	r3, [r2, #112]	; 0x70
 8002466:	e00b      	b.n	8002480 <HAL_RCC_OscConfig+0x324>
 8002468:	4b58      	ldr	r3, [pc, #352]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 800246a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800246c:	4a57      	ldr	r2, [pc, #348]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 800246e:	f023 0301 	bic.w	r3, r3, #1
 8002472:	6713      	str	r3, [r2, #112]	; 0x70
 8002474:	4b55      	ldr	r3, [pc, #340]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002478:	4a54      	ldr	r2, [pc, #336]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 800247a:	f023 0304 	bic.w	r3, r3, #4
 800247e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d015      	beq.n	80024b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002488:	f7fe fd8a 	bl	8000fa0 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248e:	e00a      	b.n	80024a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7fe fd86 	bl	8000fa0 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f241 3288 	movw	r2, #5000	; 0x1388
 800249e:	4293      	cmp	r3, r2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e0cb      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a6:	4b49      	ldr	r3, [pc, #292]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80024a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0ee      	beq.n	8002490 <HAL_RCC_OscConfig+0x334>
 80024b2:	e014      	b.n	80024de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b4:	f7fe fd74 	bl	8000fa0 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024bc:	f7fe fd70 	bl	8000fa0 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e0b5      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d2:	4b3e      	ldr	r3, [pc, #248]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80024d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1ee      	bne.n	80024bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024de:	7dfb      	ldrb	r3, [r7, #23]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d105      	bne.n	80024f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e4:	4b39      	ldr	r3, [pc, #228]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	4a38      	ldr	r2, [pc, #224]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80024ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80a1 	beq.w	800263c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024fa:	4b34      	ldr	r3, [pc, #208]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
 8002502:	2b08      	cmp	r3, #8
 8002504:	d05c      	beq.n	80025c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d141      	bne.n	8002592 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250e:	4b31      	ldr	r3, [pc, #196]	; (80025d4 <HAL_RCC_OscConfig+0x478>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7fe fd44 	bl	8000fa0 <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800251c:	f7fe fd40 	bl	8000fa0 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e087      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800252e:	4b27      	ldr	r3, [pc, #156]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69da      	ldr	r2, [r3, #28]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002548:	019b      	lsls	r3, r3, #6
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002550:	085b      	lsrs	r3, r3, #1
 8002552:	3b01      	subs	r3, #1
 8002554:	041b      	lsls	r3, r3, #16
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255c:	061b      	lsls	r3, r3, #24
 800255e:	491b      	ldr	r1, [pc, #108]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002560:	4313      	orrs	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002564:	4b1b      	ldr	r3, [pc, #108]	; (80025d4 <HAL_RCC_OscConfig+0x478>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256a:	f7fe fd19 	bl	8000fa0 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002572:	f7fe fd15 	bl	8000fa0 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e05c      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002584:	4b11      	ldr	r3, [pc, #68]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x416>
 8002590:	e054      	b.n	800263c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002592:	4b10      	ldr	r3, [pc, #64]	; (80025d4 <HAL_RCC_OscConfig+0x478>)
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002598:	f7fe fd02 	bl	8000fa0 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a0:	f7fe fcfe 	bl	8000fa0 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e045      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b2:	4b06      	ldr	r3, [pc, #24]	; (80025cc <HAL_RCC_OscConfig+0x470>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f0      	bne.n	80025a0 <HAL_RCC_OscConfig+0x444>
 80025be:	e03d      	b.n	800263c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d107      	bne.n	80025d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e038      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40007000 	.word	0x40007000
 80025d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025d8:	4b1b      	ldr	r3, [pc, #108]	; (8002648 <HAL_RCC_OscConfig+0x4ec>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d028      	beq.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d121      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025fe:	429a      	cmp	r2, r3
 8002600:	d11a      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002608:	4013      	ands	r3, r2
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800260e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002610:	4293      	cmp	r3, r2
 8002612:	d111      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	3b01      	subs	r3, #1
 8002622:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002624:	429a      	cmp	r2, r3
 8002626:	d107      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002632:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002634:	429a      	cmp	r2, r3
 8002636:	d001      	beq.n	800263c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800

0800264c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0cc      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002660:	4b68      	ldr	r3, [pc, #416]	; (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d90c      	bls.n	8002688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266e:	4b65      	ldr	r3, [pc, #404]	; (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002676:	4b63      	ldr	r3, [pc, #396]	; (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d001      	beq.n	8002688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0b8      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d020      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026a0:	4b59      	ldr	r3, [pc, #356]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	4a58      	ldr	r2, [pc, #352]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0308 	and.w	r3, r3, #8
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026b8:	4b53      	ldr	r3, [pc, #332]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	4a52      	ldr	r2, [pc, #328]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026c4:	4b50      	ldr	r3, [pc, #320]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	494d      	ldr	r1, [pc, #308]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d044      	beq.n	800276c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d107      	bne.n	80026fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ea:	4b47      	ldr	r3, [pc, #284]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d119      	bne.n	800272a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e07f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d003      	beq.n	800270a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002706:	2b03      	cmp	r3, #3
 8002708:	d107      	bne.n	800271a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270a:	4b3f      	ldr	r3, [pc, #252]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d109      	bne.n	800272a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e06f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800271a:	4b3b      	ldr	r3, [pc, #236]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e067      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800272a:	4b37      	ldr	r3, [pc, #220]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f023 0203 	bic.w	r2, r3, #3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	4934      	ldr	r1, [pc, #208]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 8002738:	4313      	orrs	r3, r2
 800273a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800273c:	f7fe fc30 	bl	8000fa0 <HAL_GetTick>
 8002740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002742:	e00a      	b.n	800275a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002744:	f7fe fc2c 	bl	8000fa0 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002752:	4293      	cmp	r3, r2
 8002754:	d901      	bls.n	800275a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e04f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275a:	4b2b      	ldr	r3, [pc, #172]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 020c 	and.w	r2, r3, #12
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	429a      	cmp	r2, r3
 800276a:	d1eb      	bne.n	8002744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800276c:	4b25      	ldr	r3, [pc, #148]	; (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	429a      	cmp	r2, r3
 8002778:	d20c      	bcs.n	8002794 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277a:	4b22      	ldr	r3, [pc, #136]	; (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	4b20      	ldr	r3, [pc, #128]	; (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e032      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d008      	beq.n	80027b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027a0:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	4916      	ldr	r1, [pc, #88]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d009      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027be:	4b12      	ldr	r3, [pc, #72]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	490e      	ldr	r1, [pc, #56]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027d2:	f000 f821 	bl	8002818 <HAL_RCC_GetSysClockFreq>
 80027d6:	4602      	mov	r2, r0
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	490a      	ldr	r1, [pc, #40]	; (800280c <HAL_RCC_ClockConfig+0x1c0>)
 80027e4:	5ccb      	ldrb	r3, [r1, r3]
 80027e6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ea:	4a09      	ldr	r2, [pc, #36]	; (8002810 <HAL_RCC_ClockConfig+0x1c4>)
 80027ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <HAL_RCC_ClockConfig+0x1c8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fe fb90 	bl	8000f18 <HAL_InitTick>

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40023c00 	.word	0x40023c00
 8002808:	40023800 	.word	0x40023800
 800280c:	08004398 	.word	0x08004398
 8002810:	20000000 	.word	0x20000000
 8002814:	20000004 	.word	0x20000004

08002818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800281c:	b094      	sub	sp, #80	; 0x50
 800281e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	647b      	str	r3, [r7, #68]	; 0x44
 8002824:	2300      	movs	r3, #0
 8002826:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002828:	2300      	movs	r3, #0
 800282a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002830:	4b79      	ldr	r3, [pc, #484]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 030c 	and.w	r3, r3, #12
 8002838:	2b08      	cmp	r3, #8
 800283a:	d00d      	beq.n	8002858 <HAL_RCC_GetSysClockFreq+0x40>
 800283c:	2b08      	cmp	r3, #8
 800283e:	f200 80e1 	bhi.w	8002a04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <HAL_RCC_GetSysClockFreq+0x34>
 8002846:	2b04      	cmp	r3, #4
 8002848:	d003      	beq.n	8002852 <HAL_RCC_GetSysClockFreq+0x3a>
 800284a:	e0db      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800284c:	4b73      	ldr	r3, [pc, #460]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x204>)
 800284e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002850:	e0db      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002852:	4b72      	ldr	r3, [pc, #456]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x204>)
 8002854:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002856:	e0d8      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002858:	4b6f      	ldr	r3, [pc, #444]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002860:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002862:	4b6d      	ldr	r3, [pc, #436]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d063      	beq.n	8002936 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800286e:	4b6a      	ldr	r3, [pc, #424]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	099b      	lsrs	r3, r3, #6
 8002874:	2200      	movs	r2, #0
 8002876:	63bb      	str	r3, [r7, #56]	; 0x38
 8002878:	63fa      	str	r2, [r7, #60]	; 0x3c
 800287a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800287c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002880:	633b      	str	r3, [r7, #48]	; 0x30
 8002882:	2300      	movs	r3, #0
 8002884:	637b      	str	r3, [r7, #52]	; 0x34
 8002886:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800288a:	4622      	mov	r2, r4
 800288c:	462b      	mov	r3, r5
 800288e:	f04f 0000 	mov.w	r0, #0
 8002892:	f04f 0100 	mov.w	r1, #0
 8002896:	0159      	lsls	r1, r3, #5
 8002898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800289c:	0150      	lsls	r0, r2, #5
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4621      	mov	r1, r4
 80028a4:	1a51      	subs	r1, r2, r1
 80028a6:	6139      	str	r1, [r7, #16]
 80028a8:	4629      	mov	r1, r5
 80028aa:	eb63 0301 	sbc.w	r3, r3, r1
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	f04f 0300 	mov.w	r3, #0
 80028b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028bc:	4659      	mov	r1, fp
 80028be:	018b      	lsls	r3, r1, #6
 80028c0:	4651      	mov	r1, sl
 80028c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028c6:	4651      	mov	r1, sl
 80028c8:	018a      	lsls	r2, r1, #6
 80028ca:	4651      	mov	r1, sl
 80028cc:	ebb2 0801 	subs.w	r8, r2, r1
 80028d0:	4659      	mov	r1, fp
 80028d2:	eb63 0901 	sbc.w	r9, r3, r1
 80028d6:	f04f 0200 	mov.w	r2, #0
 80028da:	f04f 0300 	mov.w	r3, #0
 80028de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028ea:	4690      	mov	r8, r2
 80028ec:	4699      	mov	r9, r3
 80028ee:	4623      	mov	r3, r4
 80028f0:	eb18 0303 	adds.w	r3, r8, r3
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	462b      	mov	r3, r5
 80028f8:	eb49 0303 	adc.w	r3, r9, r3
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	f04f 0200 	mov.w	r2, #0
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800290a:	4629      	mov	r1, r5
 800290c:	028b      	lsls	r3, r1, #10
 800290e:	4621      	mov	r1, r4
 8002910:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002914:	4621      	mov	r1, r4
 8002916:	028a      	lsls	r2, r1, #10
 8002918:	4610      	mov	r0, r2
 800291a:	4619      	mov	r1, r3
 800291c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800291e:	2200      	movs	r2, #0
 8002920:	62bb      	str	r3, [r7, #40]	; 0x28
 8002922:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002924:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002928:	f7fd fca2 	bl	8000270 <__aeabi_uldivmod>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4613      	mov	r3, r2
 8002932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002934:	e058      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002936:	4b38      	ldr	r3, [pc, #224]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	099b      	lsrs	r3, r3, #6
 800293c:	2200      	movs	r2, #0
 800293e:	4618      	mov	r0, r3
 8002940:	4611      	mov	r1, r2
 8002942:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002946:	623b      	str	r3, [r7, #32]
 8002948:	2300      	movs	r3, #0
 800294a:	627b      	str	r3, [r7, #36]	; 0x24
 800294c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002950:	4642      	mov	r2, r8
 8002952:	464b      	mov	r3, r9
 8002954:	f04f 0000 	mov.w	r0, #0
 8002958:	f04f 0100 	mov.w	r1, #0
 800295c:	0159      	lsls	r1, r3, #5
 800295e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002962:	0150      	lsls	r0, r2, #5
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4641      	mov	r1, r8
 800296a:	ebb2 0a01 	subs.w	sl, r2, r1
 800296e:	4649      	mov	r1, r9
 8002970:	eb63 0b01 	sbc.w	fp, r3, r1
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002980:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002984:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002988:	ebb2 040a 	subs.w	r4, r2, sl
 800298c:	eb63 050b 	sbc.w	r5, r3, fp
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	f04f 0300 	mov.w	r3, #0
 8002998:	00eb      	lsls	r3, r5, #3
 800299a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800299e:	00e2      	lsls	r2, r4, #3
 80029a0:	4614      	mov	r4, r2
 80029a2:	461d      	mov	r5, r3
 80029a4:	4643      	mov	r3, r8
 80029a6:	18e3      	adds	r3, r4, r3
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	464b      	mov	r3, r9
 80029ac:	eb45 0303 	adc.w	r3, r5, r3
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	f04f 0300 	mov.w	r3, #0
 80029ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029be:	4629      	mov	r1, r5
 80029c0:	028b      	lsls	r3, r1, #10
 80029c2:	4621      	mov	r1, r4
 80029c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029c8:	4621      	mov	r1, r4
 80029ca:	028a      	lsls	r2, r1, #10
 80029cc:	4610      	mov	r0, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029d2:	2200      	movs	r2, #0
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	61fa      	str	r2, [r7, #28]
 80029d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029dc:	f7fd fc48 	bl	8000270 <__aeabi_uldivmod>
 80029e0:	4602      	mov	r2, r0
 80029e2:	460b      	mov	r3, r1
 80029e4:	4613      	mov	r3, r2
 80029e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029e8:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	3301      	adds	r3, #1
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80029f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a02:	e002      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a06:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3750      	adds	r7, #80	; 0x50
 8002a10:	46bd      	mov	sp, r7
 8002a12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	00f42400 	.word	0x00f42400

08002a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a24:	4b03      	ldr	r3, [pc, #12]	; (8002a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000000 	.word	0x20000000

08002a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a3c:	f7ff fff0 	bl	8002a20 <HAL_RCC_GetHCLKFreq>
 8002a40:	4602      	mov	r2, r0
 8002a42:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	0a9b      	lsrs	r3, r3, #10
 8002a48:	f003 0307 	and.w	r3, r3, #7
 8002a4c:	4903      	ldr	r1, [pc, #12]	; (8002a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a4e:	5ccb      	ldrb	r3, [r1, r3]
 8002a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	080043a8 	.word	0x080043a8

08002a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a64:	f7ff ffdc 	bl	8002a20 <HAL_RCC_GetHCLKFreq>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	0b5b      	lsrs	r3, r3, #13
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	4903      	ldr	r1, [pc, #12]	; (8002a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a76:	5ccb      	ldrb	r3, [r1, r3]
 8002a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40023800 	.word	0x40023800
 8002a84:	080043a8 	.word	0x080043a8

08002a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e042      	b.n	8002b20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fe f8b2 	bl	8000c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2224      	movs	r2, #36	; 0x24
 8002ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f973 	bl	8002db8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695a      	ldr	r2, [r3, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2220      	movs	r2, #32
 8002b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	; 0x28
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	4613      	mov	r3, r2
 8002b36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d175      	bne.n	8002c34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <HAL_UART_Transmit+0x2c>
 8002b4e:	88fb      	ldrh	r3, [r7, #6]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e06e      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2221      	movs	r2, #33	; 0x21
 8002b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b66:	f7fe fa1b 	bl	8000fa0 <HAL_GetTick>
 8002b6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	88fa      	ldrh	r2, [r7, #6]
 8002b70:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	88fa      	ldrh	r2, [r7, #6]
 8002b76:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b80:	d108      	bne.n	8002b94 <HAL_UART_Transmit+0x6c>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d104      	bne.n	8002b94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	61bb      	str	r3, [r7, #24]
 8002b92:	e003      	b.n	8002b9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b9c:	e02e      	b.n	8002bfc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	2180      	movs	r1, #128	; 0x80
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 f848 	bl	8002c3e <UART_WaitOnFlagUntilTimeout>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e03a      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10b      	bne.n	8002bde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	3302      	adds	r3, #2
 8002bda:	61bb      	str	r3, [r7, #24]
 8002bdc:	e007      	b.n	8002bee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	781a      	ldrb	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	3301      	adds	r3, #1
 8002bec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1cb      	bne.n	8002b9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	9300      	str	r3, [sp, #0]
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2140      	movs	r1, #64	; 0x40
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f000 f814 	bl	8002c3e <UART_WaitOnFlagUntilTimeout>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d005      	beq.n	8002c28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2220      	movs	r2, #32
 8002c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e006      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e000      	b.n	8002c36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
  }
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3720      	adds	r7, #32
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b086      	sub	sp, #24
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	60b9      	str	r1, [r7, #8]
 8002c48:	603b      	str	r3, [r7, #0]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c4e:	e03b      	b.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c56:	d037      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c58:	f7fe f9a2 	bl	8000fa0 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	6a3a      	ldr	r2, [r7, #32]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d302      	bcc.n	8002c6e <UART_WaitOnFlagUntilTimeout+0x30>
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e03a      	b.n	8002ce8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d023      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b80      	cmp	r3, #128	; 0x80
 8002c84:	d020      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b40      	cmp	r3, #64	; 0x40
 8002c8a:	d01d      	beq.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b08      	cmp	r3, #8
 8002c98:	d116      	bne.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 f81d 	bl	8002cf0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2208      	movs	r2, #8
 8002cba:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e00f      	b.n	8002ce8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	461a      	mov	r2, r3
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d0b4      	beq.n	8002c50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b095      	sub	sp, #84	; 0x54
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	330c      	adds	r3, #12
 8002cfe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d02:	e853 3f00 	ldrex	r3, [r3]
 8002d06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	330c      	adds	r3, #12
 8002d16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d18:	643a      	str	r2, [r7, #64]	; 0x40
 8002d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d20:	e841 2300 	strex	r3, r2, [r1]
 8002d24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1e5      	bne.n	8002cf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3314      	adds	r3, #20
 8002d32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	e853 3f00 	ldrex	r3, [r3]
 8002d3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	3314      	adds	r3, #20
 8002d4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d54:	e841 2300 	strex	r3, r2, [r1]
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e5      	bne.n	8002d2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d119      	bne.n	8002d9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	330c      	adds	r3, #12
 8002d6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	e853 3f00 	ldrex	r3, [r3]
 8002d76:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f023 0310 	bic.w	r3, r3, #16
 8002d7e:	647b      	str	r3, [r7, #68]	; 0x44
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	330c      	adds	r3, #12
 8002d86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d88:	61ba      	str	r2, [r7, #24]
 8002d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d8c:	6979      	ldr	r1, [r7, #20]
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	e841 2300 	strex	r3, r2, [r1]
 8002d94:	613b      	str	r3, [r7, #16]
   return(result);
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1e5      	bne.n	8002d68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002daa:	bf00      	nop
 8002dac:	3754      	adds	r7, #84	; 0x54
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dbc:	b0c0      	sub	sp, #256	; 0x100
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dd4:	68d9      	ldr	r1, [r3, #12]
 8002dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	ea40 0301 	orr.w	r3, r0, r1
 8002de0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	431a      	orrs	r2, r3
 8002df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	431a      	orrs	r2, r3
 8002df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e10:	f021 010c 	bic.w	r1, r1, #12
 8002e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e1e:	430b      	orrs	r3, r1
 8002e20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e32:	6999      	ldr	r1, [r3, #24]
 8002e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	ea40 0301 	orr.w	r3, r0, r1
 8002e3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	4b8f      	ldr	r3, [pc, #572]	; (8003084 <UART_SetConfig+0x2cc>)
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d005      	beq.n	8002e58 <UART_SetConfig+0xa0>
 8002e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	4b8d      	ldr	r3, [pc, #564]	; (8003088 <UART_SetConfig+0x2d0>)
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d104      	bne.n	8002e62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e58:	f7ff fe02 	bl	8002a60 <HAL_RCC_GetPCLK2Freq>
 8002e5c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002e60:	e003      	b.n	8002e6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e62:	f7ff fde9 	bl	8002a38 <HAL_RCC_GetPCLK1Freq>
 8002e66:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e74:	f040 810c 	bne.w	8003090 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002e82:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002e86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002e8a:	4622      	mov	r2, r4
 8002e8c:	462b      	mov	r3, r5
 8002e8e:	1891      	adds	r1, r2, r2
 8002e90:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e92:	415b      	adcs	r3, r3
 8002e94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e9a:	4621      	mov	r1, r4
 8002e9c:	eb12 0801 	adds.w	r8, r2, r1
 8002ea0:	4629      	mov	r1, r5
 8002ea2:	eb43 0901 	adc.w	r9, r3, r1
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f04f 0300 	mov.w	r3, #0
 8002eae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002eb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002eb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eba:	4690      	mov	r8, r2
 8002ebc:	4699      	mov	r9, r3
 8002ebe:	4623      	mov	r3, r4
 8002ec0:	eb18 0303 	adds.w	r3, r8, r3
 8002ec4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002ec8:	462b      	mov	r3, r5
 8002eca:	eb49 0303 	adc.w	r3, r9, r3
 8002ece:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002ede:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002ee2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	18db      	adds	r3, r3, r3
 8002eea:	653b      	str	r3, [r7, #80]	; 0x50
 8002eec:	4613      	mov	r3, r2
 8002eee:	eb42 0303 	adc.w	r3, r2, r3
 8002ef2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ef4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ef8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002efc:	f7fd f9b8 	bl	8000270 <__aeabi_uldivmod>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4b61      	ldr	r3, [pc, #388]	; (800308c <UART_SetConfig+0x2d4>)
 8002f06:	fba3 2302 	umull	r2, r3, r3, r2
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	011c      	lsls	r4, r3, #4
 8002f0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f12:	2200      	movs	r2, #0
 8002f14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002f18:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002f1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002f20:	4642      	mov	r2, r8
 8002f22:	464b      	mov	r3, r9
 8002f24:	1891      	adds	r1, r2, r2
 8002f26:	64b9      	str	r1, [r7, #72]	; 0x48
 8002f28:	415b      	adcs	r3, r3
 8002f2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002f30:	4641      	mov	r1, r8
 8002f32:	eb12 0a01 	adds.w	sl, r2, r1
 8002f36:	4649      	mov	r1, r9
 8002f38:	eb43 0b01 	adc.w	fp, r3, r1
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f50:	4692      	mov	sl, r2
 8002f52:	469b      	mov	fp, r3
 8002f54:	4643      	mov	r3, r8
 8002f56:	eb1a 0303 	adds.w	r3, sl, r3
 8002f5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f5e:	464b      	mov	r3, r9
 8002f60:	eb4b 0303 	adc.w	r3, fp, r3
 8002f64:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f74:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002f78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	18db      	adds	r3, r3, r3
 8002f80:	643b      	str	r3, [r7, #64]	; 0x40
 8002f82:	4613      	mov	r3, r2
 8002f84:	eb42 0303 	adc.w	r3, r2, r3
 8002f88:	647b      	str	r3, [r7, #68]	; 0x44
 8002f8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f92:	f7fd f96d 	bl	8000270 <__aeabi_uldivmod>
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4611      	mov	r1, r2
 8002f9c:	4b3b      	ldr	r3, [pc, #236]	; (800308c <UART_SetConfig+0x2d4>)
 8002f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8002fa2:	095b      	lsrs	r3, r3, #5
 8002fa4:	2264      	movs	r2, #100	; 0x64
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	1acb      	subs	r3, r1, r3
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002fb2:	4b36      	ldr	r3, [pc, #216]	; (800308c <UART_SetConfig+0x2d4>)
 8002fb4:	fba3 2302 	umull	r2, r3, r3, r2
 8002fb8:	095b      	lsrs	r3, r3, #5
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fc0:	441c      	add	r4, r3
 8002fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fcc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002fd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002fd4:	4642      	mov	r2, r8
 8002fd6:	464b      	mov	r3, r9
 8002fd8:	1891      	adds	r1, r2, r2
 8002fda:	63b9      	str	r1, [r7, #56]	; 0x38
 8002fdc:	415b      	adcs	r3, r3
 8002fde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fe0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002fe4:	4641      	mov	r1, r8
 8002fe6:	1851      	adds	r1, r2, r1
 8002fe8:	6339      	str	r1, [r7, #48]	; 0x30
 8002fea:	4649      	mov	r1, r9
 8002fec:	414b      	adcs	r3, r1
 8002fee:	637b      	str	r3, [r7, #52]	; 0x34
 8002ff0:	f04f 0200 	mov.w	r2, #0
 8002ff4:	f04f 0300 	mov.w	r3, #0
 8002ff8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	00cb      	lsls	r3, r1, #3
 8003000:	4651      	mov	r1, sl
 8003002:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003006:	4651      	mov	r1, sl
 8003008:	00ca      	lsls	r2, r1, #3
 800300a:	4610      	mov	r0, r2
 800300c:	4619      	mov	r1, r3
 800300e:	4603      	mov	r3, r0
 8003010:	4642      	mov	r2, r8
 8003012:	189b      	adds	r3, r3, r2
 8003014:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003018:	464b      	mov	r3, r9
 800301a:	460a      	mov	r2, r1
 800301c:	eb42 0303 	adc.w	r3, r2, r3
 8003020:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003030:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003034:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003038:	460b      	mov	r3, r1
 800303a:	18db      	adds	r3, r3, r3
 800303c:	62bb      	str	r3, [r7, #40]	; 0x28
 800303e:	4613      	mov	r3, r2
 8003040:	eb42 0303 	adc.w	r3, r2, r3
 8003044:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003046:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800304a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800304e:	f7fd f90f 	bl	8000270 <__aeabi_uldivmod>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4b0d      	ldr	r3, [pc, #52]	; (800308c <UART_SetConfig+0x2d4>)
 8003058:	fba3 1302 	umull	r1, r3, r3, r2
 800305c:	095b      	lsrs	r3, r3, #5
 800305e:	2164      	movs	r1, #100	; 0x64
 8003060:	fb01 f303 	mul.w	r3, r1, r3
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	3332      	adds	r3, #50	; 0x32
 800306a:	4a08      	ldr	r2, [pc, #32]	; (800308c <UART_SetConfig+0x2d4>)
 800306c:	fba2 2303 	umull	r2, r3, r2, r3
 8003070:	095b      	lsrs	r3, r3, #5
 8003072:	f003 0207 	and.w	r2, r3, #7
 8003076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4422      	add	r2, r4
 800307e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003080:	e106      	b.n	8003290 <UART_SetConfig+0x4d8>
 8003082:	bf00      	nop
 8003084:	40011000 	.word	0x40011000
 8003088:	40011400 	.word	0x40011400
 800308c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003090:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003094:	2200      	movs	r2, #0
 8003096:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800309a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800309e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80030a2:	4642      	mov	r2, r8
 80030a4:	464b      	mov	r3, r9
 80030a6:	1891      	adds	r1, r2, r2
 80030a8:	6239      	str	r1, [r7, #32]
 80030aa:	415b      	adcs	r3, r3
 80030ac:	627b      	str	r3, [r7, #36]	; 0x24
 80030ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030b2:	4641      	mov	r1, r8
 80030b4:	1854      	adds	r4, r2, r1
 80030b6:	4649      	mov	r1, r9
 80030b8:	eb43 0501 	adc.w	r5, r3, r1
 80030bc:	f04f 0200 	mov.w	r2, #0
 80030c0:	f04f 0300 	mov.w	r3, #0
 80030c4:	00eb      	lsls	r3, r5, #3
 80030c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030ca:	00e2      	lsls	r2, r4, #3
 80030cc:	4614      	mov	r4, r2
 80030ce:	461d      	mov	r5, r3
 80030d0:	4643      	mov	r3, r8
 80030d2:	18e3      	adds	r3, r4, r3
 80030d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80030d8:	464b      	mov	r3, r9
 80030da:	eb45 0303 	adc.w	r3, r5, r3
 80030de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80030ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80030fe:	4629      	mov	r1, r5
 8003100:	008b      	lsls	r3, r1, #2
 8003102:	4621      	mov	r1, r4
 8003104:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003108:	4621      	mov	r1, r4
 800310a:	008a      	lsls	r2, r1, #2
 800310c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003110:	f7fd f8ae 	bl	8000270 <__aeabi_uldivmod>
 8003114:	4602      	mov	r2, r0
 8003116:	460b      	mov	r3, r1
 8003118:	4b60      	ldr	r3, [pc, #384]	; (800329c <UART_SetConfig+0x4e4>)
 800311a:	fba3 2302 	umull	r2, r3, r3, r2
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	011c      	lsls	r4, r3, #4
 8003122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003126:	2200      	movs	r2, #0
 8003128:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800312c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003130:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003134:	4642      	mov	r2, r8
 8003136:	464b      	mov	r3, r9
 8003138:	1891      	adds	r1, r2, r2
 800313a:	61b9      	str	r1, [r7, #24]
 800313c:	415b      	adcs	r3, r3
 800313e:	61fb      	str	r3, [r7, #28]
 8003140:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003144:	4641      	mov	r1, r8
 8003146:	1851      	adds	r1, r2, r1
 8003148:	6139      	str	r1, [r7, #16]
 800314a:	4649      	mov	r1, r9
 800314c:	414b      	adcs	r3, r1
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800315c:	4659      	mov	r1, fp
 800315e:	00cb      	lsls	r3, r1, #3
 8003160:	4651      	mov	r1, sl
 8003162:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003166:	4651      	mov	r1, sl
 8003168:	00ca      	lsls	r2, r1, #3
 800316a:	4610      	mov	r0, r2
 800316c:	4619      	mov	r1, r3
 800316e:	4603      	mov	r3, r0
 8003170:	4642      	mov	r2, r8
 8003172:	189b      	adds	r3, r3, r2
 8003174:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003178:	464b      	mov	r3, r9
 800317a:	460a      	mov	r2, r1
 800317c:	eb42 0303 	adc.w	r3, r2, r3
 8003180:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	67bb      	str	r3, [r7, #120]	; 0x78
 800318e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003190:	f04f 0200 	mov.w	r2, #0
 8003194:	f04f 0300 	mov.w	r3, #0
 8003198:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800319c:	4649      	mov	r1, r9
 800319e:	008b      	lsls	r3, r1, #2
 80031a0:	4641      	mov	r1, r8
 80031a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031a6:	4641      	mov	r1, r8
 80031a8:	008a      	lsls	r2, r1, #2
 80031aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80031ae:	f7fd f85f 	bl	8000270 <__aeabi_uldivmod>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4611      	mov	r1, r2
 80031b8:	4b38      	ldr	r3, [pc, #224]	; (800329c <UART_SetConfig+0x4e4>)
 80031ba:	fba3 2301 	umull	r2, r3, r3, r1
 80031be:	095b      	lsrs	r3, r3, #5
 80031c0:	2264      	movs	r2, #100	; 0x64
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	1acb      	subs	r3, r1, r3
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	3332      	adds	r3, #50	; 0x32
 80031cc:	4a33      	ldr	r2, [pc, #204]	; (800329c <UART_SetConfig+0x4e4>)
 80031ce:	fba2 2303 	umull	r2, r3, r2, r3
 80031d2:	095b      	lsrs	r3, r3, #5
 80031d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031d8:	441c      	add	r4, r3
 80031da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031de:	2200      	movs	r2, #0
 80031e0:	673b      	str	r3, [r7, #112]	; 0x70
 80031e2:	677a      	str	r2, [r7, #116]	; 0x74
 80031e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80031e8:	4642      	mov	r2, r8
 80031ea:	464b      	mov	r3, r9
 80031ec:	1891      	adds	r1, r2, r2
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	415b      	adcs	r3, r3
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031f8:	4641      	mov	r1, r8
 80031fa:	1851      	adds	r1, r2, r1
 80031fc:	6039      	str	r1, [r7, #0]
 80031fe:	4649      	mov	r1, r9
 8003200:	414b      	adcs	r3, r1
 8003202:	607b      	str	r3, [r7, #4]
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003210:	4659      	mov	r1, fp
 8003212:	00cb      	lsls	r3, r1, #3
 8003214:	4651      	mov	r1, sl
 8003216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800321a:	4651      	mov	r1, sl
 800321c:	00ca      	lsls	r2, r1, #3
 800321e:	4610      	mov	r0, r2
 8003220:	4619      	mov	r1, r3
 8003222:	4603      	mov	r3, r0
 8003224:	4642      	mov	r2, r8
 8003226:	189b      	adds	r3, r3, r2
 8003228:	66bb      	str	r3, [r7, #104]	; 0x68
 800322a:	464b      	mov	r3, r9
 800322c:	460a      	mov	r2, r1
 800322e:	eb42 0303 	adc.w	r3, r2, r3
 8003232:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	663b      	str	r3, [r7, #96]	; 0x60
 800323e:	667a      	str	r2, [r7, #100]	; 0x64
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800324c:	4649      	mov	r1, r9
 800324e:	008b      	lsls	r3, r1, #2
 8003250:	4641      	mov	r1, r8
 8003252:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003256:	4641      	mov	r1, r8
 8003258:	008a      	lsls	r2, r1, #2
 800325a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800325e:	f7fd f807 	bl	8000270 <__aeabi_uldivmod>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4b0d      	ldr	r3, [pc, #52]	; (800329c <UART_SetConfig+0x4e4>)
 8003268:	fba3 1302 	umull	r1, r3, r3, r2
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	2164      	movs	r1, #100	; 0x64
 8003270:	fb01 f303 	mul.w	r3, r1, r3
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	3332      	adds	r3, #50	; 0x32
 800327a:	4a08      	ldr	r2, [pc, #32]	; (800329c <UART_SetConfig+0x4e4>)
 800327c:	fba2 2303 	umull	r2, r3, r2, r3
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	f003 020f 	and.w	r2, r3, #15
 8003286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4422      	add	r2, r4
 800328e:	609a      	str	r2, [r3, #8]
}
 8003290:	bf00      	nop
 8003292:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003296:	46bd      	mov	sp, r7
 8003298:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800329c:	51eb851f 	.word	0x51eb851f

080032a0 <std>:
 80032a0:	2300      	movs	r3, #0
 80032a2:	b510      	push	{r4, lr}
 80032a4:	4604      	mov	r4, r0
 80032a6:	e9c0 3300 	strd	r3, r3, [r0]
 80032aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032ae:	6083      	str	r3, [r0, #8]
 80032b0:	8181      	strh	r1, [r0, #12]
 80032b2:	6643      	str	r3, [r0, #100]	; 0x64
 80032b4:	81c2      	strh	r2, [r0, #14]
 80032b6:	6183      	str	r3, [r0, #24]
 80032b8:	4619      	mov	r1, r3
 80032ba:	2208      	movs	r2, #8
 80032bc:	305c      	adds	r0, #92	; 0x5c
 80032be:	f000 f90e 	bl	80034de <memset>
 80032c2:	4b0d      	ldr	r3, [pc, #52]	; (80032f8 <std+0x58>)
 80032c4:	6263      	str	r3, [r4, #36]	; 0x24
 80032c6:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <std+0x5c>)
 80032c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80032ca:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <std+0x60>)
 80032cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <std+0x64>)
 80032d0:	6323      	str	r3, [r4, #48]	; 0x30
 80032d2:	4b0d      	ldr	r3, [pc, #52]	; (8003308 <std+0x68>)
 80032d4:	6224      	str	r4, [r4, #32]
 80032d6:	429c      	cmp	r4, r3
 80032d8:	d006      	beq.n	80032e8 <std+0x48>
 80032da:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80032de:	4294      	cmp	r4, r2
 80032e0:	d002      	beq.n	80032e8 <std+0x48>
 80032e2:	33d0      	adds	r3, #208	; 0xd0
 80032e4:	429c      	cmp	r4, r3
 80032e6:	d105      	bne.n	80032f4 <std+0x54>
 80032e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80032ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032f0:	f000 b96e 	b.w	80035d0 <__retarget_lock_init_recursive>
 80032f4:	bd10      	pop	{r4, pc}
 80032f6:	bf00      	nop
 80032f8:	08003459 	.word	0x08003459
 80032fc:	0800347b 	.word	0x0800347b
 8003300:	080034b3 	.word	0x080034b3
 8003304:	080034d7 	.word	0x080034d7
 8003308:	20000140 	.word	0x20000140

0800330c <stdio_exit_handler>:
 800330c:	4a02      	ldr	r2, [pc, #8]	; (8003318 <stdio_exit_handler+0xc>)
 800330e:	4903      	ldr	r1, [pc, #12]	; (800331c <stdio_exit_handler+0x10>)
 8003310:	4803      	ldr	r0, [pc, #12]	; (8003320 <stdio_exit_handler+0x14>)
 8003312:	f000 b869 	b.w	80033e8 <_fwalk_sglue>
 8003316:	bf00      	nop
 8003318:	2000000c 	.word	0x2000000c
 800331c:	08003e7d 	.word	0x08003e7d
 8003320:	20000018 	.word	0x20000018

08003324 <cleanup_stdio>:
 8003324:	6841      	ldr	r1, [r0, #4]
 8003326:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <cleanup_stdio+0x34>)
 8003328:	4299      	cmp	r1, r3
 800332a:	b510      	push	{r4, lr}
 800332c:	4604      	mov	r4, r0
 800332e:	d001      	beq.n	8003334 <cleanup_stdio+0x10>
 8003330:	f000 fda4 	bl	8003e7c <_fflush_r>
 8003334:	68a1      	ldr	r1, [r4, #8]
 8003336:	4b09      	ldr	r3, [pc, #36]	; (800335c <cleanup_stdio+0x38>)
 8003338:	4299      	cmp	r1, r3
 800333a:	d002      	beq.n	8003342 <cleanup_stdio+0x1e>
 800333c:	4620      	mov	r0, r4
 800333e:	f000 fd9d 	bl	8003e7c <_fflush_r>
 8003342:	68e1      	ldr	r1, [r4, #12]
 8003344:	4b06      	ldr	r3, [pc, #24]	; (8003360 <cleanup_stdio+0x3c>)
 8003346:	4299      	cmp	r1, r3
 8003348:	d004      	beq.n	8003354 <cleanup_stdio+0x30>
 800334a:	4620      	mov	r0, r4
 800334c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003350:	f000 bd94 	b.w	8003e7c <_fflush_r>
 8003354:	bd10      	pop	{r4, pc}
 8003356:	bf00      	nop
 8003358:	20000140 	.word	0x20000140
 800335c:	200001a8 	.word	0x200001a8
 8003360:	20000210 	.word	0x20000210

08003364 <global_stdio_init.part.0>:
 8003364:	b510      	push	{r4, lr}
 8003366:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <global_stdio_init.part.0+0x30>)
 8003368:	4c0b      	ldr	r4, [pc, #44]	; (8003398 <global_stdio_init.part.0+0x34>)
 800336a:	4a0c      	ldr	r2, [pc, #48]	; (800339c <global_stdio_init.part.0+0x38>)
 800336c:	601a      	str	r2, [r3, #0]
 800336e:	4620      	mov	r0, r4
 8003370:	2200      	movs	r2, #0
 8003372:	2104      	movs	r1, #4
 8003374:	f7ff ff94 	bl	80032a0 <std>
 8003378:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800337c:	2201      	movs	r2, #1
 800337e:	2109      	movs	r1, #9
 8003380:	f7ff ff8e 	bl	80032a0 <std>
 8003384:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003388:	2202      	movs	r2, #2
 800338a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800338e:	2112      	movs	r1, #18
 8003390:	f7ff bf86 	b.w	80032a0 <std>
 8003394:	20000278 	.word	0x20000278
 8003398:	20000140 	.word	0x20000140
 800339c:	0800330d 	.word	0x0800330d

080033a0 <__sfp_lock_acquire>:
 80033a0:	4801      	ldr	r0, [pc, #4]	; (80033a8 <__sfp_lock_acquire+0x8>)
 80033a2:	f000 b916 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 80033a6:	bf00      	nop
 80033a8:	20000281 	.word	0x20000281

080033ac <__sfp_lock_release>:
 80033ac:	4801      	ldr	r0, [pc, #4]	; (80033b4 <__sfp_lock_release+0x8>)
 80033ae:	f000 b911 	b.w	80035d4 <__retarget_lock_release_recursive>
 80033b2:	bf00      	nop
 80033b4:	20000281 	.word	0x20000281

080033b8 <__sinit>:
 80033b8:	b510      	push	{r4, lr}
 80033ba:	4604      	mov	r4, r0
 80033bc:	f7ff fff0 	bl	80033a0 <__sfp_lock_acquire>
 80033c0:	6a23      	ldr	r3, [r4, #32]
 80033c2:	b11b      	cbz	r3, 80033cc <__sinit+0x14>
 80033c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033c8:	f7ff bff0 	b.w	80033ac <__sfp_lock_release>
 80033cc:	4b04      	ldr	r3, [pc, #16]	; (80033e0 <__sinit+0x28>)
 80033ce:	6223      	str	r3, [r4, #32]
 80033d0:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <__sinit+0x2c>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1f5      	bne.n	80033c4 <__sinit+0xc>
 80033d8:	f7ff ffc4 	bl	8003364 <global_stdio_init.part.0>
 80033dc:	e7f2      	b.n	80033c4 <__sinit+0xc>
 80033de:	bf00      	nop
 80033e0:	08003325 	.word	0x08003325
 80033e4:	20000278 	.word	0x20000278

080033e8 <_fwalk_sglue>:
 80033e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033ec:	4607      	mov	r7, r0
 80033ee:	4688      	mov	r8, r1
 80033f0:	4614      	mov	r4, r2
 80033f2:	2600      	movs	r6, #0
 80033f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033f8:	f1b9 0901 	subs.w	r9, r9, #1
 80033fc:	d505      	bpl.n	800340a <_fwalk_sglue+0x22>
 80033fe:	6824      	ldr	r4, [r4, #0]
 8003400:	2c00      	cmp	r4, #0
 8003402:	d1f7      	bne.n	80033f4 <_fwalk_sglue+0xc>
 8003404:	4630      	mov	r0, r6
 8003406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800340a:	89ab      	ldrh	r3, [r5, #12]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d907      	bls.n	8003420 <_fwalk_sglue+0x38>
 8003410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003414:	3301      	adds	r3, #1
 8003416:	d003      	beq.n	8003420 <_fwalk_sglue+0x38>
 8003418:	4629      	mov	r1, r5
 800341a:	4638      	mov	r0, r7
 800341c:	47c0      	blx	r8
 800341e:	4306      	orrs	r6, r0
 8003420:	3568      	adds	r5, #104	; 0x68
 8003422:	e7e9      	b.n	80033f8 <_fwalk_sglue+0x10>

08003424 <iprintf>:
 8003424:	b40f      	push	{r0, r1, r2, r3}
 8003426:	b507      	push	{r0, r1, r2, lr}
 8003428:	4906      	ldr	r1, [pc, #24]	; (8003444 <iprintf+0x20>)
 800342a:	ab04      	add	r3, sp, #16
 800342c:	6808      	ldr	r0, [r1, #0]
 800342e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003432:	6881      	ldr	r1, [r0, #8]
 8003434:	9301      	str	r3, [sp, #4]
 8003436:	f000 f9f1 	bl	800381c <_vfiprintf_r>
 800343a:	b003      	add	sp, #12
 800343c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003440:	b004      	add	sp, #16
 8003442:	4770      	bx	lr
 8003444:	20000064 	.word	0x20000064

08003448 <putchar>:
 8003448:	4b02      	ldr	r3, [pc, #8]	; (8003454 <putchar+0xc>)
 800344a:	4601      	mov	r1, r0
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	6882      	ldr	r2, [r0, #8]
 8003450:	f000 bd3c 	b.w	8003ecc <_putc_r>
 8003454:	20000064 	.word	0x20000064

08003458 <__sread>:
 8003458:	b510      	push	{r4, lr}
 800345a:	460c      	mov	r4, r1
 800345c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003460:	f000 f868 	bl	8003534 <_read_r>
 8003464:	2800      	cmp	r0, #0
 8003466:	bfab      	itete	ge
 8003468:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800346a:	89a3      	ldrhlt	r3, [r4, #12]
 800346c:	181b      	addge	r3, r3, r0
 800346e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003472:	bfac      	ite	ge
 8003474:	6563      	strge	r3, [r4, #84]	; 0x54
 8003476:	81a3      	strhlt	r3, [r4, #12]
 8003478:	bd10      	pop	{r4, pc}

0800347a <__swrite>:
 800347a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800347e:	461f      	mov	r7, r3
 8003480:	898b      	ldrh	r3, [r1, #12]
 8003482:	05db      	lsls	r3, r3, #23
 8003484:	4605      	mov	r5, r0
 8003486:	460c      	mov	r4, r1
 8003488:	4616      	mov	r6, r2
 800348a:	d505      	bpl.n	8003498 <__swrite+0x1e>
 800348c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003490:	2302      	movs	r3, #2
 8003492:	2200      	movs	r2, #0
 8003494:	f000 f83c 	bl	8003510 <_lseek_r>
 8003498:	89a3      	ldrh	r3, [r4, #12]
 800349a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800349e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034a2:	81a3      	strh	r3, [r4, #12]
 80034a4:	4632      	mov	r2, r6
 80034a6:	463b      	mov	r3, r7
 80034a8:	4628      	mov	r0, r5
 80034aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034ae:	f000 b853 	b.w	8003558 <_write_r>

080034b2 <__sseek>:
 80034b2:	b510      	push	{r4, lr}
 80034b4:	460c      	mov	r4, r1
 80034b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ba:	f000 f829 	bl	8003510 <_lseek_r>
 80034be:	1c43      	adds	r3, r0, #1
 80034c0:	89a3      	ldrh	r3, [r4, #12]
 80034c2:	bf15      	itete	ne
 80034c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80034c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80034ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80034ce:	81a3      	strheq	r3, [r4, #12]
 80034d0:	bf18      	it	ne
 80034d2:	81a3      	strhne	r3, [r4, #12]
 80034d4:	bd10      	pop	{r4, pc}

080034d6 <__sclose>:
 80034d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034da:	f000 b809 	b.w	80034f0 <_close_r>

080034de <memset>:
 80034de:	4402      	add	r2, r0
 80034e0:	4603      	mov	r3, r0
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d100      	bne.n	80034e8 <memset+0xa>
 80034e6:	4770      	bx	lr
 80034e8:	f803 1b01 	strb.w	r1, [r3], #1
 80034ec:	e7f9      	b.n	80034e2 <memset+0x4>
	...

080034f0 <_close_r>:
 80034f0:	b538      	push	{r3, r4, r5, lr}
 80034f2:	4d06      	ldr	r5, [pc, #24]	; (800350c <_close_r+0x1c>)
 80034f4:	2300      	movs	r3, #0
 80034f6:	4604      	mov	r4, r0
 80034f8:	4608      	mov	r0, r1
 80034fa:	602b      	str	r3, [r5, #0]
 80034fc:	f7fd fc43 	bl	8000d86 <_close>
 8003500:	1c43      	adds	r3, r0, #1
 8003502:	d102      	bne.n	800350a <_close_r+0x1a>
 8003504:	682b      	ldr	r3, [r5, #0]
 8003506:	b103      	cbz	r3, 800350a <_close_r+0x1a>
 8003508:	6023      	str	r3, [r4, #0]
 800350a:	bd38      	pop	{r3, r4, r5, pc}
 800350c:	2000027c 	.word	0x2000027c

08003510 <_lseek_r>:
 8003510:	b538      	push	{r3, r4, r5, lr}
 8003512:	4d07      	ldr	r5, [pc, #28]	; (8003530 <_lseek_r+0x20>)
 8003514:	4604      	mov	r4, r0
 8003516:	4608      	mov	r0, r1
 8003518:	4611      	mov	r1, r2
 800351a:	2200      	movs	r2, #0
 800351c:	602a      	str	r2, [r5, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	f7fd fc58 	bl	8000dd4 <_lseek>
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	d102      	bne.n	800352e <_lseek_r+0x1e>
 8003528:	682b      	ldr	r3, [r5, #0]
 800352a:	b103      	cbz	r3, 800352e <_lseek_r+0x1e>
 800352c:	6023      	str	r3, [r4, #0]
 800352e:	bd38      	pop	{r3, r4, r5, pc}
 8003530:	2000027c 	.word	0x2000027c

08003534 <_read_r>:
 8003534:	b538      	push	{r3, r4, r5, lr}
 8003536:	4d07      	ldr	r5, [pc, #28]	; (8003554 <_read_r+0x20>)
 8003538:	4604      	mov	r4, r0
 800353a:	4608      	mov	r0, r1
 800353c:	4611      	mov	r1, r2
 800353e:	2200      	movs	r2, #0
 8003540:	602a      	str	r2, [r5, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	f7fd fc02 	bl	8000d4c <_read>
 8003548:	1c43      	adds	r3, r0, #1
 800354a:	d102      	bne.n	8003552 <_read_r+0x1e>
 800354c:	682b      	ldr	r3, [r5, #0]
 800354e:	b103      	cbz	r3, 8003552 <_read_r+0x1e>
 8003550:	6023      	str	r3, [r4, #0]
 8003552:	bd38      	pop	{r3, r4, r5, pc}
 8003554:	2000027c 	.word	0x2000027c

08003558 <_write_r>:
 8003558:	b538      	push	{r3, r4, r5, lr}
 800355a:	4d07      	ldr	r5, [pc, #28]	; (8003578 <_write_r+0x20>)
 800355c:	4604      	mov	r4, r0
 800355e:	4608      	mov	r0, r1
 8003560:	4611      	mov	r1, r2
 8003562:	2200      	movs	r2, #0
 8003564:	602a      	str	r2, [r5, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	f7fd f800 	bl	800056c <_write>
 800356c:	1c43      	adds	r3, r0, #1
 800356e:	d102      	bne.n	8003576 <_write_r+0x1e>
 8003570:	682b      	ldr	r3, [r5, #0]
 8003572:	b103      	cbz	r3, 8003576 <_write_r+0x1e>
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	bd38      	pop	{r3, r4, r5, pc}
 8003578:	2000027c 	.word	0x2000027c

0800357c <__errno>:
 800357c:	4b01      	ldr	r3, [pc, #4]	; (8003584 <__errno+0x8>)
 800357e:	6818      	ldr	r0, [r3, #0]
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	20000064 	.word	0x20000064

08003588 <__libc_init_array>:
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	4d0d      	ldr	r5, [pc, #52]	; (80035c0 <__libc_init_array+0x38>)
 800358c:	4c0d      	ldr	r4, [pc, #52]	; (80035c4 <__libc_init_array+0x3c>)
 800358e:	1b64      	subs	r4, r4, r5
 8003590:	10a4      	asrs	r4, r4, #2
 8003592:	2600      	movs	r6, #0
 8003594:	42a6      	cmp	r6, r4
 8003596:	d109      	bne.n	80035ac <__libc_init_array+0x24>
 8003598:	4d0b      	ldr	r5, [pc, #44]	; (80035c8 <__libc_init_array+0x40>)
 800359a:	4c0c      	ldr	r4, [pc, #48]	; (80035cc <__libc_init_array+0x44>)
 800359c:	f000 fdf4 	bl	8004188 <_init>
 80035a0:	1b64      	subs	r4, r4, r5
 80035a2:	10a4      	asrs	r4, r4, #2
 80035a4:	2600      	movs	r6, #0
 80035a6:	42a6      	cmp	r6, r4
 80035a8:	d105      	bne.n	80035b6 <__libc_init_array+0x2e>
 80035aa:	bd70      	pop	{r4, r5, r6, pc}
 80035ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b0:	4798      	blx	r3
 80035b2:	3601      	adds	r6, #1
 80035b4:	e7ee      	b.n	8003594 <__libc_init_array+0xc>
 80035b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ba:	4798      	blx	r3
 80035bc:	3601      	adds	r6, #1
 80035be:	e7f2      	b.n	80035a6 <__libc_init_array+0x1e>
 80035c0:	080043ec 	.word	0x080043ec
 80035c4:	080043ec 	.word	0x080043ec
 80035c8:	080043ec 	.word	0x080043ec
 80035cc:	080043f0 	.word	0x080043f0

080035d0 <__retarget_lock_init_recursive>:
 80035d0:	4770      	bx	lr

080035d2 <__retarget_lock_acquire_recursive>:
 80035d2:	4770      	bx	lr

080035d4 <__retarget_lock_release_recursive>:
 80035d4:	4770      	bx	lr
	...

080035d8 <_free_r>:
 80035d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80035da:	2900      	cmp	r1, #0
 80035dc:	d044      	beq.n	8003668 <_free_r+0x90>
 80035de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035e2:	9001      	str	r0, [sp, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f1a1 0404 	sub.w	r4, r1, #4
 80035ea:	bfb8      	it	lt
 80035ec:	18e4      	addlt	r4, r4, r3
 80035ee:	f000 f8df 	bl	80037b0 <__malloc_lock>
 80035f2:	4a1e      	ldr	r2, [pc, #120]	; (800366c <_free_r+0x94>)
 80035f4:	9801      	ldr	r0, [sp, #4]
 80035f6:	6813      	ldr	r3, [r2, #0]
 80035f8:	b933      	cbnz	r3, 8003608 <_free_r+0x30>
 80035fa:	6063      	str	r3, [r4, #4]
 80035fc:	6014      	str	r4, [r2, #0]
 80035fe:	b003      	add	sp, #12
 8003600:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003604:	f000 b8da 	b.w	80037bc <__malloc_unlock>
 8003608:	42a3      	cmp	r3, r4
 800360a:	d908      	bls.n	800361e <_free_r+0x46>
 800360c:	6825      	ldr	r5, [r4, #0]
 800360e:	1961      	adds	r1, r4, r5
 8003610:	428b      	cmp	r3, r1
 8003612:	bf01      	itttt	eq
 8003614:	6819      	ldreq	r1, [r3, #0]
 8003616:	685b      	ldreq	r3, [r3, #4]
 8003618:	1949      	addeq	r1, r1, r5
 800361a:	6021      	streq	r1, [r4, #0]
 800361c:	e7ed      	b.n	80035fa <_free_r+0x22>
 800361e:	461a      	mov	r2, r3
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	b10b      	cbz	r3, 8003628 <_free_r+0x50>
 8003624:	42a3      	cmp	r3, r4
 8003626:	d9fa      	bls.n	800361e <_free_r+0x46>
 8003628:	6811      	ldr	r1, [r2, #0]
 800362a:	1855      	adds	r5, r2, r1
 800362c:	42a5      	cmp	r5, r4
 800362e:	d10b      	bne.n	8003648 <_free_r+0x70>
 8003630:	6824      	ldr	r4, [r4, #0]
 8003632:	4421      	add	r1, r4
 8003634:	1854      	adds	r4, r2, r1
 8003636:	42a3      	cmp	r3, r4
 8003638:	6011      	str	r1, [r2, #0]
 800363a:	d1e0      	bne.n	80035fe <_free_r+0x26>
 800363c:	681c      	ldr	r4, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	6053      	str	r3, [r2, #4]
 8003642:	440c      	add	r4, r1
 8003644:	6014      	str	r4, [r2, #0]
 8003646:	e7da      	b.n	80035fe <_free_r+0x26>
 8003648:	d902      	bls.n	8003650 <_free_r+0x78>
 800364a:	230c      	movs	r3, #12
 800364c:	6003      	str	r3, [r0, #0]
 800364e:	e7d6      	b.n	80035fe <_free_r+0x26>
 8003650:	6825      	ldr	r5, [r4, #0]
 8003652:	1961      	adds	r1, r4, r5
 8003654:	428b      	cmp	r3, r1
 8003656:	bf04      	itt	eq
 8003658:	6819      	ldreq	r1, [r3, #0]
 800365a:	685b      	ldreq	r3, [r3, #4]
 800365c:	6063      	str	r3, [r4, #4]
 800365e:	bf04      	itt	eq
 8003660:	1949      	addeq	r1, r1, r5
 8003662:	6021      	streq	r1, [r4, #0]
 8003664:	6054      	str	r4, [r2, #4]
 8003666:	e7ca      	b.n	80035fe <_free_r+0x26>
 8003668:	b003      	add	sp, #12
 800366a:	bd30      	pop	{r4, r5, pc}
 800366c:	20000284 	.word	0x20000284

08003670 <sbrk_aligned>:
 8003670:	b570      	push	{r4, r5, r6, lr}
 8003672:	4e0e      	ldr	r6, [pc, #56]	; (80036ac <sbrk_aligned+0x3c>)
 8003674:	460c      	mov	r4, r1
 8003676:	6831      	ldr	r1, [r6, #0]
 8003678:	4605      	mov	r5, r0
 800367a:	b911      	cbnz	r1, 8003682 <sbrk_aligned+0x12>
 800367c:	f000 fcf0 	bl	8004060 <_sbrk_r>
 8003680:	6030      	str	r0, [r6, #0]
 8003682:	4621      	mov	r1, r4
 8003684:	4628      	mov	r0, r5
 8003686:	f000 fceb 	bl	8004060 <_sbrk_r>
 800368a:	1c43      	adds	r3, r0, #1
 800368c:	d00a      	beq.n	80036a4 <sbrk_aligned+0x34>
 800368e:	1cc4      	adds	r4, r0, #3
 8003690:	f024 0403 	bic.w	r4, r4, #3
 8003694:	42a0      	cmp	r0, r4
 8003696:	d007      	beq.n	80036a8 <sbrk_aligned+0x38>
 8003698:	1a21      	subs	r1, r4, r0
 800369a:	4628      	mov	r0, r5
 800369c:	f000 fce0 	bl	8004060 <_sbrk_r>
 80036a0:	3001      	adds	r0, #1
 80036a2:	d101      	bne.n	80036a8 <sbrk_aligned+0x38>
 80036a4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80036a8:	4620      	mov	r0, r4
 80036aa:	bd70      	pop	{r4, r5, r6, pc}
 80036ac:	20000288 	.word	0x20000288

080036b0 <_malloc_r>:
 80036b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036b4:	1ccd      	adds	r5, r1, #3
 80036b6:	f025 0503 	bic.w	r5, r5, #3
 80036ba:	3508      	adds	r5, #8
 80036bc:	2d0c      	cmp	r5, #12
 80036be:	bf38      	it	cc
 80036c0:	250c      	movcc	r5, #12
 80036c2:	2d00      	cmp	r5, #0
 80036c4:	4607      	mov	r7, r0
 80036c6:	db01      	blt.n	80036cc <_malloc_r+0x1c>
 80036c8:	42a9      	cmp	r1, r5
 80036ca:	d905      	bls.n	80036d8 <_malloc_r+0x28>
 80036cc:	230c      	movs	r3, #12
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	2600      	movs	r6, #0
 80036d2:	4630      	mov	r0, r6
 80036d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80037ac <_malloc_r+0xfc>
 80036dc:	f000 f868 	bl	80037b0 <__malloc_lock>
 80036e0:	f8d8 3000 	ldr.w	r3, [r8]
 80036e4:	461c      	mov	r4, r3
 80036e6:	bb5c      	cbnz	r4, 8003740 <_malloc_r+0x90>
 80036e8:	4629      	mov	r1, r5
 80036ea:	4638      	mov	r0, r7
 80036ec:	f7ff ffc0 	bl	8003670 <sbrk_aligned>
 80036f0:	1c43      	adds	r3, r0, #1
 80036f2:	4604      	mov	r4, r0
 80036f4:	d155      	bne.n	80037a2 <_malloc_r+0xf2>
 80036f6:	f8d8 4000 	ldr.w	r4, [r8]
 80036fa:	4626      	mov	r6, r4
 80036fc:	2e00      	cmp	r6, #0
 80036fe:	d145      	bne.n	800378c <_malloc_r+0xdc>
 8003700:	2c00      	cmp	r4, #0
 8003702:	d048      	beq.n	8003796 <_malloc_r+0xe6>
 8003704:	6823      	ldr	r3, [r4, #0]
 8003706:	4631      	mov	r1, r6
 8003708:	4638      	mov	r0, r7
 800370a:	eb04 0903 	add.w	r9, r4, r3
 800370e:	f000 fca7 	bl	8004060 <_sbrk_r>
 8003712:	4581      	cmp	r9, r0
 8003714:	d13f      	bne.n	8003796 <_malloc_r+0xe6>
 8003716:	6821      	ldr	r1, [r4, #0]
 8003718:	1a6d      	subs	r5, r5, r1
 800371a:	4629      	mov	r1, r5
 800371c:	4638      	mov	r0, r7
 800371e:	f7ff ffa7 	bl	8003670 <sbrk_aligned>
 8003722:	3001      	adds	r0, #1
 8003724:	d037      	beq.n	8003796 <_malloc_r+0xe6>
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	442b      	add	r3, r5
 800372a:	6023      	str	r3, [r4, #0]
 800372c:	f8d8 3000 	ldr.w	r3, [r8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d038      	beq.n	80037a6 <_malloc_r+0xf6>
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	42a2      	cmp	r2, r4
 8003738:	d12b      	bne.n	8003792 <_malloc_r+0xe2>
 800373a:	2200      	movs	r2, #0
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	e00f      	b.n	8003760 <_malloc_r+0xb0>
 8003740:	6822      	ldr	r2, [r4, #0]
 8003742:	1b52      	subs	r2, r2, r5
 8003744:	d41f      	bmi.n	8003786 <_malloc_r+0xd6>
 8003746:	2a0b      	cmp	r2, #11
 8003748:	d917      	bls.n	800377a <_malloc_r+0xca>
 800374a:	1961      	adds	r1, r4, r5
 800374c:	42a3      	cmp	r3, r4
 800374e:	6025      	str	r5, [r4, #0]
 8003750:	bf18      	it	ne
 8003752:	6059      	strne	r1, [r3, #4]
 8003754:	6863      	ldr	r3, [r4, #4]
 8003756:	bf08      	it	eq
 8003758:	f8c8 1000 	streq.w	r1, [r8]
 800375c:	5162      	str	r2, [r4, r5]
 800375e:	604b      	str	r3, [r1, #4]
 8003760:	4638      	mov	r0, r7
 8003762:	f104 060b 	add.w	r6, r4, #11
 8003766:	f000 f829 	bl	80037bc <__malloc_unlock>
 800376a:	f026 0607 	bic.w	r6, r6, #7
 800376e:	1d23      	adds	r3, r4, #4
 8003770:	1af2      	subs	r2, r6, r3
 8003772:	d0ae      	beq.n	80036d2 <_malloc_r+0x22>
 8003774:	1b9b      	subs	r3, r3, r6
 8003776:	50a3      	str	r3, [r4, r2]
 8003778:	e7ab      	b.n	80036d2 <_malloc_r+0x22>
 800377a:	42a3      	cmp	r3, r4
 800377c:	6862      	ldr	r2, [r4, #4]
 800377e:	d1dd      	bne.n	800373c <_malloc_r+0x8c>
 8003780:	f8c8 2000 	str.w	r2, [r8]
 8003784:	e7ec      	b.n	8003760 <_malloc_r+0xb0>
 8003786:	4623      	mov	r3, r4
 8003788:	6864      	ldr	r4, [r4, #4]
 800378a:	e7ac      	b.n	80036e6 <_malloc_r+0x36>
 800378c:	4634      	mov	r4, r6
 800378e:	6876      	ldr	r6, [r6, #4]
 8003790:	e7b4      	b.n	80036fc <_malloc_r+0x4c>
 8003792:	4613      	mov	r3, r2
 8003794:	e7cc      	b.n	8003730 <_malloc_r+0x80>
 8003796:	230c      	movs	r3, #12
 8003798:	603b      	str	r3, [r7, #0]
 800379a:	4638      	mov	r0, r7
 800379c:	f000 f80e 	bl	80037bc <__malloc_unlock>
 80037a0:	e797      	b.n	80036d2 <_malloc_r+0x22>
 80037a2:	6025      	str	r5, [r4, #0]
 80037a4:	e7dc      	b.n	8003760 <_malloc_r+0xb0>
 80037a6:	605b      	str	r3, [r3, #4]
 80037a8:	deff      	udf	#255	; 0xff
 80037aa:	bf00      	nop
 80037ac:	20000284 	.word	0x20000284

080037b0 <__malloc_lock>:
 80037b0:	4801      	ldr	r0, [pc, #4]	; (80037b8 <__malloc_lock+0x8>)
 80037b2:	f7ff bf0e 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 80037b6:	bf00      	nop
 80037b8:	20000280 	.word	0x20000280

080037bc <__malloc_unlock>:
 80037bc:	4801      	ldr	r0, [pc, #4]	; (80037c4 <__malloc_unlock+0x8>)
 80037be:	f7ff bf09 	b.w	80035d4 <__retarget_lock_release_recursive>
 80037c2:	bf00      	nop
 80037c4:	20000280 	.word	0x20000280

080037c8 <__sfputc_r>:
 80037c8:	6893      	ldr	r3, [r2, #8]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	b410      	push	{r4}
 80037d0:	6093      	str	r3, [r2, #8]
 80037d2:	da08      	bge.n	80037e6 <__sfputc_r+0x1e>
 80037d4:	6994      	ldr	r4, [r2, #24]
 80037d6:	42a3      	cmp	r3, r4
 80037d8:	db01      	blt.n	80037de <__sfputc_r+0x16>
 80037da:	290a      	cmp	r1, #10
 80037dc:	d103      	bne.n	80037e6 <__sfputc_r+0x1e>
 80037de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037e2:	f000 bba7 	b.w	8003f34 <__swbuf_r>
 80037e6:	6813      	ldr	r3, [r2, #0]
 80037e8:	1c58      	adds	r0, r3, #1
 80037ea:	6010      	str	r0, [r2, #0]
 80037ec:	7019      	strb	r1, [r3, #0]
 80037ee:	4608      	mov	r0, r1
 80037f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <__sfputs_r>:
 80037f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f8:	4606      	mov	r6, r0
 80037fa:	460f      	mov	r7, r1
 80037fc:	4614      	mov	r4, r2
 80037fe:	18d5      	adds	r5, r2, r3
 8003800:	42ac      	cmp	r4, r5
 8003802:	d101      	bne.n	8003808 <__sfputs_r+0x12>
 8003804:	2000      	movs	r0, #0
 8003806:	e007      	b.n	8003818 <__sfputs_r+0x22>
 8003808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800380c:	463a      	mov	r2, r7
 800380e:	4630      	mov	r0, r6
 8003810:	f7ff ffda 	bl	80037c8 <__sfputc_r>
 8003814:	1c43      	adds	r3, r0, #1
 8003816:	d1f3      	bne.n	8003800 <__sfputs_r+0xa>
 8003818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800381c <_vfiprintf_r>:
 800381c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003820:	460d      	mov	r5, r1
 8003822:	b09d      	sub	sp, #116	; 0x74
 8003824:	4614      	mov	r4, r2
 8003826:	4698      	mov	r8, r3
 8003828:	4606      	mov	r6, r0
 800382a:	b118      	cbz	r0, 8003834 <_vfiprintf_r+0x18>
 800382c:	6a03      	ldr	r3, [r0, #32]
 800382e:	b90b      	cbnz	r3, 8003834 <_vfiprintf_r+0x18>
 8003830:	f7ff fdc2 	bl	80033b8 <__sinit>
 8003834:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003836:	07d9      	lsls	r1, r3, #31
 8003838:	d405      	bmi.n	8003846 <_vfiprintf_r+0x2a>
 800383a:	89ab      	ldrh	r3, [r5, #12]
 800383c:	059a      	lsls	r2, r3, #22
 800383e:	d402      	bmi.n	8003846 <_vfiprintf_r+0x2a>
 8003840:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003842:	f7ff fec6 	bl	80035d2 <__retarget_lock_acquire_recursive>
 8003846:	89ab      	ldrh	r3, [r5, #12]
 8003848:	071b      	lsls	r3, r3, #28
 800384a:	d501      	bpl.n	8003850 <_vfiprintf_r+0x34>
 800384c:	692b      	ldr	r3, [r5, #16]
 800384e:	b99b      	cbnz	r3, 8003878 <_vfiprintf_r+0x5c>
 8003850:	4629      	mov	r1, r5
 8003852:	4630      	mov	r0, r6
 8003854:	f000 fbac 	bl	8003fb0 <__swsetup_r>
 8003858:	b170      	cbz	r0, 8003878 <_vfiprintf_r+0x5c>
 800385a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800385c:	07dc      	lsls	r4, r3, #31
 800385e:	d504      	bpl.n	800386a <_vfiprintf_r+0x4e>
 8003860:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003864:	b01d      	add	sp, #116	; 0x74
 8003866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800386a:	89ab      	ldrh	r3, [r5, #12]
 800386c:	0598      	lsls	r0, r3, #22
 800386e:	d4f7      	bmi.n	8003860 <_vfiprintf_r+0x44>
 8003870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003872:	f7ff feaf 	bl	80035d4 <__retarget_lock_release_recursive>
 8003876:	e7f3      	b.n	8003860 <_vfiprintf_r+0x44>
 8003878:	2300      	movs	r3, #0
 800387a:	9309      	str	r3, [sp, #36]	; 0x24
 800387c:	2320      	movs	r3, #32
 800387e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003882:	f8cd 800c 	str.w	r8, [sp, #12]
 8003886:	2330      	movs	r3, #48	; 0x30
 8003888:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003a3c <_vfiprintf_r+0x220>
 800388c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003890:	f04f 0901 	mov.w	r9, #1
 8003894:	4623      	mov	r3, r4
 8003896:	469a      	mov	sl, r3
 8003898:	f813 2b01 	ldrb.w	r2, [r3], #1
 800389c:	b10a      	cbz	r2, 80038a2 <_vfiprintf_r+0x86>
 800389e:	2a25      	cmp	r2, #37	; 0x25
 80038a0:	d1f9      	bne.n	8003896 <_vfiprintf_r+0x7a>
 80038a2:	ebba 0b04 	subs.w	fp, sl, r4
 80038a6:	d00b      	beq.n	80038c0 <_vfiprintf_r+0xa4>
 80038a8:	465b      	mov	r3, fp
 80038aa:	4622      	mov	r2, r4
 80038ac:	4629      	mov	r1, r5
 80038ae:	4630      	mov	r0, r6
 80038b0:	f7ff ffa1 	bl	80037f6 <__sfputs_r>
 80038b4:	3001      	adds	r0, #1
 80038b6:	f000 80a9 	beq.w	8003a0c <_vfiprintf_r+0x1f0>
 80038ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038bc:	445a      	add	r2, fp
 80038be:	9209      	str	r2, [sp, #36]	; 0x24
 80038c0:	f89a 3000 	ldrb.w	r3, [sl]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 80a1 	beq.w	8003a0c <_vfiprintf_r+0x1f0>
 80038ca:	2300      	movs	r3, #0
 80038cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038d4:	f10a 0a01 	add.w	sl, sl, #1
 80038d8:	9304      	str	r3, [sp, #16]
 80038da:	9307      	str	r3, [sp, #28]
 80038dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80038e0:	931a      	str	r3, [sp, #104]	; 0x68
 80038e2:	4654      	mov	r4, sl
 80038e4:	2205      	movs	r2, #5
 80038e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038ea:	4854      	ldr	r0, [pc, #336]	; (8003a3c <_vfiprintf_r+0x220>)
 80038ec:	f7fc fc70 	bl	80001d0 <memchr>
 80038f0:	9a04      	ldr	r2, [sp, #16]
 80038f2:	b9d8      	cbnz	r0, 800392c <_vfiprintf_r+0x110>
 80038f4:	06d1      	lsls	r1, r2, #27
 80038f6:	bf44      	itt	mi
 80038f8:	2320      	movmi	r3, #32
 80038fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80038fe:	0713      	lsls	r3, r2, #28
 8003900:	bf44      	itt	mi
 8003902:	232b      	movmi	r3, #43	; 0x2b
 8003904:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003908:	f89a 3000 	ldrb.w	r3, [sl]
 800390c:	2b2a      	cmp	r3, #42	; 0x2a
 800390e:	d015      	beq.n	800393c <_vfiprintf_r+0x120>
 8003910:	9a07      	ldr	r2, [sp, #28]
 8003912:	4654      	mov	r4, sl
 8003914:	2000      	movs	r0, #0
 8003916:	f04f 0c0a 	mov.w	ip, #10
 800391a:	4621      	mov	r1, r4
 800391c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003920:	3b30      	subs	r3, #48	; 0x30
 8003922:	2b09      	cmp	r3, #9
 8003924:	d94d      	bls.n	80039c2 <_vfiprintf_r+0x1a6>
 8003926:	b1b0      	cbz	r0, 8003956 <_vfiprintf_r+0x13a>
 8003928:	9207      	str	r2, [sp, #28]
 800392a:	e014      	b.n	8003956 <_vfiprintf_r+0x13a>
 800392c:	eba0 0308 	sub.w	r3, r0, r8
 8003930:	fa09 f303 	lsl.w	r3, r9, r3
 8003934:	4313      	orrs	r3, r2
 8003936:	9304      	str	r3, [sp, #16]
 8003938:	46a2      	mov	sl, r4
 800393a:	e7d2      	b.n	80038e2 <_vfiprintf_r+0xc6>
 800393c:	9b03      	ldr	r3, [sp, #12]
 800393e:	1d19      	adds	r1, r3, #4
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	9103      	str	r1, [sp, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	bfbb      	ittet	lt
 8003948:	425b      	neglt	r3, r3
 800394a:	f042 0202 	orrlt.w	r2, r2, #2
 800394e:	9307      	strge	r3, [sp, #28]
 8003950:	9307      	strlt	r3, [sp, #28]
 8003952:	bfb8      	it	lt
 8003954:	9204      	strlt	r2, [sp, #16]
 8003956:	7823      	ldrb	r3, [r4, #0]
 8003958:	2b2e      	cmp	r3, #46	; 0x2e
 800395a:	d10c      	bne.n	8003976 <_vfiprintf_r+0x15a>
 800395c:	7863      	ldrb	r3, [r4, #1]
 800395e:	2b2a      	cmp	r3, #42	; 0x2a
 8003960:	d134      	bne.n	80039cc <_vfiprintf_r+0x1b0>
 8003962:	9b03      	ldr	r3, [sp, #12]
 8003964:	1d1a      	adds	r2, r3, #4
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	9203      	str	r2, [sp, #12]
 800396a:	2b00      	cmp	r3, #0
 800396c:	bfb8      	it	lt
 800396e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003972:	3402      	adds	r4, #2
 8003974:	9305      	str	r3, [sp, #20]
 8003976:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003a4c <_vfiprintf_r+0x230>
 800397a:	7821      	ldrb	r1, [r4, #0]
 800397c:	2203      	movs	r2, #3
 800397e:	4650      	mov	r0, sl
 8003980:	f7fc fc26 	bl	80001d0 <memchr>
 8003984:	b138      	cbz	r0, 8003996 <_vfiprintf_r+0x17a>
 8003986:	9b04      	ldr	r3, [sp, #16]
 8003988:	eba0 000a 	sub.w	r0, r0, sl
 800398c:	2240      	movs	r2, #64	; 0x40
 800398e:	4082      	lsls	r2, r0
 8003990:	4313      	orrs	r3, r2
 8003992:	3401      	adds	r4, #1
 8003994:	9304      	str	r3, [sp, #16]
 8003996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800399a:	4829      	ldr	r0, [pc, #164]	; (8003a40 <_vfiprintf_r+0x224>)
 800399c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80039a0:	2206      	movs	r2, #6
 80039a2:	f7fc fc15 	bl	80001d0 <memchr>
 80039a6:	2800      	cmp	r0, #0
 80039a8:	d03f      	beq.n	8003a2a <_vfiprintf_r+0x20e>
 80039aa:	4b26      	ldr	r3, [pc, #152]	; (8003a44 <_vfiprintf_r+0x228>)
 80039ac:	bb1b      	cbnz	r3, 80039f6 <_vfiprintf_r+0x1da>
 80039ae:	9b03      	ldr	r3, [sp, #12]
 80039b0:	3307      	adds	r3, #7
 80039b2:	f023 0307 	bic.w	r3, r3, #7
 80039b6:	3308      	adds	r3, #8
 80039b8:	9303      	str	r3, [sp, #12]
 80039ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039bc:	443b      	add	r3, r7
 80039be:	9309      	str	r3, [sp, #36]	; 0x24
 80039c0:	e768      	b.n	8003894 <_vfiprintf_r+0x78>
 80039c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80039c6:	460c      	mov	r4, r1
 80039c8:	2001      	movs	r0, #1
 80039ca:	e7a6      	b.n	800391a <_vfiprintf_r+0xfe>
 80039cc:	2300      	movs	r3, #0
 80039ce:	3401      	adds	r4, #1
 80039d0:	9305      	str	r3, [sp, #20]
 80039d2:	4619      	mov	r1, r3
 80039d4:	f04f 0c0a 	mov.w	ip, #10
 80039d8:	4620      	mov	r0, r4
 80039da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039de:	3a30      	subs	r2, #48	; 0x30
 80039e0:	2a09      	cmp	r2, #9
 80039e2:	d903      	bls.n	80039ec <_vfiprintf_r+0x1d0>
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0c6      	beq.n	8003976 <_vfiprintf_r+0x15a>
 80039e8:	9105      	str	r1, [sp, #20]
 80039ea:	e7c4      	b.n	8003976 <_vfiprintf_r+0x15a>
 80039ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80039f0:	4604      	mov	r4, r0
 80039f2:	2301      	movs	r3, #1
 80039f4:	e7f0      	b.n	80039d8 <_vfiprintf_r+0x1bc>
 80039f6:	ab03      	add	r3, sp, #12
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	462a      	mov	r2, r5
 80039fc:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <_vfiprintf_r+0x22c>)
 80039fe:	a904      	add	r1, sp, #16
 8003a00:	4630      	mov	r0, r6
 8003a02:	f3af 8000 	nop.w
 8003a06:	4607      	mov	r7, r0
 8003a08:	1c78      	adds	r0, r7, #1
 8003a0a:	d1d6      	bne.n	80039ba <_vfiprintf_r+0x19e>
 8003a0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003a0e:	07d9      	lsls	r1, r3, #31
 8003a10:	d405      	bmi.n	8003a1e <_vfiprintf_r+0x202>
 8003a12:	89ab      	ldrh	r3, [r5, #12]
 8003a14:	059a      	lsls	r2, r3, #22
 8003a16:	d402      	bmi.n	8003a1e <_vfiprintf_r+0x202>
 8003a18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003a1a:	f7ff fddb 	bl	80035d4 <__retarget_lock_release_recursive>
 8003a1e:	89ab      	ldrh	r3, [r5, #12]
 8003a20:	065b      	lsls	r3, r3, #25
 8003a22:	f53f af1d 	bmi.w	8003860 <_vfiprintf_r+0x44>
 8003a26:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a28:	e71c      	b.n	8003864 <_vfiprintf_r+0x48>
 8003a2a:	ab03      	add	r3, sp, #12
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	462a      	mov	r2, r5
 8003a30:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <_vfiprintf_r+0x22c>)
 8003a32:	a904      	add	r1, sp, #16
 8003a34:	4630      	mov	r0, r6
 8003a36:	f000 f879 	bl	8003b2c <_printf_i>
 8003a3a:	e7e4      	b.n	8003a06 <_vfiprintf_r+0x1ea>
 8003a3c:	080043b0 	.word	0x080043b0
 8003a40:	080043ba 	.word	0x080043ba
 8003a44:	00000000 	.word	0x00000000
 8003a48:	080037f7 	.word	0x080037f7
 8003a4c:	080043b6 	.word	0x080043b6

08003a50 <_printf_common>:
 8003a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a54:	4616      	mov	r6, r2
 8003a56:	4699      	mov	r9, r3
 8003a58:	688a      	ldr	r2, [r1, #8]
 8003a5a:	690b      	ldr	r3, [r1, #16]
 8003a5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a60:	4293      	cmp	r3, r2
 8003a62:	bfb8      	it	lt
 8003a64:	4613      	movlt	r3, r2
 8003a66:	6033      	str	r3, [r6, #0]
 8003a68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a6c:	4607      	mov	r7, r0
 8003a6e:	460c      	mov	r4, r1
 8003a70:	b10a      	cbz	r2, 8003a76 <_printf_common+0x26>
 8003a72:	3301      	adds	r3, #1
 8003a74:	6033      	str	r3, [r6, #0]
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	0699      	lsls	r1, r3, #26
 8003a7a:	bf42      	ittt	mi
 8003a7c:	6833      	ldrmi	r3, [r6, #0]
 8003a7e:	3302      	addmi	r3, #2
 8003a80:	6033      	strmi	r3, [r6, #0]
 8003a82:	6825      	ldr	r5, [r4, #0]
 8003a84:	f015 0506 	ands.w	r5, r5, #6
 8003a88:	d106      	bne.n	8003a98 <_printf_common+0x48>
 8003a8a:	f104 0a19 	add.w	sl, r4, #25
 8003a8e:	68e3      	ldr	r3, [r4, #12]
 8003a90:	6832      	ldr	r2, [r6, #0]
 8003a92:	1a9b      	subs	r3, r3, r2
 8003a94:	42ab      	cmp	r3, r5
 8003a96:	dc26      	bgt.n	8003ae6 <_printf_common+0x96>
 8003a98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a9c:	1e13      	subs	r3, r2, #0
 8003a9e:	6822      	ldr	r2, [r4, #0]
 8003aa0:	bf18      	it	ne
 8003aa2:	2301      	movne	r3, #1
 8003aa4:	0692      	lsls	r2, r2, #26
 8003aa6:	d42b      	bmi.n	8003b00 <_printf_common+0xb0>
 8003aa8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003aac:	4649      	mov	r1, r9
 8003aae:	4638      	mov	r0, r7
 8003ab0:	47c0      	blx	r8
 8003ab2:	3001      	adds	r0, #1
 8003ab4:	d01e      	beq.n	8003af4 <_printf_common+0xa4>
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	6922      	ldr	r2, [r4, #16]
 8003aba:	f003 0306 	and.w	r3, r3, #6
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	bf02      	ittt	eq
 8003ac2:	68e5      	ldreq	r5, [r4, #12]
 8003ac4:	6833      	ldreq	r3, [r6, #0]
 8003ac6:	1aed      	subeq	r5, r5, r3
 8003ac8:	68a3      	ldr	r3, [r4, #8]
 8003aca:	bf0c      	ite	eq
 8003acc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ad0:	2500      	movne	r5, #0
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	bfc4      	itt	gt
 8003ad6:	1a9b      	subgt	r3, r3, r2
 8003ad8:	18ed      	addgt	r5, r5, r3
 8003ada:	2600      	movs	r6, #0
 8003adc:	341a      	adds	r4, #26
 8003ade:	42b5      	cmp	r5, r6
 8003ae0:	d11a      	bne.n	8003b18 <_printf_common+0xc8>
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	e008      	b.n	8003af8 <_printf_common+0xa8>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	4652      	mov	r2, sl
 8003aea:	4649      	mov	r1, r9
 8003aec:	4638      	mov	r0, r7
 8003aee:	47c0      	blx	r8
 8003af0:	3001      	adds	r0, #1
 8003af2:	d103      	bne.n	8003afc <_printf_common+0xac>
 8003af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003afc:	3501      	adds	r5, #1
 8003afe:	e7c6      	b.n	8003a8e <_printf_common+0x3e>
 8003b00:	18e1      	adds	r1, r4, r3
 8003b02:	1c5a      	adds	r2, r3, #1
 8003b04:	2030      	movs	r0, #48	; 0x30
 8003b06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b0a:	4422      	add	r2, r4
 8003b0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b14:	3302      	adds	r3, #2
 8003b16:	e7c7      	b.n	8003aa8 <_printf_common+0x58>
 8003b18:	2301      	movs	r3, #1
 8003b1a:	4622      	mov	r2, r4
 8003b1c:	4649      	mov	r1, r9
 8003b1e:	4638      	mov	r0, r7
 8003b20:	47c0      	blx	r8
 8003b22:	3001      	adds	r0, #1
 8003b24:	d0e6      	beq.n	8003af4 <_printf_common+0xa4>
 8003b26:	3601      	adds	r6, #1
 8003b28:	e7d9      	b.n	8003ade <_printf_common+0x8e>
	...

08003b2c <_printf_i>:
 8003b2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b30:	7e0f      	ldrb	r7, [r1, #24]
 8003b32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b34:	2f78      	cmp	r7, #120	; 0x78
 8003b36:	4691      	mov	r9, r2
 8003b38:	4680      	mov	r8, r0
 8003b3a:	460c      	mov	r4, r1
 8003b3c:	469a      	mov	sl, r3
 8003b3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b42:	d807      	bhi.n	8003b54 <_printf_i+0x28>
 8003b44:	2f62      	cmp	r7, #98	; 0x62
 8003b46:	d80a      	bhi.n	8003b5e <_printf_i+0x32>
 8003b48:	2f00      	cmp	r7, #0
 8003b4a:	f000 80d4 	beq.w	8003cf6 <_printf_i+0x1ca>
 8003b4e:	2f58      	cmp	r7, #88	; 0x58
 8003b50:	f000 80c0 	beq.w	8003cd4 <_printf_i+0x1a8>
 8003b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003b5c:	e03a      	b.n	8003bd4 <_printf_i+0xa8>
 8003b5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003b62:	2b15      	cmp	r3, #21
 8003b64:	d8f6      	bhi.n	8003b54 <_printf_i+0x28>
 8003b66:	a101      	add	r1, pc, #4	; (adr r1, 8003b6c <_printf_i+0x40>)
 8003b68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b6c:	08003bc5 	.word	0x08003bc5
 8003b70:	08003bd9 	.word	0x08003bd9
 8003b74:	08003b55 	.word	0x08003b55
 8003b78:	08003b55 	.word	0x08003b55
 8003b7c:	08003b55 	.word	0x08003b55
 8003b80:	08003b55 	.word	0x08003b55
 8003b84:	08003bd9 	.word	0x08003bd9
 8003b88:	08003b55 	.word	0x08003b55
 8003b8c:	08003b55 	.word	0x08003b55
 8003b90:	08003b55 	.word	0x08003b55
 8003b94:	08003b55 	.word	0x08003b55
 8003b98:	08003cdd 	.word	0x08003cdd
 8003b9c:	08003c05 	.word	0x08003c05
 8003ba0:	08003c97 	.word	0x08003c97
 8003ba4:	08003b55 	.word	0x08003b55
 8003ba8:	08003b55 	.word	0x08003b55
 8003bac:	08003cff 	.word	0x08003cff
 8003bb0:	08003b55 	.word	0x08003b55
 8003bb4:	08003c05 	.word	0x08003c05
 8003bb8:	08003b55 	.word	0x08003b55
 8003bbc:	08003b55 	.word	0x08003b55
 8003bc0:	08003c9f 	.word	0x08003c9f
 8003bc4:	682b      	ldr	r3, [r5, #0]
 8003bc6:	1d1a      	adds	r2, r3, #4
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	602a      	str	r2, [r5, #0]
 8003bcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e09f      	b.n	8003d18 <_printf_i+0x1ec>
 8003bd8:	6820      	ldr	r0, [r4, #0]
 8003bda:	682b      	ldr	r3, [r5, #0]
 8003bdc:	0607      	lsls	r7, r0, #24
 8003bde:	f103 0104 	add.w	r1, r3, #4
 8003be2:	6029      	str	r1, [r5, #0]
 8003be4:	d501      	bpl.n	8003bea <_printf_i+0xbe>
 8003be6:	681e      	ldr	r6, [r3, #0]
 8003be8:	e003      	b.n	8003bf2 <_printf_i+0xc6>
 8003bea:	0646      	lsls	r6, r0, #25
 8003bec:	d5fb      	bpl.n	8003be6 <_printf_i+0xba>
 8003bee:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003bf2:	2e00      	cmp	r6, #0
 8003bf4:	da03      	bge.n	8003bfe <_printf_i+0xd2>
 8003bf6:	232d      	movs	r3, #45	; 0x2d
 8003bf8:	4276      	negs	r6, r6
 8003bfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bfe:	485a      	ldr	r0, [pc, #360]	; (8003d68 <_printf_i+0x23c>)
 8003c00:	230a      	movs	r3, #10
 8003c02:	e012      	b.n	8003c2a <_printf_i+0xfe>
 8003c04:	682b      	ldr	r3, [r5, #0]
 8003c06:	6820      	ldr	r0, [r4, #0]
 8003c08:	1d19      	adds	r1, r3, #4
 8003c0a:	6029      	str	r1, [r5, #0]
 8003c0c:	0605      	lsls	r5, r0, #24
 8003c0e:	d501      	bpl.n	8003c14 <_printf_i+0xe8>
 8003c10:	681e      	ldr	r6, [r3, #0]
 8003c12:	e002      	b.n	8003c1a <_printf_i+0xee>
 8003c14:	0641      	lsls	r1, r0, #25
 8003c16:	d5fb      	bpl.n	8003c10 <_printf_i+0xe4>
 8003c18:	881e      	ldrh	r6, [r3, #0]
 8003c1a:	4853      	ldr	r0, [pc, #332]	; (8003d68 <_printf_i+0x23c>)
 8003c1c:	2f6f      	cmp	r7, #111	; 0x6f
 8003c1e:	bf0c      	ite	eq
 8003c20:	2308      	moveq	r3, #8
 8003c22:	230a      	movne	r3, #10
 8003c24:	2100      	movs	r1, #0
 8003c26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c2a:	6865      	ldr	r5, [r4, #4]
 8003c2c:	60a5      	str	r5, [r4, #8]
 8003c2e:	2d00      	cmp	r5, #0
 8003c30:	bfa2      	ittt	ge
 8003c32:	6821      	ldrge	r1, [r4, #0]
 8003c34:	f021 0104 	bicge.w	r1, r1, #4
 8003c38:	6021      	strge	r1, [r4, #0]
 8003c3a:	b90e      	cbnz	r6, 8003c40 <_printf_i+0x114>
 8003c3c:	2d00      	cmp	r5, #0
 8003c3e:	d04b      	beq.n	8003cd8 <_printf_i+0x1ac>
 8003c40:	4615      	mov	r5, r2
 8003c42:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c46:	fb03 6711 	mls	r7, r3, r1, r6
 8003c4a:	5dc7      	ldrb	r7, [r0, r7]
 8003c4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003c50:	4637      	mov	r7, r6
 8003c52:	42bb      	cmp	r3, r7
 8003c54:	460e      	mov	r6, r1
 8003c56:	d9f4      	bls.n	8003c42 <_printf_i+0x116>
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d10b      	bne.n	8003c74 <_printf_i+0x148>
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	07de      	lsls	r6, r3, #31
 8003c60:	d508      	bpl.n	8003c74 <_printf_i+0x148>
 8003c62:	6923      	ldr	r3, [r4, #16]
 8003c64:	6861      	ldr	r1, [r4, #4]
 8003c66:	4299      	cmp	r1, r3
 8003c68:	bfde      	ittt	le
 8003c6a:	2330      	movle	r3, #48	; 0x30
 8003c6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003c70:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003c74:	1b52      	subs	r2, r2, r5
 8003c76:	6122      	str	r2, [r4, #16]
 8003c78:	f8cd a000 	str.w	sl, [sp]
 8003c7c:	464b      	mov	r3, r9
 8003c7e:	aa03      	add	r2, sp, #12
 8003c80:	4621      	mov	r1, r4
 8003c82:	4640      	mov	r0, r8
 8003c84:	f7ff fee4 	bl	8003a50 <_printf_common>
 8003c88:	3001      	adds	r0, #1
 8003c8a:	d14a      	bne.n	8003d22 <_printf_i+0x1f6>
 8003c8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c90:	b004      	add	sp, #16
 8003c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c96:	6823      	ldr	r3, [r4, #0]
 8003c98:	f043 0320 	orr.w	r3, r3, #32
 8003c9c:	6023      	str	r3, [r4, #0]
 8003c9e:	4833      	ldr	r0, [pc, #204]	; (8003d6c <_printf_i+0x240>)
 8003ca0:	2778      	movs	r7, #120	; 0x78
 8003ca2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	6829      	ldr	r1, [r5, #0]
 8003caa:	061f      	lsls	r7, r3, #24
 8003cac:	f851 6b04 	ldr.w	r6, [r1], #4
 8003cb0:	d402      	bmi.n	8003cb8 <_printf_i+0x18c>
 8003cb2:	065f      	lsls	r7, r3, #25
 8003cb4:	bf48      	it	mi
 8003cb6:	b2b6      	uxthmi	r6, r6
 8003cb8:	07df      	lsls	r7, r3, #31
 8003cba:	bf48      	it	mi
 8003cbc:	f043 0320 	orrmi.w	r3, r3, #32
 8003cc0:	6029      	str	r1, [r5, #0]
 8003cc2:	bf48      	it	mi
 8003cc4:	6023      	strmi	r3, [r4, #0]
 8003cc6:	b91e      	cbnz	r6, 8003cd0 <_printf_i+0x1a4>
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	f023 0320 	bic.w	r3, r3, #32
 8003cce:	6023      	str	r3, [r4, #0]
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	e7a7      	b.n	8003c24 <_printf_i+0xf8>
 8003cd4:	4824      	ldr	r0, [pc, #144]	; (8003d68 <_printf_i+0x23c>)
 8003cd6:	e7e4      	b.n	8003ca2 <_printf_i+0x176>
 8003cd8:	4615      	mov	r5, r2
 8003cda:	e7bd      	b.n	8003c58 <_printf_i+0x12c>
 8003cdc:	682b      	ldr	r3, [r5, #0]
 8003cde:	6826      	ldr	r6, [r4, #0]
 8003ce0:	6961      	ldr	r1, [r4, #20]
 8003ce2:	1d18      	adds	r0, r3, #4
 8003ce4:	6028      	str	r0, [r5, #0]
 8003ce6:	0635      	lsls	r5, r6, #24
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	d501      	bpl.n	8003cf0 <_printf_i+0x1c4>
 8003cec:	6019      	str	r1, [r3, #0]
 8003cee:	e002      	b.n	8003cf6 <_printf_i+0x1ca>
 8003cf0:	0670      	lsls	r0, r6, #25
 8003cf2:	d5fb      	bpl.n	8003cec <_printf_i+0x1c0>
 8003cf4:	8019      	strh	r1, [r3, #0]
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	6123      	str	r3, [r4, #16]
 8003cfa:	4615      	mov	r5, r2
 8003cfc:	e7bc      	b.n	8003c78 <_printf_i+0x14c>
 8003cfe:	682b      	ldr	r3, [r5, #0]
 8003d00:	1d1a      	adds	r2, r3, #4
 8003d02:	602a      	str	r2, [r5, #0]
 8003d04:	681d      	ldr	r5, [r3, #0]
 8003d06:	6862      	ldr	r2, [r4, #4]
 8003d08:	2100      	movs	r1, #0
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	f7fc fa60 	bl	80001d0 <memchr>
 8003d10:	b108      	cbz	r0, 8003d16 <_printf_i+0x1ea>
 8003d12:	1b40      	subs	r0, r0, r5
 8003d14:	6060      	str	r0, [r4, #4]
 8003d16:	6863      	ldr	r3, [r4, #4]
 8003d18:	6123      	str	r3, [r4, #16]
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d20:	e7aa      	b.n	8003c78 <_printf_i+0x14c>
 8003d22:	6923      	ldr	r3, [r4, #16]
 8003d24:	462a      	mov	r2, r5
 8003d26:	4649      	mov	r1, r9
 8003d28:	4640      	mov	r0, r8
 8003d2a:	47d0      	blx	sl
 8003d2c:	3001      	adds	r0, #1
 8003d2e:	d0ad      	beq.n	8003c8c <_printf_i+0x160>
 8003d30:	6823      	ldr	r3, [r4, #0]
 8003d32:	079b      	lsls	r3, r3, #30
 8003d34:	d413      	bmi.n	8003d5e <_printf_i+0x232>
 8003d36:	68e0      	ldr	r0, [r4, #12]
 8003d38:	9b03      	ldr	r3, [sp, #12]
 8003d3a:	4298      	cmp	r0, r3
 8003d3c:	bfb8      	it	lt
 8003d3e:	4618      	movlt	r0, r3
 8003d40:	e7a6      	b.n	8003c90 <_printf_i+0x164>
 8003d42:	2301      	movs	r3, #1
 8003d44:	4632      	mov	r2, r6
 8003d46:	4649      	mov	r1, r9
 8003d48:	4640      	mov	r0, r8
 8003d4a:	47d0      	blx	sl
 8003d4c:	3001      	adds	r0, #1
 8003d4e:	d09d      	beq.n	8003c8c <_printf_i+0x160>
 8003d50:	3501      	adds	r5, #1
 8003d52:	68e3      	ldr	r3, [r4, #12]
 8003d54:	9903      	ldr	r1, [sp, #12]
 8003d56:	1a5b      	subs	r3, r3, r1
 8003d58:	42ab      	cmp	r3, r5
 8003d5a:	dcf2      	bgt.n	8003d42 <_printf_i+0x216>
 8003d5c:	e7eb      	b.n	8003d36 <_printf_i+0x20a>
 8003d5e:	2500      	movs	r5, #0
 8003d60:	f104 0619 	add.w	r6, r4, #25
 8003d64:	e7f5      	b.n	8003d52 <_printf_i+0x226>
 8003d66:	bf00      	nop
 8003d68:	080043c1 	.word	0x080043c1
 8003d6c:	080043d2 	.word	0x080043d2

08003d70 <__sflush_r>:
 8003d70:	898a      	ldrh	r2, [r1, #12]
 8003d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d76:	4605      	mov	r5, r0
 8003d78:	0710      	lsls	r0, r2, #28
 8003d7a:	460c      	mov	r4, r1
 8003d7c:	d458      	bmi.n	8003e30 <__sflush_r+0xc0>
 8003d7e:	684b      	ldr	r3, [r1, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	dc05      	bgt.n	8003d90 <__sflush_r+0x20>
 8003d84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	dc02      	bgt.n	8003d90 <__sflush_r+0x20>
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d92:	2e00      	cmp	r6, #0
 8003d94:	d0f9      	beq.n	8003d8a <__sflush_r+0x1a>
 8003d96:	2300      	movs	r3, #0
 8003d98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d9c:	682f      	ldr	r7, [r5, #0]
 8003d9e:	6a21      	ldr	r1, [r4, #32]
 8003da0:	602b      	str	r3, [r5, #0]
 8003da2:	d032      	beq.n	8003e0a <__sflush_r+0x9a>
 8003da4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003da6:	89a3      	ldrh	r3, [r4, #12]
 8003da8:	075a      	lsls	r2, r3, #29
 8003daa:	d505      	bpl.n	8003db8 <__sflush_r+0x48>
 8003dac:	6863      	ldr	r3, [r4, #4]
 8003dae:	1ac0      	subs	r0, r0, r3
 8003db0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003db2:	b10b      	cbz	r3, 8003db8 <__sflush_r+0x48>
 8003db4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003db6:	1ac0      	subs	r0, r0, r3
 8003db8:	2300      	movs	r3, #0
 8003dba:	4602      	mov	r2, r0
 8003dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003dbe:	6a21      	ldr	r1, [r4, #32]
 8003dc0:	4628      	mov	r0, r5
 8003dc2:	47b0      	blx	r6
 8003dc4:	1c43      	adds	r3, r0, #1
 8003dc6:	89a3      	ldrh	r3, [r4, #12]
 8003dc8:	d106      	bne.n	8003dd8 <__sflush_r+0x68>
 8003dca:	6829      	ldr	r1, [r5, #0]
 8003dcc:	291d      	cmp	r1, #29
 8003dce:	d82b      	bhi.n	8003e28 <__sflush_r+0xb8>
 8003dd0:	4a29      	ldr	r2, [pc, #164]	; (8003e78 <__sflush_r+0x108>)
 8003dd2:	410a      	asrs	r2, r1
 8003dd4:	07d6      	lsls	r6, r2, #31
 8003dd6:	d427      	bmi.n	8003e28 <__sflush_r+0xb8>
 8003dd8:	2200      	movs	r2, #0
 8003dda:	6062      	str	r2, [r4, #4]
 8003ddc:	04d9      	lsls	r1, r3, #19
 8003dde:	6922      	ldr	r2, [r4, #16]
 8003de0:	6022      	str	r2, [r4, #0]
 8003de2:	d504      	bpl.n	8003dee <__sflush_r+0x7e>
 8003de4:	1c42      	adds	r2, r0, #1
 8003de6:	d101      	bne.n	8003dec <__sflush_r+0x7c>
 8003de8:	682b      	ldr	r3, [r5, #0]
 8003dea:	b903      	cbnz	r3, 8003dee <__sflush_r+0x7e>
 8003dec:	6560      	str	r0, [r4, #84]	; 0x54
 8003dee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003df0:	602f      	str	r7, [r5, #0]
 8003df2:	2900      	cmp	r1, #0
 8003df4:	d0c9      	beq.n	8003d8a <__sflush_r+0x1a>
 8003df6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003dfa:	4299      	cmp	r1, r3
 8003dfc:	d002      	beq.n	8003e04 <__sflush_r+0x94>
 8003dfe:	4628      	mov	r0, r5
 8003e00:	f7ff fbea 	bl	80035d8 <_free_r>
 8003e04:	2000      	movs	r0, #0
 8003e06:	6360      	str	r0, [r4, #52]	; 0x34
 8003e08:	e7c0      	b.n	8003d8c <__sflush_r+0x1c>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	47b0      	blx	r6
 8003e10:	1c41      	adds	r1, r0, #1
 8003e12:	d1c8      	bne.n	8003da6 <__sflush_r+0x36>
 8003e14:	682b      	ldr	r3, [r5, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0c5      	beq.n	8003da6 <__sflush_r+0x36>
 8003e1a:	2b1d      	cmp	r3, #29
 8003e1c:	d001      	beq.n	8003e22 <__sflush_r+0xb2>
 8003e1e:	2b16      	cmp	r3, #22
 8003e20:	d101      	bne.n	8003e26 <__sflush_r+0xb6>
 8003e22:	602f      	str	r7, [r5, #0]
 8003e24:	e7b1      	b.n	8003d8a <__sflush_r+0x1a>
 8003e26:	89a3      	ldrh	r3, [r4, #12]
 8003e28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e2c:	81a3      	strh	r3, [r4, #12]
 8003e2e:	e7ad      	b.n	8003d8c <__sflush_r+0x1c>
 8003e30:	690f      	ldr	r7, [r1, #16]
 8003e32:	2f00      	cmp	r7, #0
 8003e34:	d0a9      	beq.n	8003d8a <__sflush_r+0x1a>
 8003e36:	0793      	lsls	r3, r2, #30
 8003e38:	680e      	ldr	r6, [r1, #0]
 8003e3a:	bf08      	it	eq
 8003e3c:	694b      	ldreq	r3, [r1, #20]
 8003e3e:	600f      	str	r7, [r1, #0]
 8003e40:	bf18      	it	ne
 8003e42:	2300      	movne	r3, #0
 8003e44:	eba6 0807 	sub.w	r8, r6, r7
 8003e48:	608b      	str	r3, [r1, #8]
 8003e4a:	f1b8 0f00 	cmp.w	r8, #0
 8003e4e:	dd9c      	ble.n	8003d8a <__sflush_r+0x1a>
 8003e50:	6a21      	ldr	r1, [r4, #32]
 8003e52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003e54:	4643      	mov	r3, r8
 8003e56:	463a      	mov	r2, r7
 8003e58:	4628      	mov	r0, r5
 8003e5a:	47b0      	blx	r6
 8003e5c:	2800      	cmp	r0, #0
 8003e5e:	dc06      	bgt.n	8003e6e <__sflush_r+0xfe>
 8003e60:	89a3      	ldrh	r3, [r4, #12]
 8003e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e66:	81a3      	strh	r3, [r4, #12]
 8003e68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e6c:	e78e      	b.n	8003d8c <__sflush_r+0x1c>
 8003e6e:	4407      	add	r7, r0
 8003e70:	eba8 0800 	sub.w	r8, r8, r0
 8003e74:	e7e9      	b.n	8003e4a <__sflush_r+0xda>
 8003e76:	bf00      	nop
 8003e78:	dfbffffe 	.word	0xdfbffffe

08003e7c <_fflush_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	690b      	ldr	r3, [r1, #16]
 8003e80:	4605      	mov	r5, r0
 8003e82:	460c      	mov	r4, r1
 8003e84:	b913      	cbnz	r3, 8003e8c <_fflush_r+0x10>
 8003e86:	2500      	movs	r5, #0
 8003e88:	4628      	mov	r0, r5
 8003e8a:	bd38      	pop	{r3, r4, r5, pc}
 8003e8c:	b118      	cbz	r0, 8003e96 <_fflush_r+0x1a>
 8003e8e:	6a03      	ldr	r3, [r0, #32]
 8003e90:	b90b      	cbnz	r3, 8003e96 <_fflush_r+0x1a>
 8003e92:	f7ff fa91 	bl	80033b8 <__sinit>
 8003e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f3      	beq.n	8003e86 <_fflush_r+0xa>
 8003e9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ea0:	07d0      	lsls	r0, r2, #31
 8003ea2:	d404      	bmi.n	8003eae <_fflush_r+0x32>
 8003ea4:	0599      	lsls	r1, r3, #22
 8003ea6:	d402      	bmi.n	8003eae <_fflush_r+0x32>
 8003ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003eaa:	f7ff fb92 	bl	80035d2 <__retarget_lock_acquire_recursive>
 8003eae:	4628      	mov	r0, r5
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	f7ff ff5d 	bl	8003d70 <__sflush_r>
 8003eb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003eb8:	07da      	lsls	r2, r3, #31
 8003eba:	4605      	mov	r5, r0
 8003ebc:	d4e4      	bmi.n	8003e88 <_fflush_r+0xc>
 8003ebe:	89a3      	ldrh	r3, [r4, #12]
 8003ec0:	059b      	lsls	r3, r3, #22
 8003ec2:	d4e1      	bmi.n	8003e88 <_fflush_r+0xc>
 8003ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ec6:	f7ff fb85 	bl	80035d4 <__retarget_lock_release_recursive>
 8003eca:	e7dd      	b.n	8003e88 <_fflush_r+0xc>

08003ecc <_putc_r>:
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	460d      	mov	r5, r1
 8003ed0:	4614      	mov	r4, r2
 8003ed2:	4606      	mov	r6, r0
 8003ed4:	b118      	cbz	r0, 8003ede <_putc_r+0x12>
 8003ed6:	6a03      	ldr	r3, [r0, #32]
 8003ed8:	b90b      	cbnz	r3, 8003ede <_putc_r+0x12>
 8003eda:	f7ff fa6d 	bl	80033b8 <__sinit>
 8003ede:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ee0:	07d8      	lsls	r0, r3, #31
 8003ee2:	d405      	bmi.n	8003ef0 <_putc_r+0x24>
 8003ee4:	89a3      	ldrh	r3, [r4, #12]
 8003ee6:	0599      	lsls	r1, r3, #22
 8003ee8:	d402      	bmi.n	8003ef0 <_putc_r+0x24>
 8003eea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003eec:	f7ff fb71 	bl	80035d2 <__retarget_lock_acquire_recursive>
 8003ef0:	68a3      	ldr	r3, [r4, #8]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	60a3      	str	r3, [r4, #8]
 8003ef8:	da05      	bge.n	8003f06 <_putc_r+0x3a>
 8003efa:	69a2      	ldr	r2, [r4, #24]
 8003efc:	4293      	cmp	r3, r2
 8003efe:	db12      	blt.n	8003f26 <_putc_r+0x5a>
 8003f00:	b2eb      	uxtb	r3, r5
 8003f02:	2b0a      	cmp	r3, #10
 8003f04:	d00f      	beq.n	8003f26 <_putc_r+0x5a>
 8003f06:	6823      	ldr	r3, [r4, #0]
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	6022      	str	r2, [r4, #0]
 8003f0c:	701d      	strb	r5, [r3, #0]
 8003f0e:	b2ed      	uxtb	r5, r5
 8003f10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f12:	07da      	lsls	r2, r3, #31
 8003f14:	d405      	bmi.n	8003f22 <_putc_r+0x56>
 8003f16:	89a3      	ldrh	r3, [r4, #12]
 8003f18:	059b      	lsls	r3, r3, #22
 8003f1a:	d402      	bmi.n	8003f22 <_putc_r+0x56>
 8003f1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f1e:	f7ff fb59 	bl	80035d4 <__retarget_lock_release_recursive>
 8003f22:	4628      	mov	r0, r5
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	4629      	mov	r1, r5
 8003f28:	4622      	mov	r2, r4
 8003f2a:	4630      	mov	r0, r6
 8003f2c:	f000 f802 	bl	8003f34 <__swbuf_r>
 8003f30:	4605      	mov	r5, r0
 8003f32:	e7ed      	b.n	8003f10 <_putc_r+0x44>

08003f34 <__swbuf_r>:
 8003f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f36:	460e      	mov	r6, r1
 8003f38:	4614      	mov	r4, r2
 8003f3a:	4605      	mov	r5, r0
 8003f3c:	b118      	cbz	r0, 8003f46 <__swbuf_r+0x12>
 8003f3e:	6a03      	ldr	r3, [r0, #32]
 8003f40:	b90b      	cbnz	r3, 8003f46 <__swbuf_r+0x12>
 8003f42:	f7ff fa39 	bl	80033b8 <__sinit>
 8003f46:	69a3      	ldr	r3, [r4, #24]
 8003f48:	60a3      	str	r3, [r4, #8]
 8003f4a:	89a3      	ldrh	r3, [r4, #12]
 8003f4c:	071a      	lsls	r2, r3, #28
 8003f4e:	d525      	bpl.n	8003f9c <__swbuf_r+0x68>
 8003f50:	6923      	ldr	r3, [r4, #16]
 8003f52:	b31b      	cbz	r3, 8003f9c <__swbuf_r+0x68>
 8003f54:	6823      	ldr	r3, [r4, #0]
 8003f56:	6922      	ldr	r2, [r4, #16]
 8003f58:	1a98      	subs	r0, r3, r2
 8003f5a:	6963      	ldr	r3, [r4, #20]
 8003f5c:	b2f6      	uxtb	r6, r6
 8003f5e:	4283      	cmp	r3, r0
 8003f60:	4637      	mov	r7, r6
 8003f62:	dc04      	bgt.n	8003f6e <__swbuf_r+0x3a>
 8003f64:	4621      	mov	r1, r4
 8003f66:	4628      	mov	r0, r5
 8003f68:	f7ff ff88 	bl	8003e7c <_fflush_r>
 8003f6c:	b9e0      	cbnz	r0, 8003fa8 <__swbuf_r+0x74>
 8003f6e:	68a3      	ldr	r3, [r4, #8]
 8003f70:	3b01      	subs	r3, #1
 8003f72:	60a3      	str	r3, [r4, #8]
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	6022      	str	r2, [r4, #0]
 8003f7a:	701e      	strb	r6, [r3, #0]
 8003f7c:	6962      	ldr	r2, [r4, #20]
 8003f7e:	1c43      	adds	r3, r0, #1
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d004      	beq.n	8003f8e <__swbuf_r+0x5a>
 8003f84:	89a3      	ldrh	r3, [r4, #12]
 8003f86:	07db      	lsls	r3, r3, #31
 8003f88:	d506      	bpl.n	8003f98 <__swbuf_r+0x64>
 8003f8a:	2e0a      	cmp	r6, #10
 8003f8c:	d104      	bne.n	8003f98 <__swbuf_r+0x64>
 8003f8e:	4621      	mov	r1, r4
 8003f90:	4628      	mov	r0, r5
 8003f92:	f7ff ff73 	bl	8003e7c <_fflush_r>
 8003f96:	b938      	cbnz	r0, 8003fa8 <__swbuf_r+0x74>
 8003f98:	4638      	mov	r0, r7
 8003f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	f000 f806 	bl	8003fb0 <__swsetup_r>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	d0d5      	beq.n	8003f54 <__swbuf_r+0x20>
 8003fa8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003fac:	e7f4      	b.n	8003f98 <__swbuf_r+0x64>
	...

08003fb0 <__swsetup_r>:
 8003fb0:	b538      	push	{r3, r4, r5, lr}
 8003fb2:	4b2a      	ldr	r3, [pc, #168]	; (800405c <__swsetup_r+0xac>)
 8003fb4:	4605      	mov	r5, r0
 8003fb6:	6818      	ldr	r0, [r3, #0]
 8003fb8:	460c      	mov	r4, r1
 8003fba:	b118      	cbz	r0, 8003fc4 <__swsetup_r+0x14>
 8003fbc:	6a03      	ldr	r3, [r0, #32]
 8003fbe:	b90b      	cbnz	r3, 8003fc4 <__swsetup_r+0x14>
 8003fc0:	f7ff f9fa 	bl	80033b8 <__sinit>
 8003fc4:	89a3      	ldrh	r3, [r4, #12]
 8003fc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003fca:	0718      	lsls	r0, r3, #28
 8003fcc:	d422      	bmi.n	8004014 <__swsetup_r+0x64>
 8003fce:	06d9      	lsls	r1, r3, #27
 8003fd0:	d407      	bmi.n	8003fe2 <__swsetup_r+0x32>
 8003fd2:	2309      	movs	r3, #9
 8003fd4:	602b      	str	r3, [r5, #0]
 8003fd6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003fda:	81a3      	strh	r3, [r4, #12]
 8003fdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fe0:	e034      	b.n	800404c <__swsetup_r+0x9c>
 8003fe2:	0758      	lsls	r0, r3, #29
 8003fe4:	d512      	bpl.n	800400c <__swsetup_r+0x5c>
 8003fe6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003fe8:	b141      	cbz	r1, 8003ffc <__swsetup_r+0x4c>
 8003fea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fee:	4299      	cmp	r1, r3
 8003ff0:	d002      	beq.n	8003ff8 <__swsetup_r+0x48>
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	f7ff faf0 	bl	80035d8 <_free_r>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	6363      	str	r3, [r4, #52]	; 0x34
 8003ffc:	89a3      	ldrh	r3, [r4, #12]
 8003ffe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004002:	81a3      	strh	r3, [r4, #12]
 8004004:	2300      	movs	r3, #0
 8004006:	6063      	str	r3, [r4, #4]
 8004008:	6923      	ldr	r3, [r4, #16]
 800400a:	6023      	str	r3, [r4, #0]
 800400c:	89a3      	ldrh	r3, [r4, #12]
 800400e:	f043 0308 	orr.w	r3, r3, #8
 8004012:	81a3      	strh	r3, [r4, #12]
 8004014:	6923      	ldr	r3, [r4, #16]
 8004016:	b94b      	cbnz	r3, 800402c <__swsetup_r+0x7c>
 8004018:	89a3      	ldrh	r3, [r4, #12]
 800401a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800401e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004022:	d003      	beq.n	800402c <__swsetup_r+0x7c>
 8004024:	4621      	mov	r1, r4
 8004026:	4628      	mov	r0, r5
 8004028:	f000 f850 	bl	80040cc <__smakebuf_r>
 800402c:	89a0      	ldrh	r0, [r4, #12]
 800402e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004032:	f010 0301 	ands.w	r3, r0, #1
 8004036:	d00a      	beq.n	800404e <__swsetup_r+0x9e>
 8004038:	2300      	movs	r3, #0
 800403a:	60a3      	str	r3, [r4, #8]
 800403c:	6963      	ldr	r3, [r4, #20]
 800403e:	425b      	negs	r3, r3
 8004040:	61a3      	str	r3, [r4, #24]
 8004042:	6923      	ldr	r3, [r4, #16]
 8004044:	b943      	cbnz	r3, 8004058 <__swsetup_r+0xa8>
 8004046:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800404a:	d1c4      	bne.n	8003fd6 <__swsetup_r+0x26>
 800404c:	bd38      	pop	{r3, r4, r5, pc}
 800404e:	0781      	lsls	r1, r0, #30
 8004050:	bf58      	it	pl
 8004052:	6963      	ldrpl	r3, [r4, #20]
 8004054:	60a3      	str	r3, [r4, #8]
 8004056:	e7f4      	b.n	8004042 <__swsetup_r+0x92>
 8004058:	2000      	movs	r0, #0
 800405a:	e7f7      	b.n	800404c <__swsetup_r+0x9c>
 800405c:	20000064 	.word	0x20000064

08004060 <_sbrk_r>:
 8004060:	b538      	push	{r3, r4, r5, lr}
 8004062:	4d06      	ldr	r5, [pc, #24]	; (800407c <_sbrk_r+0x1c>)
 8004064:	2300      	movs	r3, #0
 8004066:	4604      	mov	r4, r0
 8004068:	4608      	mov	r0, r1
 800406a:	602b      	str	r3, [r5, #0]
 800406c:	f7fc fec0 	bl	8000df0 <_sbrk>
 8004070:	1c43      	adds	r3, r0, #1
 8004072:	d102      	bne.n	800407a <_sbrk_r+0x1a>
 8004074:	682b      	ldr	r3, [r5, #0]
 8004076:	b103      	cbz	r3, 800407a <_sbrk_r+0x1a>
 8004078:	6023      	str	r3, [r4, #0]
 800407a:	bd38      	pop	{r3, r4, r5, pc}
 800407c:	2000027c 	.word	0x2000027c

08004080 <__swhatbuf_r>:
 8004080:	b570      	push	{r4, r5, r6, lr}
 8004082:	460c      	mov	r4, r1
 8004084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004088:	2900      	cmp	r1, #0
 800408a:	b096      	sub	sp, #88	; 0x58
 800408c:	4615      	mov	r5, r2
 800408e:	461e      	mov	r6, r3
 8004090:	da0d      	bge.n	80040ae <__swhatbuf_r+0x2e>
 8004092:	89a3      	ldrh	r3, [r4, #12]
 8004094:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004098:	f04f 0100 	mov.w	r1, #0
 800409c:	bf0c      	ite	eq
 800409e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80040a2:	2340      	movne	r3, #64	; 0x40
 80040a4:	2000      	movs	r0, #0
 80040a6:	6031      	str	r1, [r6, #0]
 80040a8:	602b      	str	r3, [r5, #0]
 80040aa:	b016      	add	sp, #88	; 0x58
 80040ac:	bd70      	pop	{r4, r5, r6, pc}
 80040ae:	466a      	mov	r2, sp
 80040b0:	f000 f848 	bl	8004144 <_fstat_r>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	dbec      	blt.n	8004092 <__swhatbuf_r+0x12>
 80040b8:	9901      	ldr	r1, [sp, #4]
 80040ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80040be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80040c2:	4259      	negs	r1, r3
 80040c4:	4159      	adcs	r1, r3
 80040c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040ca:	e7eb      	b.n	80040a4 <__swhatbuf_r+0x24>

080040cc <__smakebuf_r>:
 80040cc:	898b      	ldrh	r3, [r1, #12]
 80040ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040d0:	079d      	lsls	r5, r3, #30
 80040d2:	4606      	mov	r6, r0
 80040d4:	460c      	mov	r4, r1
 80040d6:	d507      	bpl.n	80040e8 <__smakebuf_r+0x1c>
 80040d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	6123      	str	r3, [r4, #16]
 80040e0:	2301      	movs	r3, #1
 80040e2:	6163      	str	r3, [r4, #20]
 80040e4:	b002      	add	sp, #8
 80040e6:	bd70      	pop	{r4, r5, r6, pc}
 80040e8:	ab01      	add	r3, sp, #4
 80040ea:	466a      	mov	r2, sp
 80040ec:	f7ff ffc8 	bl	8004080 <__swhatbuf_r>
 80040f0:	9900      	ldr	r1, [sp, #0]
 80040f2:	4605      	mov	r5, r0
 80040f4:	4630      	mov	r0, r6
 80040f6:	f7ff fadb 	bl	80036b0 <_malloc_r>
 80040fa:	b948      	cbnz	r0, 8004110 <__smakebuf_r+0x44>
 80040fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004100:	059a      	lsls	r2, r3, #22
 8004102:	d4ef      	bmi.n	80040e4 <__smakebuf_r+0x18>
 8004104:	f023 0303 	bic.w	r3, r3, #3
 8004108:	f043 0302 	orr.w	r3, r3, #2
 800410c:	81a3      	strh	r3, [r4, #12]
 800410e:	e7e3      	b.n	80040d8 <__smakebuf_r+0xc>
 8004110:	89a3      	ldrh	r3, [r4, #12]
 8004112:	6020      	str	r0, [r4, #0]
 8004114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004118:	81a3      	strh	r3, [r4, #12]
 800411a:	9b00      	ldr	r3, [sp, #0]
 800411c:	6163      	str	r3, [r4, #20]
 800411e:	9b01      	ldr	r3, [sp, #4]
 8004120:	6120      	str	r0, [r4, #16]
 8004122:	b15b      	cbz	r3, 800413c <__smakebuf_r+0x70>
 8004124:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004128:	4630      	mov	r0, r6
 800412a:	f000 f81d 	bl	8004168 <_isatty_r>
 800412e:	b128      	cbz	r0, 800413c <__smakebuf_r+0x70>
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	f023 0303 	bic.w	r3, r3, #3
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	81a3      	strh	r3, [r4, #12]
 800413c:	89a3      	ldrh	r3, [r4, #12]
 800413e:	431d      	orrs	r5, r3
 8004140:	81a5      	strh	r5, [r4, #12]
 8004142:	e7cf      	b.n	80040e4 <__smakebuf_r+0x18>

08004144 <_fstat_r>:
 8004144:	b538      	push	{r3, r4, r5, lr}
 8004146:	4d07      	ldr	r5, [pc, #28]	; (8004164 <_fstat_r+0x20>)
 8004148:	2300      	movs	r3, #0
 800414a:	4604      	mov	r4, r0
 800414c:	4608      	mov	r0, r1
 800414e:	4611      	mov	r1, r2
 8004150:	602b      	str	r3, [r5, #0]
 8004152:	f7fc fe24 	bl	8000d9e <_fstat>
 8004156:	1c43      	adds	r3, r0, #1
 8004158:	d102      	bne.n	8004160 <_fstat_r+0x1c>
 800415a:	682b      	ldr	r3, [r5, #0]
 800415c:	b103      	cbz	r3, 8004160 <_fstat_r+0x1c>
 800415e:	6023      	str	r3, [r4, #0]
 8004160:	bd38      	pop	{r3, r4, r5, pc}
 8004162:	bf00      	nop
 8004164:	2000027c 	.word	0x2000027c

08004168 <_isatty_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	4d06      	ldr	r5, [pc, #24]	; (8004184 <_isatty_r+0x1c>)
 800416c:	2300      	movs	r3, #0
 800416e:	4604      	mov	r4, r0
 8004170:	4608      	mov	r0, r1
 8004172:	602b      	str	r3, [r5, #0]
 8004174:	f7fc fe23 	bl	8000dbe <_isatty>
 8004178:	1c43      	adds	r3, r0, #1
 800417a:	d102      	bne.n	8004182 <_isatty_r+0x1a>
 800417c:	682b      	ldr	r3, [r5, #0]
 800417e:	b103      	cbz	r3, 8004182 <_isatty_r+0x1a>
 8004180:	6023      	str	r3, [r4, #0]
 8004182:	bd38      	pop	{r3, r4, r5, pc}
 8004184:	2000027c 	.word	0x2000027c

08004188 <_init>:
 8004188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418a:	bf00      	nop
 800418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800418e:	bc08      	pop	{r3}
 8004190:	469e      	mov	lr, r3
 8004192:	4770      	bx	lr

08004194 <_fini>:
 8004194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004196:	bf00      	nop
 8004198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800419a:	bc08      	pop	{r3}
 800419c:	469e      	mov	lr, r3
 800419e:	4770      	bx	lr
