<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_8b0bfd5c</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_8b0bfd5c'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_8b0bfd5c')">rsnoc_z_H_R_G_T2_U_U_8b0bfd5c</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.62</td>
<td class="s7 cl rt"><a href="mod1666.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1666.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1666.html#Toggle" > 56.37</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1666.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1666.html#inst_tag_130793"  onclick="showContent('inst_tag_130793')">config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 62.62</td>
<td class="s7 cl rt"><a href="mod1666.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1666.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1666.html#Toggle" > 56.37</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1666.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_8b0bfd5c'>
<hr>
<a name="inst_tag_130793"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_130793" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.62</td>
<td class="s7 cl rt"><a href="mod1666.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1666.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1666.html#Toggle" > 56.37</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1666.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.76</td>
<td class="s8 cl rt"> 81.99</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 58.89</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 74.26</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2734.html#inst_tag_244765" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1579.html#inst_tag_107824" id="tag_urg_inst_107824">Ib</a></td>
<td class="s2 cl rt"> 23.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod175.html#inst_tag_12030" id="tag_urg_inst_12030">Ica</a></td>
<td class="s9 cl rt"> 97.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1338.html#inst_tag_79439" id="tag_urg_inst_79439">If</a></td>
<td class="s5 cl rt"> 56.16</td>
<td class="s8 cl rt"> 82.72</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 43.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 79.37</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2086.html#inst_tag_174811" id="tag_urg_inst_174811">Ifpa</a></td>
<td class="s7 cl rt"> 75.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1151.html#inst_tag_75740" id="tag_urg_inst_75740">Io</a></td>
<td class="s6 cl rt"> 63.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2444.html#inst_tag_210712" id="tag_urg_inst_210712">Ip</a></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1655_0.html#inst_tag_128204" id="tag_urg_inst_128204">Irspp</a></td>
<td class="s4 cl rt"> 48.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2330.html#inst_tag_202733" id="tag_urg_inst_202733">It</a></td>
<td class="s7 cl rt"> 72.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_46845" id="tag_urg_inst_46845">ucibdffbb39c1</a></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006.html#inst_tag_69381" id="tag_urg_inst_69381">upc</a></td>
<td class="s9 cl rt"> 91.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1176.html#inst_tag_76119" id="tag_urg_inst_76119">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1429.html#inst_tag_84991" id="tag_urg_inst_84991">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_1.html#inst_tag_233439" id="tag_urg_inst_233439">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2010_0.html#inst_tag_173485" id="tag_urg_inst_173485">ursrsg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_38690" id="tag_urg_inst_38690">uua3f77e29</a></td>
<td class="s8 cl rt"> 83.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1102.html#inst_tag_74372" id="tag_urg_inst_74372">uud68a6ffd66</a></td>
<td class="s8 cl rt"> 83.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_8b0bfd5c'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1666.html" >rsnoc_z_H_R_G_T2_U_U_8b0bfd5c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75788</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75793</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>75799</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75807</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75829</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75835</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75839</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>75864</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75953</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>76031</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>76042</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76231</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76236</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>76344</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
75787                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75788      1/1          		if ( ! Sys_Clk_RstN )
75789      1/1          			u_77fb &lt;= #1.0 ( 6'b0 );
75790      1/1          		else if ( u_d27a )
75791      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
75792                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75793      1/1          		if ( ! Sys_Clk_RstN )
75794      1/1          			u_f0c &lt;= #1.0 ( 3'b0 );
75795      1/1          		else if ( u_d27a )
75796      1/1          			u_f0c &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
75797                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
75798                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
75799      1/1          		case ( uu_cc5c_caseSel )
75800      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
75801      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
75802      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
75803      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
75804                   		endcase
75805                   	end
75806                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75807      1/1          		if ( ! Sys_Clk_RstN )
75808      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
75809      1/1          		else if ( u_d27a )
75810      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
75811                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75812      1/1          		if ( ! Sys_Clk_RstN )
75813      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
75814      1/1          		else if ( u_d27a )
75815      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
75816                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
75817                   		.Clk( Sys_Clk )
75818                   	,	.Clk_ClkS( Sys_Clk_ClkS )
75819                   	,	.Clk_En( Sys_Clk_En )
75820                   	,	.Clk_EnS( Sys_Clk_EnS )
75821                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
75822                   	,	.Clk_RstN( Sys_Clk_RstN )
75823                   	,	.Clk_Tm( Sys_Clk_Tm )
75824                   	,	.O( u_bb4d )
75825                   	,	.Reset( NextRsp1 )
75826                   	,	.Set( CxtEn &amp; CxtId )
75827                   	);
75828                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75829      1/1          		if ( ! Sys_Clk_RstN )
75830      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
75831      1/1          		else if ( u_d27a )
75832      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
75833                   	rsnoc_z_T_C_S_C_L_R_C_Ibdffbb39c1_L17 ucibdffbb39c1( .I_1615141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
75834                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75835      1/1          		if ( ! Sys_Clk_RstN )
75836      1/1          			u_cfef &lt;= #1.0 ( 9'b0 );
75837      1/1          		else if ( u_d27a )
75838      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
75839      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
75840      1/1          			1'b1    : u_1002 = Cxt_0 ;
75841      <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
75842                   		endcase
75843                   	end
75844                   	rsnoc_z_H_R_U_B_B_A264 Ib(
75845                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
75846                   	);
75847                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
75848                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
75849                   	);
75850                   	assign uRsp_Status_caseSel =
75851                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
75852                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
75853                   					&amp;	Rsp2_Status == 2'b01
75854                   				&amp;
75855                   				Rsp_Last
75856                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
75857                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
75858                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
75859                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
75860                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
75861                   		}
75862                   		;
75863                   	always @( uRsp_Status_caseSel ) begin
75864      1/1          		case ( uRsp_Status_caseSel )
75865      <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
75866      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
75867      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
75868      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
75869      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
75870      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
75871                   		endcase
75872                   	end
75873                   	rsnoc_z_H_R_G_T2_P_U_4811d445 Ip(
75874                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
75875                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
75876                   	,	.Cxt_Echo( CxtPkt_Echo )
75877                   	,	.Cxt_Head( CxtPkt_Head )
75878                   	,	.Cxt_Len1( CxtPkt_Len1 )
75879                   	,	.Cxt_OpcT( CxtPkt_OpcT )
75880                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
75881                   	,	.CxtUsed( CxtUsed )
75882                   	,	.Rx_CxtId( 1'b1 )
75883                   	,	.Rx_Head( RxPkt_Head )
75884                   	,	.Rx_Last( RxPkt_Last )
75885                   	,	.Rx_Opc( RxPkt_Opc )
75886                   	,	.Rx_Pld( RxPkt_Pld )
75887                   	,	.Rx_Rdy( RxPkt_Rdy )
75888                   	,	.Rx_Status( RxPkt_Status )
75889                   	,	.Rx_Vld( RxPkt_Vld )
75890                   	,	.Sys_Clk( Sys_Clk )
75891                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75892                   	,	.Sys_Clk_En( Sys_Clk_En )
75893                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75894                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75895                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75896                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75897                   	,	.Sys_Pwr_Idle( )
75898                   	,	.Sys_Pwr_WakeUp( )
75899                   	,	.Tx_Data( TxPkt_Data )
75900                   	,	.Tx_Head( TxPkt_Head )
75901                   	,	.Tx_Rdy( TxPkt_Rdy )
75902                   	,	.Tx_Tail( TxPkt_Tail )
75903                   	,	.Tx_Vld( TxPkt_Vld )
75904                   	,	.TxCxtId( TxPktCxtId )
75905                   	,	.TxLast( TxPktLast )
75906                   	);
75907                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
75908                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
75909                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
75910                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
75911                   		.CxtUsed( CxtUsed )
75912                   	,	.FreeCxt( CtxFreeId )
75913                   	,	.FreeVld( CxtFreeVld )
75914                   	,	.NewCxt( CxtId )
75915                   	,	.NewRdy( CxtRdy )
75916                   	,	.NewVld( CxtEn )
75917                   	,	.Sys_Clk( Sys_Clk )
75918                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75919                   	,	.Sys_Clk_En( Sys_Clk_En )
75920                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75921                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75922                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75923                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75924                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
75925                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
75926                   	);
75927                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
75928                   	rsnoc_z_H_R_G_T2_O_U_14726bae Io(
75929                   		.Cxt_0( Cxt_0 )
75930                   	,	.CxtUsed( CxtUsed )
75931                   	,	.Rdy( OrdRdy )
75932                   	,	.Req_AddLd0( Req1_AddLd0 )
75933                   	,	.Req_AddMdL( Req1_AddMdL )
75934                   	,	.Req_Len1( Req1_Len1 )
75935                   	,	.Req_OpcT( Req1_OpcT )
75936                   	,	.Req_RouteId( Req1_RouteId )
75937                   	,	.Req_Strm( 1'b0 )
75938                   	,	.ReqRdy( TrnRdy )
75939                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
75940                   	,	.Sys_Clk( Sys_Clk )
75941                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75942                   	,	.Sys_Clk_En( Sys_Clk_En )
75943                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75944                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75945                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75946                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75947                   	,	.Sys_Pwr_Idle( )
75948                   	,	.Sys_Pwr_WakeUp( )
75949                   	);
75950                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
75951                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
75952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75953      1/1          		if ( ! Sys_Clk_RstN )
75954      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
75955      1/1          		else if ( NextTrn )
75956      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
75957                   	rsnoc_z_H_R_G_T2_T_U_4811d445 It(
75958                   		.AddrBase( IdInfo_0_AddrBase )
75959                   	,	.Cmd_Echo( Req1_Echo )
75960                   	,	.Cmd_KeyId( Req1_KeyId )
75961                   	,	.Cmd_Len1( Req1_Len1 )
75962                   	,	.Cmd_Lock( Req1_Lock )
75963                   	,	.Cmd_OpcT( Req1_OpcT )
75964                   	,	.Cmd_RawAddr( Req1_RawAddr )
75965                   	,	.Cmd_RouteId( Req1_RouteId )
75966                   	,	.Cmd_Status( Req1_Status )
75967                   	,	.Cmd_User( Req1_User )
75968                   	,	.HitId( Translation_0_Id )
75969                   	,	.Pld_Data( Pld_Data )
75970                   	,	.Pld_Last( Pld_Last )
75971                   	,	.Rdy( TrnRdy )
75972                   	,	.Rx_Data( RxErr_Data )
75973                   	,	.Rx_Head( RxErr_Head )
75974                   	,	.Rx_Rdy( RxErr_Rdy )
75975                   	,	.Rx_Tail( RxErr_Tail )
75976                   	,	.Rx_Vld( RxErr_Vld )
75977                   	,	.Sys_Clk( Sys_Clk )
75978                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75979                   	,	.Sys_Clk_En( Sys_Clk_En )
75980                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75981                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75982                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75983                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75984                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
75985                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
75986                   	,	.Vld( TrnVld )
75987                   	);
75988                   	assign Req1_Addr = Req1_RawAddr;
75989                   	assign PipeIn_Addr = Req1_Addr;
75990                   	assign u_cb9b_0 = PipeIn_Addr;
75991                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
75992                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
75993                   	assign u_c4ee = Req1_Len1 [5:2];
75994                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
75995                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
75996                   	assign PipeIn_BurstType = Req1_BurstType;
75997                   	assign u_cb9b_1 = PipeIn_BurstType;
75998                   	assign u_cb9b_11 = PipeIn_Opc;
75999                   	assign PipeIn_Urg = Req1_Urg;
76000                   	assign u_cb9b_17 = PipeIn_Urg;
76001                   	assign PipeIn_User = Req1_User;
76002                   	assign u_cb9b_19 = PipeIn_User;
76003                   	assign PipeIn_Data = Pld_Data;
76004                   	assign u_cb9b_2 = PipeIn_Data;
76005                   	assign Req1_Fail = Req1_Status == 2'b11;
76006                   	assign PipeIn_Fail = Req1_Fail;
76007                   	assign u_cb9b_4 = PipeIn_Fail;
76008                   	assign PipeIn_Head = ReqHead;
76009                   	assign u_cb9b_6 = PipeIn_Head;
76010                   	assign PipeIn_Last = Pld_Last;
76011                   	assign u_cb9b_7 = PipeIn_Last;
76012                   	assign PipeIn_Len1 = Req1_Len1;
76013                   	assign u_cb9b_8 = PipeIn_Len1;
76014                   	assign PipeIn_Lock = Req1_Lock;
76015                   	assign u_cb9b_9 = PipeIn_Lock;
76016                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
76017                   	assign PostRdy = GenLcl_Req_Rdy;
76018                   	assign PipeOut_Urg = u_d4d9_17;
76019                   	assign PipeOut_Head = u_d4d9_6;
76020                   	assign PipeOutHead = PipeOut_Head;
76021                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
76022                   	assign uReq1_Opc_caseSel =
76023                   		{		Req1_OpcT == 4'b0110
76024                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
76025                   			,	Req1_OpcT == 4'b0011
76026                   			,	Req1_OpcT == 4'b0010
76027                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
76028                   		}
76029                   		;
76030                   	always @( uReq1_Opc_caseSel ) begin
76031      1/1          		case ( uReq1_Opc_caseSel )
76032      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
76033      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
76034      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
76035      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
76036      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
76037      1/1          			default  : Req1_Opc = 3'b000 ;
76038                   		endcase
76039                   	end
76040                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
76041                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
76042      1/1          		case ( uPipeIn_Opc_caseSel )
76043      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
76044      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
76045      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
76046      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
76047      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
76048                   		endcase
76049                   	end
76050                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
76051                   		.Rx_0( u_cb9b_0 )
76052                   	,	.Rx_1( u_cb9b_1 )
76053                   	,	.Rx_11( u_cb9b_11 )
76054                   	,	.Rx_14( 1'b0 )
76055                   	,	.Rx_15( 1'b0 )
76056                   	,	.Rx_17( u_cb9b_17 )
76057                   	,	.Rx_19( u_cb9b_19 )
76058                   	,	.Rx_2( u_cb9b_2 )
76059                   	,	.Rx_4( u_cb9b_4 )
76060                   	,	.Rx_6( u_cb9b_6 )
76061                   	,	.Rx_7( u_cb9b_7 )
76062                   	,	.Rx_8( u_cb9b_8 )
76063                   	,	.Rx_9( u_cb9b_9 )
76064                   	,	.RxRdy( ReqRdy )
76065                   	,	.RxVld( ReqVld )
76066                   	,	.Sys_Clk( Sys_Clk )
76067                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
76068                   	,	.Sys_Clk_En( Sys_Clk_En )
76069                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
76070                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
76071                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
76072                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
76073                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
76074                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
76075                   	,	.Tx_0( u_d4d9_0 )
76076                   	,	.Tx_1( u_d4d9_1 )
76077                   	,	.Tx_11( u_d4d9_11 )
76078                   	,	.Tx_14( u_d4d9_14 )
76079                   	,	.Tx_15( u_d4d9_15 )
76080                   	,	.Tx_17( u_d4d9_17 )
76081                   	,	.Tx_19( u_d4d9_19 )
76082                   	,	.Tx_2( u_d4d9_2 )
76083                   	,	.Tx_4( u_d4d9_4 )
76084                   	,	.Tx_6( u_d4d9_6 )
76085                   	,	.Tx_7( u_d4d9_7 )
76086                   	,	.Tx_8( u_d4d9_8 )
76087                   	,	.Tx_9( u_d4d9_9 )
76088                   	,	.TxRdy( PipeOutRdy )
76089                   	,	.TxVld( PipeOutVld )
76090                   	);
76091                   	assign PipeOut_Addr = u_d4d9_0;
76092                   	assign GenLcl_Req_Addr = PipeOut_Addr;
76093                   	assign PipeOut_Data = u_d4d9_2;
76094                   	assign MyDatum = PipeOut_Data [35:0];
76095                   	assign MyData = { 2'b0 , MyDatum };
76096                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
76097                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
76098                   	);
76099                   	assign PipeOut_Fail = u_d4d9_4;
76100                   	assign NullBe = PipeOut_Fail;
76101                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
76102                   	assign GenLcl_Req_Vld = PostVld;
76103                   	assign PipeOut_Last = u_d4d9_7;
76104                   	assign GenLcl_Req_Last = PipeOut_Last;
76105                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
76106                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
76107                   	assign PipeOut_BurstType = u_d4d9_1;
76108                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
76109                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
76110                   	assign PipeOut_Len1 = u_d4d9_8;
76111                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
76112                   	assign PipeOut_Lock = u_d4d9_9;
76113                   	assign GenLcl_Req_Lock = PipeOut_Lock;
76114                   	assign PipeOut_Opc = u_d4d9_11;
76115                   	assign GenLcl_Req_Opc = PipeOut_Opc;
76116                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
76117                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
76118                   	assign PipeOut_SeqUnique = u_d4d9_15;
76119                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
76120                   	assign PipeOut_User = u_d4d9_19;
76121                   	assign GenLcl_Req_User = PipeOut_User;
76122                   	assign Rsp0_Rdy = Rsp1_Rdy;
76123                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
76124                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
76125                   		.Clk( Sys_Clk )
76126                   	,	.Clk_ClkS( Sys_Clk_ClkS )
76127                   	,	.Clk_En( Sys_Clk_En )
76128                   	,	.Clk_EnS( Sys_Clk_EnS )
76129                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
76130                   	,	.Clk_RstN( Sys_Clk_RstN )
76131                   	,	.Clk_Tm( Sys_Clk_Tm )
76132                   	,	.En( GenLcl_Req_Vld )
76133                   	,	.O( u_43f9 )
76134                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
76135                   	,	.Set( NullBe &amp; PipeOutHead )
76136                   	);
76137                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
76138                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
76139                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
76140                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
76141                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
76142                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
76143                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
76144                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
76145                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
76146                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
76147                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
76148                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
76149                   	,	.GenLcl_Req_User( GenLcl_Req_User )
76150                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
76151                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
76152                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
76153                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
76154                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
76155                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
76156                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
76157                   	,	.GenPrt_Req_Addr( u_Req_Addr )
76158                   	,	.GenPrt_Req_Be( u_Req_Be )
76159                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
76160                   	,	.GenPrt_Req_Data( u_Req_Data )
76161                   	,	.GenPrt_Req_Last( u_Req_Last )
76162                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
76163                   	,	.GenPrt_Req_Lock( u_Req_Lock )
76164                   	,	.GenPrt_Req_Opc( u_Req_Opc )
76165                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
76166                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
76167                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
76168                   	,	.GenPrt_Req_User( u_Req_User )
76169                   	,	.GenPrt_Req_Vld( u_Req_Vld )
76170                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
76171                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
76172                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
76173                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
76174                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
76175                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
76176                   	);
76177                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
76178                   		.GenLcl_Req_Addr( u_Req_Addr )
76179                   	,	.GenLcl_Req_Be( u_Req_Be )
76180                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
76181                   	,	.GenLcl_Req_Data( u_Req_Data )
76182                   	,	.GenLcl_Req_Last( u_Req_Last )
76183                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
76184                   	,	.GenLcl_Req_Lock( u_Req_Lock )
76185                   	,	.GenLcl_Req_Opc( u_Req_Opc )
76186                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
76187                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
76188                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
76189                   	,	.GenLcl_Req_User( u_Req_User )
76190                   	,	.GenLcl_Req_Vld( u_Req_Vld )
76191                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
76192                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
76193                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
76194                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
76195                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
76196                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
76197                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
76198                   	,	.GenPrt_Req_Be( Gen_Req_Be )
76199                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
76200                   	,	.GenPrt_Req_Data( Gen_Req_Data )
76201                   	,	.GenPrt_Req_Last( Gen_Req_Last )
76202                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
76203                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
76204                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
76205                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
76206                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
76207                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
76208                   	,	.GenPrt_Req_User( Gen_Req_User )
76209                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
76210                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
76211                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
76212                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
76213                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
76214                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
76215                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
76216                   	,	.Sys_Clk( Sys_Clk )
76217                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
76218                   	,	.Sys_Clk_En( Sys_Clk_En )
76219                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
76220                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
76221                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
76222                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
76223                   	,	.Sys_Pwr_Idle( u_70_Idle )
76224                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
76225                   	);
76226                   	assign IdInfo_0_Id = Translation_0_Id;
76227                   	assign IdInfo_1_Id = Req1_KeyId;
76228                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
76229                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
76230                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
76231      1/1          		if ( ! Sys_Clk_RstN )
76232      1/1          			Load &lt;= #1.0 ( 2'b0 );
76233      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
76234                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
76235                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
76236      1/1          		if ( ! Sys_Clk_RstN )
76237      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
76238      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
76239                   	assign RxInt_Rdy = RxIn_Rdy;
76240                   	assign Rx_Rdy = RxInt_Rdy;
76241                   	assign WakeUp_Rx = Rx_Vld;
76242                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
76243                   	assign u_5446 = RxIn_Data [110:94];
76244                   	assign Translation_0_Aperture = u_5446 [16:5];
76245                   	assign TxBypData = TxIn_Data [37:0];
76246                   	assign TxLcl_Data =
76247                   		{			{	TxIn_Data [111]
76248                   			,	TxIn_Data [110:94]
76249                   			,	TxIn_Data [93:90]
76250                   			,	TxIn_Data [89:88]
76251                   			,	TxIn_Data [87:81]
76252                   			,	TxIn_Data [80:49]
76253                   			,	TxIn_Data [48:41]
76254                   			,	TxIn_Data [40:38]
76255                   			}
76256                   		,
76257                   		TxBypData
76258                   		};
76259                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
76260                   	assign TxLcl_Head = TxIn_Head;
76261                   	assign Tx_Head = TxLcl_Head;
76262                   	assign TxLcl_Tail = TxIn_Tail;
76263                   	assign Tx_Tail = TxLcl_Tail;
76264                   	assign TxLcl_Vld = TxIn_Vld;
76265                   	assign Tx_Vld = TxLcl_Vld;
76266                   	assign WakeUp_Other = 1'b0;
76267                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
76268                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
76269                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
76270                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
76271                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
76272                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
76273                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
76274                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
76275                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
76276                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
76277                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
76278                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
76279                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
76280                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
76281                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
76282                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
76283                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
76284                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
76285                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
76286                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
76287                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
76288                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
76289                   	assign u_3ded_Data_Last = RxIn_Data [37];
76290                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
76291                   	assign u_3ded_Data_Err = RxIn_Data [36];
76292                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
76293                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
76294                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
76295                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
76296                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
76297                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
76298                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
76299                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
76300                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
76301                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
76302                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
76303                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
76304                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
76305                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
76306                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
76307                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
76308                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
76309                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
76310                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
76311                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
76312                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
76313                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
76314                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
76315                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
76316                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
76317                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
76318                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
76319                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
76320                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
76321                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
76322                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
76323                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
76324                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
76325                   	assign u_6807_Data_Last = TxIn_Data [37];
76326                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
76327                   	assign u_6807_Data_Err = TxIn_Data [36];
76328                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
76329                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
76330                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
76331                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
76332                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
76333                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
76334                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
76335                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
76336                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
76337                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
76338                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
76339                   	assign u_5ddf = CxtUsed;
76340                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
76341                   	// synopsys translate_off
76342                   	// synthesis translate_off
76343                   	always @( posedge Sys_Clk )
76344      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
76345      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
76346      <font color = "grey">unreachable  </font>				dontStop = 0;
76347      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
76348      <font color = "grey">unreachable  </font>				if (!dontStop) begin
76349      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
76350      <font color = "grey">unreachable  </font>					$stop;
76351                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
76352                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1666.html" >rsnoc_z_H_R_G_T2_U_U_8b0bfd5c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75791
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75796
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75810
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75815
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75832
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75838
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75995
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76228
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1666.html" >rsnoc_z_H_R_G_T2_U_U_8b0bfd5c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1036</td>
<td class="rt">584</td>
<td class="rt">56.37 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">518</td>
<td class="rt">292</td>
<td class="rt">56.37 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">518</td>
<td class="rt">292</td>
<td class="rt">56.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1036</td>
<td class="rt">584</td>
<td class="rt">56.37 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">518</td>
<td class="rt">292</td>
<td class="rt">56.37 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">518</td>
<td class="rt">292</td>
<td class="rt">56.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1666.html" >rsnoc_z_H_R_G_T2_U_U_8b0bfd5c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">75995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">76228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">75788</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">75793</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">75799</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">75807</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">75812</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">75829</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">75835</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">75839</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">75864</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">75953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">76031</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">76042</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76231</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76236</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75995      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76228      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75788      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75789      			u_77fb <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
75790      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
75791      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75793      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75794      			u_f0c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
75795      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
75796      			u_f0c <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75799      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
75800      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
75801      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
75802      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
75803      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75807      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75808      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
75809      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
75810      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75812      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75813      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
75814      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
75815      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75829      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75830      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
75831      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
75832      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75835      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75836      			u_cfef <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
75837      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
75838      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75839      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
75840      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
75841      			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75864      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
75865      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
75866      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
75867      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
75868      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
75869      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
75870      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75954      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
75955      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
75956      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76031      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
76032      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
76033      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
76034      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
76035      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
76036      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
76037      			default  : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76042      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
76043      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
76044      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
76045      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
76046      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
76047      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76231      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
76232      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
76233      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76236      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
76237      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
76238      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_130793">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_8b0bfd5c">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
