#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 16 13:54:14 2018
# Process ID: 2144
# Current directory: L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8744 L:\baidu\MZ7X\CH17_VDMA_TOUCH_GUI_MIZ701N_020\Miz_sys\Miz_sys.xpr
# Log file: L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/vivado.log
# Journal file: L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_mem_intercon_0
system_processing_system7_0_0
system_auto_pc_0
system_processing_system7_0_axi_periph_0
system_xbar_1
system_clk_wiz_0_0
system_rst_processing_system7_0_50M_0
system_v_axi4s_vid_out_0_0
system_v_tc_0_0
system_util_vector_logic_0_0
system_axi_vdma_0_0
system_axi_gpio_0_0
system_xlconcat_0_0
system_axis_subset_converter_0_0
system_xlconstant_0_0
system_xbar_0
system_auto_pc_1

INFO: [Project 1-230] Project 'Miz_sys.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 888.969 ; gain = 155.586
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_processing_system7_0_axi_periph_0 system_clk_wiz_0_0 system_axi_vdma_0_0 system_rst_processing_system7_0_50M_0 system_util_vector_logic_0_0 system_processing_system7_0_0 system_axi_gpio_0_0 system_v_tc_0_0 system_axi_mem_intercon_0 system_axis_subset_converter_0_0 system_v_axi4s_vid_out_0_0 system_xlconcat_0_0 system_xlconstant_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
Upgrading 'L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-1972] Upgraded system_axi_vdma_0_0 from AXI Video Direct Memory Access 6.2 to AXI Video Direct Memory Access 6.3
INFO: [IP_Flow 19-3422] Upgraded system_axis_subset_converter_0_0 (AXI4-Stream Subset Converter 1.1) from revision 11 to revision 15
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'system_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'system_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded system_clk_wiz_0_0 from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded system_util_vector_logic_0_0 (Utility Vector Logic 2.0) from revision 2 to revision 1
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 5 to revision 8
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 10 to revision 12
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_xlconcat_0_0 (Concat 2.1) from revision 2 to revision 1
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_0_0 (Constant 1.1) from revision 2 to revision 3
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'l:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1227.086 ; gain = 319.332
export_ip_user_files -of_objects [get_ips {system_processing_system7_0_axi_periph_0 system_clk_wiz_0_0 system_axi_vdma_0_0 system_rst_processing_system7_0_50M_0 system_util_vector_logic_0_0 system_processing_system7_0_0 system_axi_gpio_0_0 system_v_tc_0_0 system_axi_mem_intercon_0 system_axis_subset_converter_0_0 system_v_axi4s_vid_out_0_0 system_xlconcat_0_0 system_xlconstant_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
Wrote  : <L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1389.305 ; gain = 140.578
export_ip_user_files -of_objects [get_files L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project L:/baidu/XDMA_702A/pcie_7x_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ila_rx' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_rx' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pcie_7x_0' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.3)' for IP 'pcie_7x_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.688 ; gain = 41.961
update_compile_order -fileset sources_1
current_project Miz_sys
validate_bd_design -force
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.742 ; gain = 2.535
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.3333} CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {125} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(100) on '/processing_system7_0' with propagated value(99). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(100) on '/processing_system7_0' with propagated value(99). Command ignored
Wrote  : <L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1575.441 ; gain = 98.043
export_ip_user_files -of_objects [get_files L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 16 16:07:38 2018] Launched synth_1...
Run output will be captured here: L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Fri Mar 16 16:07:38 2018] Launched impl_1...
Run output will be captured here: L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/impl_1/runme.log
current_project pcie_7x_0_ex
current_project Miz_sys
report_ip_status -name ip_status 
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {L:/baidu/MZ7X/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
current_project pcie_7x_0_ex
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 16:49:15 2018...
