============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 15 2025  10:04:33 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE3_square_sum_S3_reg_RegSumLow_7_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE2_S2_A_high_S2_reg_reg[2].dffn_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE3_square_sum_S3_reg_RegSumLow_7_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1270            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1370          100     
                                              
             Setup:-     155                  
       Uncertainty:-      50                  
     Required Time:=    1165                  
      Launch Clock:-     100                  
         Data Path:-    1065                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE2_S2_A_high_S2_reg_reg[2].dffn_sig_q_reg/CK -       -     R     (arrival)    120    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_S2_A_high_S2_reg_reg[2].dffn_sig_q_reg/Q  -       CK->Q R     DFFRHQX4       2  7.5    67   280     380    (-,-) 
  g8684/Y                                                             -       A->Y  F     CLKINVX6       2  8.1    56    62     441    (-,-) 
  g8683/Y                                                             -       A->Y  R     CLKINVX6       3 10.8    53    54     495    (-,-) 
  g8653__4733/Y                                                       -       B->Y  F     NAND2X6        2  5.3    93    82     577    (-,-) 
  g8583__2398/Y                                                       -       AN->Y F     NOR2BX2        2  4.9    89   145     721    (-,-) 
  g8572/Y                                                             -       A->Y  R     INVX1          1  3.1    86    94     815    (-,-) 
  g8288__8246/Y                                                       -       B->Y  R     MX3X1          1  3.2    94   349    1165    (-,-) 
  DATA_PATH_PIPELINE_STAGE3_square_sum_S3_reg_RegSumLow_7_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1165    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------

