
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: BEST.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2215.87)
Total number of fetched objects 292
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 294,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2269.1 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2269.1 CPU=0:00:00.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2233.21)
Glitch Analysis: View BEST -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BEST -- Total Number of Nets Analyzed = 292. 
Total number of fetched objects 292
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 294,  57.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2277.9 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2277.9 CPU=0:00:00.0 REAL=0:00:00.0)
Load RC corner of view BEST

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)

Begin Processing Timing Window Data for Power Calculation

clk(500MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 10%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 20%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 30%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 40%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 50%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 60%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 70%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 80%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 90%

Finished Levelizing
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)

Starting Activity Propagation
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 10%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 20%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 30%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 40%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 50%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 60%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 70%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 80%

Finished Activity Propagation
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)
 ... Calculating switching power
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 10%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 20%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 30%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 40%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 60%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 70%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 80%
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT): 90%

Finished Calculating power
2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Mar-20 10:58:28 (2025-Mar-20 05:28:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: single_port_ram
*
*	Liberty Libraries used:
*	        BEST: ../../cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib
*
*	Parasitic Files used:
*
*       Power View : BEST
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.23803580 	   93.4210%
Total Switching Power:       0.06714784 	    5.0669%
Total Leakage Power:         0.02003878 	    1.5121%
Total Power:                 1.32522243
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         1.203     0.03738     0.01754       1.258       94.89
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.03545     0.02977    0.002495     0.06771       5.109
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              1.238     0.06715     0.02004       1.325         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.238     0.06715     0.02004       1.325         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:               dout_reg[6] (DFFQX1):         0.009887
*              Highest Leakage Power:            mem_reg[12][4] (SDFFQX1):        0.0001363
*                Total Cap:      2.24417e-12 F
*                Total instances in design:   278
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)

**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
