// Seed: 2305088437
module module_0 (
    id_1,
    id_2
);
  inout tri0 id_2;
  output wand id_1;
  assign id_2 = id_2 == -1;
  assign id_1 = -1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd64,
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd23,
    parameter id_5 = 32'd93
) (
    _id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  input wire _id_5;
  output wire id_4;
  inout wire _id_3;
  output wire _id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  logic [1 'b0 : (  id_5  )] id_7;
  wire [1 : id_3] id_8;
  logic [id_2  ==  id_3 : id_1] id_9;
endmodule
