<profile>

<section name = "Vitis HLS Report for 'rerArray_Loop_input_batch_proc3'" level="0">
<item name = "Date">Sat Oct 29 23:33:39 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">test2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.688 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176">rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184">rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192">rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- input_batch">?, ?, ?, -, -, ?, no</column>
<column name=" + input_turn">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_67_5">8, 8, 2, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 212, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 149, 380, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 201, -</column>
<column name="Register">-, -, 444, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184">rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, 0, 0, 73, 192, 0</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176">rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1, 0, 0, 38, 94, 0</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192">rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2, 0, 0, 38, 94, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_1_fu_267_p2">+, 0, 0, 7, 7, 2</column>
<column name="add_ln36_fu_291_p2">+, 0, 0, 30, 30, 1</column>
<column name="add_ln39_fu_302_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln67_fu_336_p2">+, 0, 0, 4, 3, 1</column>
<column name="empty_19_fu_320_p2">+, 0, 0, 7, 7, 7</column>
<column name="sub_ln24_1_fu_246_p2">-, 0, 0, 31, 1, 31</column>
<column name="sub_ln24_fu_208_p2">-, 0, 0, 32, 1, 32</column>
<column name="empty_17_fu_262_p2">icmp, 0, 0, 12, 32, 1</column>
<column name="icmp_ln36_fu_286_p2">icmp, 0, 0, 11, 31, 31</column>
<column name="icmp_ln39_fu_297_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="icmp_ln67_fu_330_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="select_ln24_fu_255_p3">select, 0, 0, 31, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="batch_fu_96">9, 2, 30, 60</column>
<column name="buff_address0">13, 3, 7, 21</column>
<column name="buff_ce0">13, 3, 1, 3</column>
<column name="buff_we0">9, 2, 1, 2</column>
<column name="featrue_length_blk_n">9, 2, 1, 2</column>
<column name="node_cnt_blk_n">9, 2, 1, 2</column>
<column name="output_data">9, 2, 32, 64</column>
<column name="output_r_read">9, 2, 1, 2</column>
<column name="output_size_blk_n">9, 2, 1, 2</column>
<column name="p_read1_blk_n">9, 2, 1, 2</column>
<column name="p_read_blk_n">9, 2, 1, 2</column>
<column name="property_input_write">9, 2, 1, 2</column>
<column name="row_reg_165">9, 2, 3, 6</column>
<column name="turn_reg_154">9, 2, 32, 64</column>
<column name="weight_input_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln36_1_reg_403">7, 0, 7, 0</column>
<column name="add_ln36_reg_418">30, 0, 30, 0</column>
<column name="add_ln39_reg_426">32, 0, 32, 0</column>
<column name="add_ln67_reg_439">3, 0, 3, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="batch_fu_96">30, 0, 30, 0</column>
<column name="empty_17_reg_399">1, 0, 1, 0</column>
<column name="empty_reg_389">7, 0, 7, 0</column>
<column name="featrue_length_read_reg_364">32, 0, 32, 0</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="output_data_preg">32, 0, 32, 0</column>
<column name="output_size_read_reg_353">32, 0, 32, 0</column>
<column name="p_read_1_reg_359">32, 0, 32, 0</column>
<column name="p_read_2_reg_369">32, 0, 32, 0</column>
<column name="row_reg_165">3, 0, 3, 0</column>
<column name="select_ln24_reg_394">31, 0, 31, 0</column>
<column name="tmp_1_reg_408">32, 0, 34, 2</column>
<column name="tmp_reg_374">1, 0, 1, 0</column>
<column name="trunc_ln24_1_reg_379">30, 0, 30, 0</column>
<column name="trunc_ln24_2_reg_384">30, 0, 30, 0</column>
<column name="turn_reg_154">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rerArray_Loop_input_batch_proc3, return value</column>
<column name="node_cnt_dout">in, 32, ap_fifo, node_cnt, pointer</column>
<column name="node_cnt_num_data_valid">in, 3, ap_fifo, node_cnt, pointer</column>
<column name="node_cnt_fifo_cap">in, 3, ap_fifo, node_cnt, pointer</column>
<column name="node_cnt_empty_n">in, 1, ap_fifo, node_cnt, pointer</column>
<column name="node_cnt_read">out, 1, ap_fifo, node_cnt, pointer</column>
<column name="output_size_dout">in, 32, ap_fifo, output_size, pointer</column>
<column name="output_size_num_data_valid">in, 2, ap_fifo, output_size, pointer</column>
<column name="output_size_fifo_cap">in, 2, ap_fifo, output_size, pointer</column>
<column name="output_size_empty_n">in, 1, ap_fifo, output_size, pointer</column>
<column name="output_size_read">out, 1, ap_fifo, output_size, pointer</column>
<column name="output_data">out, 32, ap_vld, output_data, pointer</column>
<column name="output_data_ap_vld">out, 1, ap_vld, output_data, pointer</column>
<column name="output_r_dout">in, 32, ap_fifo, output_r, pointer</column>
<column name="output_r_num_data_valid">in, 2, ap_fifo, output_r, pointer</column>
<column name="output_r_fifo_cap">in, 2, ap_fifo, output_r, pointer</column>
<column name="output_r_empty_n">in, 1, ap_fifo, output_r, pointer</column>
<column name="output_r_read">out, 1, ap_fifo, output_r, pointer</column>
<column name="featrue_length_dout">in, 32, ap_fifo, featrue_length, pointer</column>
<column name="featrue_length_num_data_valid">in, 2, ap_fifo, featrue_length, pointer</column>
<column name="featrue_length_fifo_cap">in, 2, ap_fifo, featrue_length, pointer</column>
<column name="featrue_length_empty_n">in, 1, ap_fifo, featrue_length, pointer</column>
<column name="featrue_length_read">out, 1, ap_fifo, featrue_length, pointer</column>
<column name="p_read1_dout">in, 32, ap_fifo, p_read1, pointer</column>
<column name="p_read1_num_data_valid">in, 3, ap_fifo, p_read1, pointer</column>
<column name="p_read1_fifo_cap">in, 3, ap_fifo, p_read1, pointer</column>
<column name="p_read1_empty_n">in, 1, ap_fifo, p_read1, pointer</column>
<column name="p_read1_read">out, 1, ap_fifo, p_read1, pointer</column>
<column name="weight_input_din">out, 32, ap_fifo, weight_input, pointer</column>
<column name="weight_input_num_data_valid">in, 2, ap_fifo, weight_input, pointer</column>
<column name="weight_input_fifo_cap">in, 2, ap_fifo, weight_input, pointer</column>
<column name="weight_input_full_n">in, 1, ap_fifo, weight_input, pointer</column>
<column name="weight_input_write">out, 1, ap_fifo, weight_input, pointer</column>
<column name="p_read_dout">in, 32, ap_fifo, p_read, pointer</column>
<column name="p_read_num_data_valid">in, 3, ap_fifo, p_read, pointer</column>
<column name="p_read_fifo_cap">in, 3, ap_fifo, p_read, pointer</column>
<column name="p_read_empty_n">in, 1, ap_fifo, p_read, pointer</column>
<column name="p_read_read">out, 1, ap_fifo, p_read, pointer</column>
<column name="property_input_din">out, 32, ap_fifo, property_input, pointer</column>
<column name="property_input_num_data_valid">in, 2, ap_fifo, property_input, pointer</column>
<column name="property_input_fifo_cap">in, 2, ap_fifo, property_input, pointer</column>
<column name="property_input_full_n">in, 1, ap_fifo, property_input, pointer</column>
<column name="property_input_write">out, 1, ap_fifo, property_input, pointer</column>
</table>
</item>
</section>
</profile>
