Version 4.0 HI-TECH Software Intermediate Code
[v F583 `(v ~T0 @X0 0 tf ]
[v F618 `(v ~T0 @X0 0 tf ]
"7 ./coil_control.h
[; ;./coil_control.h: 7: void even_pins_set_clear(void);
[v _even_pins_set_clear `(v ~T0 @X0 0 ef ]
"9
[; ;./coil_control.h: 9: void even_pins_clear_set(void);
[v _even_pins_clear_set `(v ~T0 @X0 0 ef ]
"11
[; ;./coil_control.h: 11: void odd_pins_set_clear(void);
[v _odd_pins_set_clear `(v ~T0 @X0 0 ef ]
"13
[; ;./coil_control.h: 13: void odd_pins_clear_set(void);
[v _odd_pins_clear_set `(v ~T0 @X0 0 ef ]
"1761 /opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1761: extern volatile __bit TRISIO3 __attribute__((address(0x42B)));
[v _TRISIO3 `Vb ~T0 @X0 0 e@1067 ]
"1752
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1752: extern volatile __bit TRISIO0 __attribute__((address(0x428)));
[v _TRISIO0 `Vb ~T0 @X0 0 e@1064 ]
"1755
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1755: extern volatile __bit TRISIO1 __attribute__((address(0x429)));
[v _TRISIO1 `Vb ~T0 @X0 0 e@1065 ]
"1758
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1758: extern volatile __bit TRISIO2 __attribute__((address(0x42A)));
[v _TRISIO2 `Vb ~T0 @X0 0 e@1066 ]
"1764
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1764: extern volatile __bit TRISIO4 __attribute__((address(0x42C)));
[v _TRISIO4 `Vb ~T0 @X0 0 e@1068 ]
"1617
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1617: extern volatile __bit GPIO1 __attribute__((address(0x29)));
[v _GPIO1 `Vb ~T0 @X0 0 e@41 ]
"1626
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1626: extern volatile __bit GPIO4 __attribute__((address(0x2C)));
[v _GPIO4 `Vb ~T0 @X0 0 e@44 ]
"1614
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1614: extern volatile __bit GPIO0 __attribute__((address(0x28)));
[v _GPIO0 `Vb ~T0 @X0 0 e@40 ]
"1620
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1620: extern volatile __bit GPIO2 __attribute__((address(0x2A)));
[v _GPIO2 `Vb ~T0 @X0 0 e@42 ]
"55 /opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 55: __asm("INDF equ 00h");
[; <" INDF equ 00h ;# ">
"75
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 75: __asm("TMR0 equ 01h");
[; <" TMR0 equ 01h ;# ">
"95
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 95: __asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
"115
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 115: __asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
"201
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 201: __asm("FSR equ 04h");
[; <" FSR equ 04h ;# ">
"221
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 221: __asm("GPIO equ 05h");
[; <" GPIO equ 05h ;# ">
"309
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 309: __asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
"329
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 329: __asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
"407
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 407: __asm("PIR1 equ 0Ch");
[; <" PIR1 equ 0Ch ;# ">
"455
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 455: __asm("TMR1 equ 0Eh");
[; <" TMR1 equ 0Eh ;# ">
"462
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 462: __asm("TMR1L equ 0Eh");
[; <" TMR1L equ 0Eh ;# ">
"482
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 482: __asm("TMR1H equ 0Fh");
[; <" TMR1H equ 0Fh ;# ">
"502
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 502: __asm("T1CON equ 010h");
[; <" T1CON equ 010h ;# ">
"567
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 567: __asm("CMCON equ 019h");
[; <" CMCON equ 019h ;# ">
"626
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 626: __asm("ADRESH equ 01Eh");
[; <" ADRESH equ 01Eh ;# ">
"646
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 646: __asm("ADCON0 equ 01Fh");
[; <" ADCON0 equ 01Fh ;# ">
"730
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 730: __asm("OPTION_REG equ 081h");
[; <" OPTION_REG equ 081h ;# ">
"800
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 800: __asm("TRISIO equ 085h");
[; <" TRISIO equ 085h ;# ">
"850
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 850: __asm("PIE1 equ 08Ch");
[; <" PIE1 equ 08Ch ;# ">
"898
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 898: __asm("PCON equ 08Eh");
[; <" PCON equ 08Eh ;# ">
"932
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 932: __asm("OSCCAL equ 090h");
[; <" OSCCAL equ 090h ;# ">
"992
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 992: __asm("WPU equ 095h");
[; <" WPU equ 095h ;# ">
"1037
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1037: __asm("IOC equ 096h");
[; <" IOC equ 096h ;# ">
"1042
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1042: __asm("IOCB equ 096h");
[; <" IOCB equ 096h ;# ">
"1211
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1211: __asm("VRCON equ 099h");
[; <" VRCON equ 099h ;# ">
"1271
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1271: __asm("EEDATA equ 09Ah");
[; <" EEDATA equ 09Ah ;# ">
"1276
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1276: __asm("EEDAT equ 09Ah");
[; <" EEDAT equ 09Ah ;# ">
"1309
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1309: __asm("EEADR equ 09Bh");
[; <" EEADR equ 09Bh ;# ">
"1329
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1329: __asm("EECON1 equ 09Ch");
[; <" EECON1 equ 09Ch ;# ">
"1367
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1367: __asm("EECON2 equ 09Dh");
[; <" EECON2 equ 09Dh ;# ">
"1387
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1387: __asm("ADRESL equ 09Eh");
[; <" ADRESL equ 09Eh ;# ">
"1407
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC10-12Fxxx_DFP/1.5.61/xc8/pic/include/proc/pic12f675.h: 1407: __asm("ANSEL equ 09Fh");
[; <" ANSEL equ 09Fh ;# ">
"9 ./fuses.h
[p x FOSC  =  INTRCIO    ]
"10
[p x WDTE  =  OFF        ]
"11
[p x PWRTE  =  ON        ]
"12
[p x MCLRE  =  OFF       ]
"13
[p x BOREN  =  ON        ]
"14
[p x CP  =  OFF          ]
"15
[p x CPD  =  OFF         ]
[v F582 `*F583 ~T0 @X0 -> 2 `i t ]
[v F581 `F582 ~T0 @X0 -> 2 `i t ]
"17 ./coil_control.h
[; ;./coil_control.h: 17: void (*func_ptr[2][2][2])(void);
[v _func_ptr `F581 ~T0 @X0 -> 2 `i e ]
"8 ./tmr1_module.h
[; ;./tmr1_module.h: 8: int OF_num_TMR1 = 00;
[v _OF_num_TMR1 `i ~T0 @X0 1 e ]
[i _OF_num_TMR1
-> 0 `i
]
"9
[; ;./tmr1_module.h: 9: int target_OF_num = 1;
[v _target_OF_num `i ~T0 @X0 1 e ]
[i _target_OF_num
-> 1 `i
]
"10
[; ;./tmr1_module.h: 10: int current_position;
[v _current_position `i ~T0 @X0 1 e ]
"12
[; ;./tmr1_module.h: 12: uint8_t CW_CCW_select = 0;
[v _CW_CCW_select `uc ~T0 @X0 1 e ]
[i _CW_CCW_select
-> -> 0 `i `uc
]
"13
[; ;./tmr1_module.h: 13: _Bool pair_select = 0;
[v _pair_select `a ~T0 @X0 1 e ]
[i _pair_select
-> -> 0 `i `a
]
"14
[; ;./tmr1_module.h: 14: _Bool set_clear_sequence = 0;
[v _set_clear_sequence `a ~T0 @X0 1 e ]
[i _set_clear_sequence
-> -> 0 `i `a
]
"15
[; ;./tmr1_module.h: 15: _Bool tmp_set_clear_sequence = 0;
[v _tmp_set_clear_sequence `a ~T0 @X0 1 e ]
[i _tmp_set_clear_sequence
-> -> 0 `i `a
]
"20
[; ;./tmr1_module.h: 20: int num_steps[2] = {500, 780};
[v _num_steps `i ~T0 @X0 -> 2 `i e ]
[i _num_steps
:U ..
-> 500 `i
-> 780 `i
..
]
"13 ./software_uart.h
[; ;./software_uart.h: 13: int temp_value;
[v _temp_value `i ~T0 @X0 1 e ]
"14
[; ;./software_uart.h: 14: uint8_t third_digit;
[v _third_digit `uc ~T0 @X0 1 e ]
"15
[; ;./software_uart.h: 15: uint8_t second_digit;
[v _second_digit `uc ~T0 @X0 1 e ]
"16
[; ;./software_uart.h: 16: uint8_t first_digit;
[v _first_digit `uc ~T0 @X0 1 e ]
[v F617 `*F618 ~T0 @X0 -> 2 `i t ]
[v F616 `F617 ~T0 @X0 -> 2 `i t ]
"8 coil_control.c
[; ;coil_control.c: 8: void (*func_ptr[2][2][2])() = {
[v _func_ptr `F616 ~T0 @X0 -> 2 `i e ]
[i _func_ptr
:U ..
:U ..
:U ..
&U _even_pins_set_clear
&U _even_pins_clear_set
..
:U ..
&U _odd_pins_set_clear
&U _odd_pins_clear_set
..
..
:U ..
:U ..
&U _odd_pins_clear_set
&U _odd_pins_set_clear
..
:U ..
&U _even_pins_clear_set
&U _even_pins_set_clear
..
..
..
]
"21
[; ;coil_control.c: 21: void coil_init() {
[v _coil_init `(v ~T0 @X0 1 ef ]
{
[e :U _coil_init ]
[f ]
"23
[; ;coil_control.c: 23:     TRISIO3 = 1;
[e = _TRISIO3 -> -> 1 `i `b ]
"24
[; ;coil_control.c: 24:     TRISIO0 = 0;
[e = _TRISIO0 -> -> 0 `i `b ]
"25
[; ;coil_control.c: 25:     TRISIO1 = 0;
[e = _TRISIO1 -> -> 0 `i `b ]
"26
[; ;coil_control.c: 26:     TRISIO2 = 0;
[e = _TRISIO2 -> -> 0 `i `b ]
"27
[; ;coil_control.c: 27:     TRISIO4 = 0;
[e = _TRISIO4 -> -> 0 `i `b ]
"33
[; ;coil_control.c: 33: }
[e :UE 81 ]
}
"35
[; ;coil_control.c: 35: void even_pins_set_clear() {
[v _even_pins_set_clear `(v ~T0 @X0 1 ef ]
{
[e :U _even_pins_set_clear ]
[f ]
"36
[; ;coil_control.c: 36:     GPIO1 = 1;
[e = _GPIO1 -> -> 1 `i `b ]
"37
[; ;coil_control.c: 37:     GPIO4 = 0;
[e = _GPIO4 -> -> 0 `i `b ]
"38
[; ;coil_control.c: 38: }
[e :UE 82 ]
}
"40
[; ;coil_control.c: 40: void even_pins_clear_set() {
[v _even_pins_clear_set `(v ~T0 @X0 1 ef ]
{
[e :U _even_pins_clear_set ]
[f ]
"41
[; ;coil_control.c: 41:     GPIO1 = 0;
[e = _GPIO1 -> -> 0 `i `b ]
"42
[; ;coil_control.c: 42:     GPIO4 = 1;
[e = _GPIO4 -> -> 1 `i `b ]
"43
[; ;coil_control.c: 43: }
[e :UE 83 ]
}
"45
[; ;coil_control.c: 45: void odd_pins_set_clear() {
[v _odd_pins_set_clear `(v ~T0 @X0 1 ef ]
{
[e :U _odd_pins_set_clear ]
[f ]
"46
[; ;coil_control.c: 46:     GPIO0 = 1;
[e = _GPIO0 -> -> 1 `i `b ]
"47
[; ;coil_control.c: 47:     GPIO2 = 0;
[e = _GPIO2 -> -> 0 `i `b ]
"48
[; ;coil_control.c: 48: }
[e :UE 84 ]
}
"50
[; ;coil_control.c: 50: void odd_pins_clear_set() {
[v _odd_pins_clear_set `(v ~T0 @X0 1 ef ]
{
[e :U _odd_pins_clear_set ]
[f ]
"51
[; ;coil_control.c: 51:     GPIO0 = 0;
[e = _GPIO0 -> -> 0 `i `b ]
"52
[; ;coil_control.c: 52:     GPIO2 = 1;
[e = _GPIO2 -> -> 1 `i `b ]
"53
[; ;coil_control.c: 53: }
[e :UE 85 ]
}
"55
[; ;coil_control.c: 55: void reset_all_pins() {
[v _reset_all_pins `(v ~T0 @X0 1 ef ]
{
[e :U _reset_all_pins ]
[f ]
"56
[; ;coil_control.c: 56:     GPIO0 = 0;
[e = _GPIO0 -> -> 0 `i `b ]
"57
[; ;coil_control.c: 57:     GPIO1 = 0;
[e = _GPIO1 -> -> 0 `i `b ]
"58
[; ;coil_control.c: 58:     GPIO2 = 0;
[e = _GPIO2 -> -> 0 `i `b ]
"59
[; ;coil_control.c: 59:     GPIO4 = 0;
[e = _GPIO4 -> -> 0 `i `b ]
"60
[; ;coil_control.c: 60: }
[e :UE 86 ]
}
