
Lab678.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fac  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003028  08009134  08009134  00019134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c15c  0800c15c  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c15c  0800c15c  0001c15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c164  0800c164  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c164  0800c164  0001c164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c168  0800c168  0001c168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  0800c16c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
 10 .bss          0000040c  2000002c  2000002c  0002002c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000438  20000438  0002002c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000206b8  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004560  00000000  00000000  00040714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001700  00000000  00000000  00044c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001538  00000000  00000000  00046378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e06  00000000  00000000  000478b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002006d  00000000  00000000  0006e6b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0ca7  00000000  00000000  0008e723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016f3ca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ec0  00000000  00000000  0016f420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800911c 	.word	0x0800911c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	0800911c 	.word	0x0800911c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295
 8000a28:	f000 b96e 	b.w	8000d08 <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9d08      	ldr	r5, [sp, #32]
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	468c      	mov	ip, r1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	f040 8083 	bne.w	8000b5a <__udivmoddi4+0x116>
 8000a54:	428a      	cmp	r2, r1
 8000a56:	4617      	mov	r7, r2
 8000a58:	d947      	bls.n	8000aea <__udivmoddi4+0xa6>
 8000a5a:	fab2 f282 	clz	r2, r2
 8000a5e:	b142      	cbz	r2, 8000a72 <__udivmoddi4+0x2e>
 8000a60:	f1c2 0020 	rsb	r0, r2, #32
 8000a64:	fa24 f000 	lsr.w	r0, r4, r0
 8000a68:	4091      	lsls	r1, r2
 8000a6a:	4097      	lsls	r7, r2
 8000a6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000a70:	4094      	lsls	r4, r2
 8000a72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a76:	0c23      	lsrs	r3, r4, #16
 8000a78:	fbbc f6f8 	udiv	r6, ip, r8
 8000a7c:	fa1f fe87 	uxth.w	lr, r7
 8000a80:	fb08 c116 	mls	r1, r8, r6, ip
 8000a84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a88:	fb06 f10e 	mul.w	r1, r6, lr
 8000a8c:	4299      	cmp	r1, r3
 8000a8e:	d909      	bls.n	8000aa4 <__udivmoddi4+0x60>
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a96:	f080 8119 	bcs.w	8000ccc <__udivmoddi4+0x288>
 8000a9a:	4299      	cmp	r1, r3
 8000a9c:	f240 8116 	bls.w	8000ccc <__udivmoddi4+0x288>
 8000aa0:	3e02      	subs	r6, #2
 8000aa2:	443b      	add	r3, r7
 8000aa4:	1a5b      	subs	r3, r3, r1
 8000aa6:	b2a4      	uxth	r4, r4
 8000aa8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000aac:	fb08 3310 	mls	r3, r8, r0, r3
 8000ab0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ab8:	45a6      	cmp	lr, r4
 8000aba:	d909      	bls.n	8000ad0 <__udivmoddi4+0x8c>
 8000abc:	193c      	adds	r4, r7, r4
 8000abe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ac2:	f080 8105 	bcs.w	8000cd0 <__udivmoddi4+0x28c>
 8000ac6:	45a6      	cmp	lr, r4
 8000ac8:	f240 8102 	bls.w	8000cd0 <__udivmoddi4+0x28c>
 8000acc:	3802      	subs	r0, #2
 8000ace:	443c      	add	r4, r7
 8000ad0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ad4:	eba4 040e 	sub.w	r4, r4, lr
 8000ad8:	2600      	movs	r6, #0
 8000ada:	b11d      	cbz	r5, 8000ae4 <__udivmoddi4+0xa0>
 8000adc:	40d4      	lsrs	r4, r2
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ae4:	4631      	mov	r1, r6
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	b902      	cbnz	r2, 8000aee <__udivmoddi4+0xaa>
 8000aec:	deff      	udf	#255	; 0xff
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	2a00      	cmp	r2, #0
 8000af4:	d150      	bne.n	8000b98 <__udivmoddi4+0x154>
 8000af6:	1bcb      	subs	r3, r1, r7
 8000af8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000afc:	fa1f f887 	uxth.w	r8, r7
 8000b00:	2601      	movs	r6, #1
 8000b02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b06:	0c21      	lsrs	r1, r4, #16
 8000b08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b10:	fb08 f30c 	mul.w	r3, r8, ip
 8000b14:	428b      	cmp	r3, r1
 8000b16:	d907      	bls.n	8000b28 <__udivmoddi4+0xe4>
 8000b18:	1879      	adds	r1, r7, r1
 8000b1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b1e:	d202      	bcs.n	8000b26 <__udivmoddi4+0xe2>
 8000b20:	428b      	cmp	r3, r1
 8000b22:	f200 80e9 	bhi.w	8000cf8 <__udivmoddi4+0x2b4>
 8000b26:	4684      	mov	ip, r0
 8000b28:	1ac9      	subs	r1, r1, r3
 8000b2a:	b2a3      	uxth	r3, r4
 8000b2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b38:	fb08 f800 	mul.w	r8, r8, r0
 8000b3c:	45a0      	cmp	r8, r4
 8000b3e:	d907      	bls.n	8000b50 <__udivmoddi4+0x10c>
 8000b40:	193c      	adds	r4, r7, r4
 8000b42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b46:	d202      	bcs.n	8000b4e <__udivmoddi4+0x10a>
 8000b48:	45a0      	cmp	r8, r4
 8000b4a:	f200 80d9 	bhi.w	8000d00 <__udivmoddi4+0x2bc>
 8000b4e:	4618      	mov	r0, r3
 8000b50:	eba4 0408 	sub.w	r4, r4, r8
 8000b54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b58:	e7bf      	b.n	8000ada <__udivmoddi4+0x96>
 8000b5a:	428b      	cmp	r3, r1
 8000b5c:	d909      	bls.n	8000b72 <__udivmoddi4+0x12e>
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	f000 80b1 	beq.w	8000cc6 <__udivmoddi4+0x282>
 8000b64:	2600      	movs	r6, #0
 8000b66:	e9c5 0100 	strd	r0, r1, [r5]
 8000b6a:	4630      	mov	r0, r6
 8000b6c:	4631      	mov	r1, r6
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	fab3 f683 	clz	r6, r3
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d14a      	bne.n	8000c10 <__udivmoddi4+0x1cc>
 8000b7a:	428b      	cmp	r3, r1
 8000b7c:	d302      	bcc.n	8000b84 <__udivmoddi4+0x140>
 8000b7e:	4282      	cmp	r2, r0
 8000b80:	f200 80b8 	bhi.w	8000cf4 <__udivmoddi4+0x2b0>
 8000b84:	1a84      	subs	r4, r0, r2
 8000b86:	eb61 0103 	sbc.w	r1, r1, r3
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	2d00      	cmp	r5, #0
 8000b90:	d0a8      	beq.n	8000ae4 <__udivmoddi4+0xa0>
 8000b92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b96:	e7a5      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000b98:	f1c2 0320 	rsb	r3, r2, #32
 8000b9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ba0:	4097      	lsls	r7, r2
 8000ba2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ba6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000baa:	40d9      	lsrs	r1, r3
 8000bac:	4330      	orrs	r0, r6
 8000bae:	0c03      	lsrs	r3, r0, #16
 8000bb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bb4:	fa1f f887 	uxth.w	r8, r7
 8000bb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000bbc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc0:	fb06 f108 	mul.w	r1, r6, r8
 8000bc4:	4299      	cmp	r1, r3
 8000bc6:	fa04 f402 	lsl.w	r4, r4, r2
 8000bca:	d909      	bls.n	8000be0 <__udivmoddi4+0x19c>
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	f106 3cff 	add.w	ip, r6, #4294967295
 8000bd2:	f080 808d 	bcs.w	8000cf0 <__udivmoddi4+0x2ac>
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	f240 808a 	bls.w	8000cf0 <__udivmoddi4+0x2ac>
 8000bdc:	3e02      	subs	r6, #2
 8000bde:	443b      	add	r3, r7
 8000be0:	1a5b      	subs	r3, r3, r1
 8000be2:	b281      	uxth	r1, r0
 8000be4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000be8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bf0:	fb00 f308 	mul.w	r3, r0, r8
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x1c4>
 8000bf8:	1879      	adds	r1, r7, r1
 8000bfa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000bfe:	d273      	bcs.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c00:	428b      	cmp	r3, r1
 8000c02:	d971      	bls.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c04:	3802      	subs	r0, #2
 8000c06:	4439      	add	r1, r7
 8000c08:	1acb      	subs	r3, r1, r3
 8000c0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c0e:	e778      	b.n	8000b02 <__udivmoddi4+0xbe>
 8000c10:	f1c6 0c20 	rsb	ip, r6, #32
 8000c14:	fa03 f406 	lsl.w	r4, r3, r6
 8000c18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c1c:	431c      	orrs	r4, r3
 8000c1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c22:	fa01 f306 	lsl.w	r3, r1, r6
 8000c26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c2e:	431f      	orrs	r7, r3
 8000c30:	0c3b      	lsrs	r3, r7, #16
 8000c32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c36:	fa1f f884 	uxth.w	r8, r4
 8000c3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c42:	fb09 fa08 	mul.w	sl, r9, r8
 8000c46:	458a      	cmp	sl, r1
 8000c48:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000c50:	d908      	bls.n	8000c64 <__udivmoddi4+0x220>
 8000c52:	1861      	adds	r1, r4, r1
 8000c54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c58:	d248      	bcs.n	8000cec <__udivmoddi4+0x2a8>
 8000c5a:	458a      	cmp	sl, r1
 8000c5c:	d946      	bls.n	8000cec <__udivmoddi4+0x2a8>
 8000c5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000c62:	4421      	add	r1, r4
 8000c64:	eba1 010a 	sub.w	r1, r1, sl
 8000c68:	b2bf      	uxth	r7, r7
 8000c6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c76:	fb00 f808 	mul.w	r8, r0, r8
 8000c7a:	45b8      	cmp	r8, r7
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0x24a>
 8000c7e:	19e7      	adds	r7, r4, r7
 8000c80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c84:	d22e      	bcs.n	8000ce4 <__udivmoddi4+0x2a0>
 8000c86:	45b8      	cmp	r8, r7
 8000c88:	d92c      	bls.n	8000ce4 <__udivmoddi4+0x2a0>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4427      	add	r7, r4
 8000c8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c92:	eba7 0708 	sub.w	r7, r7, r8
 8000c96:	fba0 8902 	umull	r8, r9, r0, r2
 8000c9a:	454f      	cmp	r7, r9
 8000c9c:	46c6      	mov	lr, r8
 8000c9e:	4649      	mov	r1, r9
 8000ca0:	d31a      	bcc.n	8000cd8 <__udivmoddi4+0x294>
 8000ca2:	d017      	beq.n	8000cd4 <__udivmoddi4+0x290>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x27a>
 8000ca6:	ebb3 020e 	subs.w	r2, r3, lr
 8000caa:	eb67 0701 	sbc.w	r7, r7, r1
 8000cae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cb2:	40f2      	lsrs	r2, r6
 8000cb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000cb8:	40f7      	lsrs	r7, r6
 8000cba:	e9c5 2700 	strd	r2, r7, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	462e      	mov	r6, r5
 8000cc8:	4628      	mov	r0, r5
 8000cca:	e70b      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000ccc:	4606      	mov	r6, r0
 8000cce:	e6e9      	b.n	8000aa4 <__udivmoddi4+0x60>
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	e6fd      	b.n	8000ad0 <__udivmoddi4+0x8c>
 8000cd4:	4543      	cmp	r3, r8
 8000cd6:	d2e5      	bcs.n	8000ca4 <__udivmoddi4+0x260>
 8000cd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000cdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000ce0:	3801      	subs	r0, #1
 8000ce2:	e7df      	b.n	8000ca4 <__udivmoddi4+0x260>
 8000ce4:	4608      	mov	r0, r1
 8000ce6:	e7d2      	b.n	8000c8e <__udivmoddi4+0x24a>
 8000ce8:	4660      	mov	r0, ip
 8000cea:	e78d      	b.n	8000c08 <__udivmoddi4+0x1c4>
 8000cec:	4681      	mov	r9, r0
 8000cee:	e7b9      	b.n	8000c64 <__udivmoddi4+0x220>
 8000cf0:	4666      	mov	r6, ip
 8000cf2:	e775      	b.n	8000be0 <__udivmoddi4+0x19c>
 8000cf4:	4630      	mov	r0, r6
 8000cf6:	e74a      	b.n	8000b8e <__udivmoddi4+0x14a>
 8000cf8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cfc:	4439      	add	r1, r7
 8000cfe:	e713      	b.n	8000b28 <__udivmoddi4+0xe4>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	e724      	b.n	8000b50 <__udivmoddi4+0x10c>
 8000d06:	bf00      	nop

08000d08 <__aeabi_idiv0>:
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d12:	463b      	mov	r3, r7
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d1e:	4b3d      	ldr	r3, [pc, #244]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d20:	4a3d      	ldr	r2, [pc, #244]	; (8000e18 <MX_ADC1_Init+0x10c>)
 8000d22:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d24:	4b3b      	ldr	r3, [pc, #236]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d2a:	4b3a      	ldr	r3, [pc, #232]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d30:	4b38      	ldr	r3, [pc, #224]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d36:	4b37      	ldr	r3, [pc, #220]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d3c:	4b35      	ldr	r3, [pc, #212]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d44:	4b33      	ldr	r3, [pc, #204]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d4a:	4b32      	ldr	r3, [pc, #200]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d4c:	4a33      	ldr	r2, [pc, #204]	; (8000e1c <MX_ADC1_Init+0x110>)
 8000d4e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d50:	4b30      	ldr	r3, [pc, #192]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000d56:	4b2f      	ldr	r3, [pc, #188]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d58:	2205      	movs	r2, #5
 8000d5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d5c:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d64:	4b2b      	ldr	r3, [pc, #172]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d6a:	482a      	ldr	r0, [pc, #168]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d6c:	f002 fbda 	bl	8003524 <HAL_ADC_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000d76:	f001 fe50 	bl	8002a1a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d86:	463b      	mov	r3, r7
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4822      	ldr	r0, [pc, #136]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d8c:	f002 fd3c 	bl	8003808 <HAL_ADC_ConfigChannel>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000d96:	f001 fe40 	bl	8002a1a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d9a:	2309      	movs	r3, #9
 8000d9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000da2:	463b      	mov	r3, r7
 8000da4:	4619      	mov	r1, r3
 8000da6:	481b      	ldr	r0, [pc, #108]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000da8:	f002 fd2e 	bl	8003808 <HAL_ADC_ConfigChannel>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000db2:	f001 fe32 	bl	8002a1a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000db6:	230a      	movs	r3, #10
 8000db8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4814      	ldr	r0, [pc, #80]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000dc4:	f002 fd20 	bl	8003808 <HAL_ADC_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000dce:	f001 fe24 	bl	8002a1a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000dd2:	230b      	movs	r3, #11
 8000dd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4619      	mov	r1, r3
 8000dde:	480d      	ldr	r0, [pc, #52]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000de0:	f002 fd12 	bl	8003808 <HAL_ADC_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000dea:	f001 fe16 	bl	8002a1a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000dee:	230c      	movs	r3, #12
 8000df0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000df2:	2305      	movs	r3, #5
 8000df4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df6:	463b      	mov	r3, r7
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4806      	ldr	r0, [pc, #24]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000dfc:	f002 fd04 	bl	8003808 <HAL_ADC_ConfigChannel>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e06:	f001 fe08 	bl	8002a1a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200000d8 	.word	0x200000d8
 8000e18:	40012000 	.word	0x40012000
 8000e1c:	0f000001 	.word	0x0f000001

08000e20 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	; 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a3c      	ldr	r2, [pc, #240]	; (8000f30 <HAL_ADC_MspInit+0x110>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d171      	bne.n	8000f26 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	4b3b      	ldr	r3, [pc, #236]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	4a3a      	ldr	r2, [pc, #232]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e50:	6453      	str	r3, [r2, #68]	; 0x44
 8000e52:	4b38      	ldr	r3, [pc, #224]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	4b34      	ldr	r3, [pc, #208]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a33      	ldr	r2, [pc, #204]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b31      	ldr	r3, [pc, #196]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	4b2d      	ldr	r3, [pc, #180]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	4a2c      	ldr	r2, [pc, #176]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e96:	2307      	movs	r3, #7
 8000e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4823      	ldr	r0, [pc, #140]	; (8000f38 <HAL_ADC_MspInit+0x118>)
 8000eaa:	f003 fc61 	bl	8004770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	481e      	ldr	r0, [pc, #120]	; (8000f3c <HAL_ADC_MspInit+0x11c>)
 8000ec2:	f003 fc55 	bl	8004770 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ec8:	4a1e      	ldr	r2, [pc, #120]	; (8000f44 <HAL_ADC_MspInit+0x124>)
 8000eca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ed2:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ede:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ee0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ee4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ee6:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ee8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000eec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000eee:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ef0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ef4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ef6:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ef8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000efc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f04:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f0a:	480d      	ldr	r0, [pc, #52]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f0c:	f003 f82e 	bl	8003f6c <HAL_DMA_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000f16:	f001 fd80 	bl	8002a1a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a08      	ldr	r2, [pc, #32]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f1e:	639a      	str	r2, [r3, #56]	; 0x38
 8000f20:	4a07      	ldr	r2, [pc, #28]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f26:	bf00      	nop
 8000f28:	3728      	adds	r7, #40	; 0x28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40012000 	.word	0x40012000
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40020800 	.word	0x40020800
 8000f3c:	40020400 	.word	0x40020400
 8000f40:	20000120 	.word	0x20000120
 8000f44:	40026410 	.word	0x40026410

08000f48 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	2108      	movs	r1, #8
 8000f50:	4802      	ldr	r0, [pc, #8]	; (8000f5c <button_init+0x14>)
 8000f52:	f003 fda9 	bl	8004aa8 <HAL_GPIO_WritePin>
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40020c00 	.word	0x40020c00

08000f60 <button_Scan>:

void button_Scan(){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2108      	movs	r1, #8
 8000f6a:	482f      	ldr	r0, [pc, #188]	; (8001028 <button_Scan+0xc8>)
 8000f6c:	f003 fd9c 	bl	8004aa8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2108      	movs	r1, #8
 8000f74:	482c      	ldr	r0, [pc, #176]	; (8001028 <button_Scan+0xc8>)
 8000f76:	f003 fd97 	bl	8004aa8 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000f7a:	230a      	movs	r3, #10
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	492b      	ldr	r1, [pc, #172]	; (800102c <button_Scan+0xcc>)
 8000f80:	482b      	ldr	r0, [pc, #172]	; (8001030 <button_Scan+0xd0>)
 8000f82:	f005 fba4 	bl	80066ce <HAL_SPI_Receive>
	  int button_index = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f8e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	e03f      	b.n	8001016 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	db06      	blt.n	8000faa <button_Scan+0x4a>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	dc03      	bgt.n	8000faa <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	e018      	b.n	8000fdc <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	dd07      	ble.n	8000fc0 <button_Scan+0x60>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b07      	cmp	r3, #7
 8000fb4:	dc04      	bgt.n	8000fc0 <button_Scan+0x60>
			  button_index = 7 - i;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f1c3 0307 	rsb	r3, r3, #7
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e00d      	b.n	8000fdc <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b07      	cmp	r3, #7
 8000fc4:	dd06      	ble.n	8000fd4 <button_Scan+0x74>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b0b      	cmp	r3, #11
 8000fca:	dc03      	bgt.n	8000fd4 <button_Scan+0x74>
			  button_index = i + 4;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3304      	adds	r3, #4
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	e003      	b.n	8000fdc <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f1c3 0317 	rsb	r3, r3, #23
 8000fda:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <button_Scan+0xcc>)
 8000fde:	881a      	ldrh	r2, [r3, #0]
 8000fe0:	897b      	ldrh	r3, [r7, #10]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d005      	beq.n	8000ff6 <button_Scan+0x96>
 8000fea:	4a12      	ldr	r2, [pc, #72]	; (8001034 <button_Scan+0xd4>)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2100      	movs	r1, #0
 8000ff0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000ff4:	e009      	b.n	800100a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000ff6:	4a0f      	ldr	r2, [pc, #60]	; (8001034 <button_Scan+0xd4>)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ffe:	3301      	adds	r3, #1
 8001000:	b299      	uxth	r1, r3
 8001002:	4a0c      	ldr	r2, [pc, #48]	; (8001034 <button_Scan+0xd4>)
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800100a:	897b      	ldrh	r3, [r7, #10]
 800100c:	085b      	lsrs	r3, r3, #1
 800100e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3301      	adds	r3, #1
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b0f      	cmp	r3, #15
 800101a:	ddbc      	ble.n	8000f96 <button_Scan+0x36>
	  }
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40020c00 	.word	0x40020c00
 800102c:	20000048 	.word	0x20000048
 8001030:	200002a4 	.word	0x200002a4
 8001034:	20000180 	.word	0x20000180

08001038 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 800103c:	2100      	movs	r1, #0
 800103e:	4802      	ldr	r0, [pc, #8]	; (8001048 <buzzer_init+0x10>)
 8001040:	f006 f886 	bl	8007150 <HAL_TIM_PWM_Start>
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}
 8001048:	200002fc 	.word	0x200002fc

0800104c <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 8001056:	4a07      	ldr	r2, [pc, #28]	; (8001074 <buzzer_SetVolume+0x28>)
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <buzzer_SetVolume+0x28>)
 800105e:	781a      	ldrb	r2, [r3, #0]
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <buzzer_SetVolume+0x2c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	2000004a 	.word	0x2000004a
 8001078:	200002fc 	.word	0x200002fc

0800107c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_DMA_Init+0x3c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a0b      	ldr	r2, [pc, #44]	; (80010b8 <MX_DMA_Init+0x3c>)
 800108c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_DMA_Init+0x3c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2038      	movs	r0, #56	; 0x38
 80010a4:	f002 ff2b 	bl	8003efe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010a8:	2038      	movs	r0, #56	; 0x38
 80010aa:	f002 ff44 	bl	8003f36 <HAL_NVIC_EnableIRQ>

}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40023800 	.word	0x40023800

080010bc <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 80010c0:	201e      	movs	r0, #30
 80010c2:	f002 f94b 	bl	800335c <DEC2BCD>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b17      	ldr	r3, [pc, #92]	; (8001128 <ds3231_init+0x6c>)
 80010cc:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 80010ce:	2016      	movs	r0, #22
 80010d0:	f002 f944 	bl	800335c <DEC2BCD>
 80010d4:	4603      	mov	r3, r0
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <ds3231_init+0x6c>)
 80010da:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 80010dc:	2015      	movs	r0, #21
 80010de:	f002 f93d 	bl	800335c <DEC2BCD>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b10      	ldr	r3, [pc, #64]	; (8001128 <ds3231_init+0x6c>)
 80010e8:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 80010ea:	2006      	movs	r0, #6
 80010ec:	f002 f936 	bl	800335c <DEC2BCD>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <ds3231_init+0x6c>)
 80010f6:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80010f8:	200f      	movs	r0, #15
 80010fa:	f002 f92f 	bl	800335c <DEC2BCD>
 80010fe:	4603      	mov	r3, r0
 8001100:	461a      	mov	r2, r3
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <ds3231_init+0x6c>)
 8001104:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 8001106:	2009      	movs	r0, #9
 8001108:	f002 f928 	bl	800335c <DEC2BCD>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <ds3231_init+0x6c>)
 8001112:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8001114:	2017      	movs	r0, #23
 8001116:	f002 f921 	bl	800335c <DEC2BCD>
 800111a:	4603      	mov	r3, r0
 800111c:	461a      	mov	r2, r3
 800111e:	4b02      	ldr	r3, [pc, #8]	; (8001128 <ds3231_init+0x6c>)
 8001120:	719a      	strb	r2, [r3, #6]
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200001a8 	.word	0x200001a8

0800112c <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af04      	add	r7, sp, #16
 8001132:	4603      	mov	r3, r0
 8001134:	460a      	mov	r2, r1
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	4613      	mov	r3, r2
 800113a:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	4618      	mov	r0, r3
 8001140:	f002 f90c 	bl	800335c <DEC2BCD>
 8001144:	4603      	mov	r3, r0
 8001146:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	b29a      	uxth	r2, r3
 800114c:	230a      	movs	r3, #10
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	2301      	movs	r3, #1
 8001152:	9301      	str	r3, [sp, #4]
 8001154:	f107 030f 	add.w	r3, r7, #15
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2301      	movs	r3, #1
 800115c:	21d0      	movs	r1, #208	; 0xd0
 800115e:	4803      	ldr	r0, [pc, #12]	; (800116c <ds3231_Write+0x40>)
 8001160:	f003 fe00 	bl	8004d64 <HAL_I2C_Mem_Write>
}
 8001164:	bf00      	nop
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000200 	.word	0x20000200

08001170 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8001176:	230a      	movs	r3, #10
 8001178:	9302      	str	r3, [sp, #8]
 800117a:	2307      	movs	r3, #7
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	4b25      	ldr	r3, [pc, #148]	; (8001214 <ds3231_ReadTime+0xa4>)
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2301      	movs	r3, #1
 8001184:	2200      	movs	r2, #0
 8001186:	21d0      	movs	r1, #208	; 0xd0
 8001188:	4823      	ldr	r0, [pc, #140]	; (8001218 <ds3231_ReadTime+0xa8>)
 800118a:	f003 fee5 	bl	8004f58 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800118e:	4b21      	ldr	r3, [pc, #132]	; (8001214 <ds3231_ReadTime+0xa4>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f002 f8c8 	bl	8003328 <BCD2DEC>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b1f      	ldr	r3, [pc, #124]	; (800121c <ds3231_ReadTime+0xac>)
 800119e:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011a2:	785b      	ldrb	r3, [r3, #1]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 f8bf 	bl	8003328 <BCD2DEC>
 80011aa:	4603      	mov	r3, r0
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <ds3231_ReadTime+0xb0>)
 80011b0:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011b4:	789b      	ldrb	r3, [r3, #2]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 f8b6 	bl	8003328 <BCD2DEC>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	4b18      	ldr	r3, [pc, #96]	; (8001224 <ds3231_ReadTime+0xb4>)
 80011c2:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011c6:	78db      	ldrb	r3, [r3, #3]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f002 f8ad 	bl	8003328 <BCD2DEC>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <ds3231_ReadTime+0xb8>)
 80011d4:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011d8:	791b      	ldrb	r3, [r3, #4]
 80011da:	4618      	mov	r0, r3
 80011dc:	f002 f8a4 	bl	8003328 <BCD2DEC>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <ds3231_ReadTime+0xbc>)
 80011e6:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80011e8:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011ea:	795b      	ldrb	r3, [r3, #5]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f002 f89b 	bl	8003328 <BCD2DEC>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <ds3231_ReadTime+0xc0>)
 80011f8:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011fc:	799b      	ldrb	r3, [r3, #6]
 80011fe:	4618      	mov	r0, r3
 8001200:	f002 f892 	bl	8003328 <BCD2DEC>
 8001204:	4603      	mov	r3, r0
 8001206:	461a      	mov	r2, r3
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <ds3231_ReadTime+0xc4>)
 800120a:	701a      	strb	r2, [r3, #0]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200001a8 	.word	0x200001a8
 8001218:	20000200 	.word	0x20000200
 800121c:	200001a0 	.word	0x200001a0
 8001220:	200001a2 	.word	0x200001a2
 8001224:	200001a5 	.word	0x200001a5
 8001228:	200001a4 	.word	0x200001a4
 800122c:	200001a3 	.word	0x200001a3
 8001230:	200001a6 	.word	0x200001a6
 8001234:	200001a1 	.word	0x200001a1

08001238 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08e      	sub	sp, #56	; 0x38
 800123c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]
 800124e:	615a      	str	r2, [r3, #20]
 8001250:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001252:	463b      	mov	r3, r7
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]
 8001260:	615a      	str	r2, [r3, #20]
 8001262:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001264:	4b2f      	ldr	r3, [pc, #188]	; (8001324 <MX_FSMC_Init+0xec>)
 8001266:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800126a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800126c:	4b2d      	ldr	r3, [pc, #180]	; (8001324 <MX_FSMC_Init+0xec>)
 800126e:	4a2e      	ldr	r2, [pc, #184]	; (8001328 <MX_FSMC_Init+0xf0>)
 8001270:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001272:	4b2c      	ldr	r3, [pc, #176]	; (8001324 <MX_FSMC_Init+0xec>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001278:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <MX_FSMC_Init+0xec>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800127e:	4b29      	ldr	r3, [pc, #164]	; (8001324 <MX_FSMC_Init+0xec>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001284:	4b27      	ldr	r3, [pc, #156]	; (8001324 <MX_FSMC_Init+0xec>)
 8001286:	2210      	movs	r2, #16
 8001288:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <MX_FSMC_Init+0xec>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001290:	4b24      	ldr	r3, [pc, #144]	; (8001324 <MX_FSMC_Init+0xec>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001296:	4b23      	ldr	r3, [pc, #140]	; (8001324 <MX_FSMC_Init+0xec>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800129c:	4b21      	ldr	r3, [pc, #132]	; (8001324 <MX_FSMC_Init+0xec>)
 800129e:	2200      	movs	r2, #0
 80012a0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_FSMC_Init+0xec>)
 80012a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012aa:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <MX_FSMC_Init+0xec>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80012b0:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <MX_FSMC_Init+0xec>)
 80012b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012b6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <MX_FSMC_Init+0xec>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_FSMC_Init+0xec>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_FSMC_Init+0xec>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80012ca:	230f      	movs	r3, #15
 80012cc:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80012ce:	230f      	movs	r3, #15
 80012d0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80012d2:	233c      	movs	r3, #60	; 0x3c
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80012da:	2310      	movs	r3, #16
 80012dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80012de:	2311      	movs	r3, #17
 80012e0:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012e2:	2300      	movs	r3, #0
 80012e4:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80012e6:	2308      	movs	r3, #8
 80012e8:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80012ea:	230f      	movs	r3, #15
 80012ec:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80012ee:	2309      	movs	r3, #9
 80012f0:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80012f6:	2310      	movs	r3, #16
 80012f8:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80012fa:	2311      	movs	r3, #17
 80012fc:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001302:	463a      	mov	r2, r7
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	4619      	mov	r1, r3
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <MX_FSMC_Init+0xec>)
 800130c:	f005 fdc2 	bl	8006e94 <HAL_SRAM_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001316:	f001 fb80 	bl	8002a1a <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800131a:	bf00      	nop
 800131c:	3738      	adds	r7, #56	; 0x38
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200001b0 	.word	0x200001b0
 8001328:	a0000104 	.word	0xa0000104

0800132c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001340:	4b1c      	ldr	r3, [pc, #112]	; (80013b4 <HAL_FSMC_MspInit+0x88>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d131      	bne.n	80013ac <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001348:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <HAL_FSMC_MspInit+0x88>)
 800134a:	2201      	movs	r2, #1
 800134c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	603b      	str	r3, [r7, #0]
 8001352:	4b19      	ldr	r3, [pc, #100]	; (80013b8 <HAL_FSMC_MspInit+0x8c>)
 8001354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001356:	4a18      	ldr	r2, [pc, #96]	; (80013b8 <HAL_FSMC_MspInit+0x8c>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6393      	str	r3, [r2, #56]	; 0x38
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <HAL_FSMC_MspInit+0x8c>)
 8001360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800136a:	f64f 7388 	movw	r3, #65416	; 0xff88
 800136e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800137c:	230c      	movs	r3, #12
 800137e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	4619      	mov	r1, r3
 8001384:	480d      	ldr	r0, [pc, #52]	; (80013bc <HAL_FSMC_MspInit+0x90>)
 8001386:	f003 f9f3 	bl	8004770 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800138a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800138e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001390:	2302      	movs	r3, #2
 8001392:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001398:	2303      	movs	r3, #3
 800139a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800139c:	230c      	movs	r3, #12
 800139e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	4806      	ldr	r0, [pc, #24]	; (80013c0 <HAL_FSMC_MspInit+0x94>)
 80013a6:	f003 f9e3 	bl	8004770 <HAL_GPIO_Init>
 80013aa:	e000      	b.n	80013ae <HAL_FSMC_MspInit+0x82>
    return;
 80013ac:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	2000004c 	.word	0x2000004c
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40020c00 	.word	0x40020c00

080013c4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80013cc:	f7ff ffae 	bl	800132c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08e      	sub	sp, #56	; 0x38
 80013dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
 80013f2:	4b76      	ldr	r3, [pc, #472]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a75      	ldr	r2, [pc, #468]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80013f8:	f043 0310 	orr.w	r3, r3, #16
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b73      	ldr	r3, [pc, #460]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0310 	and.w	r3, r3, #16
 8001406:	623b      	str	r3, [r7, #32]
 8001408:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
 800140e:	4b6f      	ldr	r3, [pc, #444]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a6e      	ldr	r2, [pc, #440]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b6c      	ldr	r3, [pc, #432]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	61fb      	str	r3, [r7, #28]
 8001424:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	4b68      	ldr	r3, [pc, #416]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a67      	ldr	r2, [pc, #412]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001430:	f043 0320 	orr.w	r3, r3, #32
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b65      	ldr	r3, [pc, #404]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0320 	and.w	r3, r3, #32
 800143e:	61bb      	str	r3, [r7, #24]
 8001440:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	4b61      	ldr	r3, [pc, #388]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a60      	ldr	r2, [pc, #384]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800144c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b5e      	ldr	r3, [pc, #376]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	4b5a      	ldr	r3, [pc, #360]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a59      	ldr	r2, [pc, #356]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b57      	ldr	r3, [pc, #348]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b53      	ldr	r3, [pc, #332]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a52      	ldr	r2, [pc, #328]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b50      	ldr	r3, [pc, #320]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	4b4c      	ldr	r3, [pc, #304]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a4b      	ldr	r2, [pc, #300]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b49      	ldr	r3, [pc, #292]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b45      	ldr	r3, [pc, #276]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a44      	ldr	r2, [pc, #272]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b42      	ldr	r3, [pc, #264]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2170      	movs	r1, #112	; 0x70
 80014d2:	483f      	ldr	r0, [pc, #252]	; (80015d0 <MX_GPIO_Init+0x1f8>)
 80014d4:	f003 fae8 	bl	8004aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014de:	483d      	ldr	r0, [pc, #244]	; (80015d4 <MX_GPIO_Init+0x1fc>)
 80014e0:	f003 fae2 	bl	8004aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2140      	movs	r1, #64	; 0x40
 80014e8:	483b      	ldr	r0, [pc, #236]	; (80015d8 <MX_GPIO_Init+0x200>)
 80014ea:	f003 fadd 	bl	8004aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014f4:	4839      	ldr	r0, [pc, #228]	; (80015dc <MX_GPIO_Init+0x204>)
 80014f6:	f003 fad7 	bl	8004aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2108      	movs	r1, #8
 80014fe:	4838      	ldr	r0, [pc, #224]	; (80015e0 <MX_GPIO_Init+0x208>)
 8001500:	f003 fad2 	bl	8004aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001504:	2370      	movs	r3, #112	; 0x70
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001508:	2301      	movs	r3, #1
 800150a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001510:	2300      	movs	r3, #0
 8001512:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001514:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001518:	4619      	mov	r1, r3
 800151a:	482d      	ldr	r0, [pc, #180]	; (80015d0 <MX_GPIO_Init+0x1f8>)
 800151c:	f003 f928 	bl	8004770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001520:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001536:	4619      	mov	r1, r3
 8001538:	4826      	ldr	r0, [pc, #152]	; (80015d4 <MX_GPIO_Init+0x1fc>)
 800153a:	f003 f919 	bl	8004770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800153e:	23c0      	movs	r3, #192	; 0xc0
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001542:	2300      	movs	r3, #0
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154e:	4619      	mov	r1, r3
 8001550:	4822      	ldr	r0, [pc, #136]	; (80015dc <MX_GPIO_Init+0x204>)
 8001552:	f003 f90d 	bl	8004770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001556:	2330      	movs	r3, #48	; 0x30
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155a:	2300      	movs	r3, #0
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	4619      	mov	r1, r3
 8001568:	481a      	ldr	r0, [pc, #104]	; (80015d4 <MX_GPIO_Init+0x1fc>)
 800156a:	f003 f901 	bl	8004770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800156e:	2340      	movs	r3, #64	; 0x40
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001572:	2301      	movs	r3, #1
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800157e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001582:	4619      	mov	r1, r3
 8001584:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_GPIO_Init+0x200>)
 8001586:	f003 f8f3 	bl	8004770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800158a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	4619      	mov	r1, r3
 80015a2:	480e      	ldr	r0, [pc, #56]	; (80015dc <MX_GPIO_Init+0x204>)
 80015a4:	f003 f8e4 	bl	8004770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80015a8:	2308      	movs	r3, #8
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015bc:	4619      	mov	r1, r3
 80015be:	4808      	ldr	r0, [pc, #32]	; (80015e0 <MX_GPIO_Init+0x208>)
 80015c0:	f003 f8d6 	bl	8004770 <HAL_GPIO_Init>

}
 80015c4:	bf00      	nop
 80015c6:	3738      	adds	r7, #56	; 0x38
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40020800 	.word	0x40020800
 80015d8:	40021800 	.word	0x40021800
 80015dc:	40020000 	.word	0x40020000
 80015e0:	40020c00 	.word	0x40020c00

080015e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_I2C1_Init+0x50>)
 80015ea:	4a13      	ldr	r2, [pc, #76]	; (8001638 <MX_I2C1_Init+0x54>)
 80015ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_I2C1_Init+0x50>)
 80015f0:	4a12      	ldr	r2, [pc, #72]	; (800163c <MX_I2C1_Init+0x58>)
 80015f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_I2C1_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <MX_I2C1_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001600:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_I2C1_Init+0x50>)
 8001602:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001606:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <MX_I2C1_Init+0x50>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_I2C1_Init+0x50>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <MX_I2C1_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <MX_I2C1_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <MX_I2C1_Init+0x50>)
 8001622:	f003 fa5b 	bl	8004adc <HAL_I2C_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800162c:	f001 f9f5 	bl	8002a1a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000200 	.word	0x20000200
 8001638:	40005400 	.word	0x40005400
 800163c:	000186a0 	.word	0x000186a0

08001640 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08a      	sub	sp, #40	; 0x28
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a19      	ldr	r2, [pc, #100]	; (80016c4 <HAL_I2C_MspInit+0x84>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d12b      	bne.n	80016ba <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800167e:	23c0      	movs	r3, #192	; 0xc0
 8001680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001682:	2312      	movs	r3, #18
 8001684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800168e:	2304      	movs	r3, #4
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	480c      	ldr	r0, [pc, #48]	; (80016cc <HAL_I2C_MspInit+0x8c>)
 800169a:	f003 f869 	bl	8004770 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	4a08      	ldr	r2, [pc, #32]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 80016a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016ac:	6413      	str	r3, [r2, #64]	; 0x40
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016ba:	bf00      	nop
 80016bc:	3728      	adds	r7, #40	; 0x28
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40005400 	.word	0x40005400
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020400 	.word	0x40020400

080016d0 <lab6_init>:
#include "lab6.h"

void lab6_init() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
    timerInit();
 80016d4:	f001 fa92 	bl	8002bfc <timerInit>
    button_init();
 80016d8:	f7ff fc36 	bl	8000f48 <button_init>
    led7_init();
 80016dc:	f001 f81e 	bl	800271c <led7_init>
    lcd_init();
 80016e0:	f000 fe58 	bl	8002394 <lcd_init>
    ds3231_init();
 80016e4:	f7ff fcea 	bl	80010bc <ds3231_init>
    sensor_init();
 80016e8:	f001 f99c 	bl	8002a24 <sensor_init>
    buzzer_init();
 80016ec:	f7ff fca4 	bl	8001038 <buzzer_init>
    setTimer(0, 50);
 80016f0:	2132      	movs	r1, #50	; 0x32
 80016f2:	2000      	movs	r0, #0
 80016f4:	f001 fa8c 	bl	8002c10 <setTimer>
    setTimer(1, 1000);
 80016f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016fc:	2001      	movs	r0, #1
 80016fe:	f001 fa87 	bl	8002c10 <setTimer>
    setTimer(2, 15000);
 8001702:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001706:	2002      	movs	r0, #2
 8001708:	f001 fa82 	bl	8002c10 <setTimer>
	ds3231_Write(ADDRESS_HOUR, 12);
 800170c:	210c      	movs	r1, #12
 800170e:	2002      	movs	r0, #2
 8001710:	f7ff fd0c 	bl	800112c <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 34);
 8001714:	2122      	movs	r1, #34	; 0x22
 8001716:	2001      	movs	r0, #1
 8001718:	f7ff fd08 	bl	800112c <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 56);
 800171c:	2138      	movs	r1, #56	; 0x38
 800171e:	2000      	movs	r0, #0
 8001720:	f7ff fd04 	bl	800112c <ds3231_Write>
	ds3231_ReadTime();
 8001724:	f7ff fd24 	bl	8001170 <ds3231_ReadTime>
	task_update_led7();
 8001728:	f000 f9c0 	bl	8001aac <task_update_led7>
	lcd_Clear(BLACK);
 800172c:	2000      	movs	r0, #0
 800172e:	f000 fb5f 	bl	8001df0 <lcd_Clear>
	chart_init();
 8001732:	f000 fa43 	bl	8001bbc <chart_init>
	task_get_power();
 8001736:	f000 f961 	bl	80019fc <task_get_power>
	task_adc();
 800173a:	f000 f829 	bl	8001790 <task_adc>
	task_chart_update();
 800173e:	f000 fa8f 	bl	8001c60 <task_chart_update>
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}

08001746 <lab6_run>:

void lab6_run() {
 8001746:	b580      	push	{r7, lr}
 8001748:	af00      	add	r7, sp, #0
	if (checkTimerFlag(0)) {
 800174a:	2000      	movs	r0, #0
 800174c:	f001 fa8a 	bl	8002c64 <checkTimerFlag>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <lab6_run+0x18>
        button_Scan();
 8001756:	f7ff fc03 	bl	8000f60 <button_Scan>
        task_adc();
 800175a:	f000 f819 	bl	8001790 <task_adc>
	}
	if (checkTimerFlag(1)) {
 800175e:	2001      	movs	r0, #1
 8001760:	f001 fa80 	bl	8002c64 <checkTimerFlag>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d005      	beq.n	8001776 <lab6_run+0x30>
        task_buzzer();
 800176a:	f000 f95f 	bl	8001a2c <task_buzzer>
        task_update_led7();
 800176e:	f000 f99d 	bl	8001aac <task_update_led7>
        task_chart_update();
 8001772:	f000 fa75 	bl	8001c60 <task_chart_update>
	}
	if (checkTimerFlag(2)) {
 8001776:	2002      	movs	r0, #2
 8001778:	f001 fa74 	bl	8002c64 <checkTimerFlag>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <lab6_run+0x40>
		task_get_power();
 8001782:	f000 f93b 	bl	80019fc <task_get_power>
	}
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	0000      	movs	r0, r0
 800178c:	0000      	movs	r0, r0
	...

08001790 <task_adc>:

uint8_t count_adc = 0;
float power, humi;
void task_adc() {
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af04      	add	r7, sp, #16
    count_adc = (count_adc + 1) % 20;
 8001796:	4b8a      	ldr	r3, [pc, #552]	; (80019c0 <task_adc+0x230>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	4b89      	ldr	r3, [pc, #548]	; (80019c4 <task_adc+0x234>)
 800179e:	fb83 1302 	smull	r1, r3, r3, r2
 80017a2:	10d9      	asrs	r1, r3, #3
 80017a4:	17d3      	asrs	r3, r2, #31
 80017a6:	1ac9      	subs	r1, r1, r3
 80017a8:	460b      	mov	r3, r1
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	440b      	add	r3, r1
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	1ad1      	subs	r1, r2, r3
 80017b2:	b2ca      	uxtb	r2, r1
 80017b4:	4b82      	ldr	r3, [pc, #520]	; (80019c0 <task_adc+0x230>)
 80017b6:	701a      	strb	r2, [r3, #0]
    if (count_adc == 0) {
 80017b8:	4b81      	ldr	r3, [pc, #516]	; (80019c0 <task_adc+0x230>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f040 80f7 	bne.w	80019b0 <task_adc+0x220>
        sensor_Read();
 80017c2:	f001 f93d 	bl	8002a40 <sensor_Read>
        lcd_ShowStr(30, 10, "Power:", WHITE, BLACK, 16, 0);
 80017c6:	2300      	movs	r3, #0
 80017c8:	9302      	str	r3, [sp, #8]
 80017ca:	2310      	movs	r3, #16
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	2300      	movs	r3, #0
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d6:	4a7c      	ldr	r2, [pc, #496]	; (80019c8 <task_adc+0x238>)
 80017d8:	210a      	movs	r1, #10
 80017da:	201e      	movs	r0, #30
 80017dc:	f000 ff3a 	bl	8002654 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 10, power, 7, WHITE, BLACK, 16);
 80017e0:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <task_adc+0x23c>)
 80017e2:	edd3 7a00 	vldr	s15, [r3]
 80017e6:	2310      	movs	r3, #16
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	2300      	movs	r3, #0
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f2:	2207      	movs	r2, #7
 80017f4:	eeb0 0a67 	vmov.f32	s0, s15
 80017f8:	210a      	movs	r1, #10
 80017fa:	2082      	movs	r0, #130	; 0x82
 80017fc:	f000 fd1e 	bl	800223c <lcd_ShowFloatNum>
        lcd_ShowStr(195, 10, "mW", WHITE, BLACK, 16, 0);
 8001800:	2300      	movs	r3, #0
 8001802:	9302      	str	r3, [sp, #8]
 8001804:	2310      	movs	r3, #16
 8001806:	9301      	str	r3, [sp, #4]
 8001808:	2300      	movs	r3, #0
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001810:	4a6f      	ldr	r2, [pc, #444]	; (80019d0 <task_adc+0x240>)
 8001812:	210a      	movs	r1, #10
 8001814:	20c3      	movs	r0, #195	; 0xc3
 8001816:	f000 ff1d 	bl	8002654 <lcd_ShowStr>
        
        char* light = (sensor_GetLight() > 2048) ? "Strong" : "Weak  ";
 800181a:	f001 f91f 	bl	8002a5c <sensor_GetLight>
 800181e:	4603      	mov	r3, r0
 8001820:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001824:	d901      	bls.n	800182a <task_adc+0x9a>
 8001826:	4b6b      	ldr	r3, [pc, #428]	; (80019d4 <task_adc+0x244>)
 8001828:	e000      	b.n	800182c <task_adc+0x9c>
 800182a:	4b6b      	ldr	r3, [pc, #428]	; (80019d8 <task_adc+0x248>)
 800182c:	607b      	str	r3, [r7, #4]
        lcd_ShowStr(30, 30, "Light:", WHITE, BLACK, 16, 0);
 800182e:	2300      	movs	r3, #0
 8001830:	9302      	str	r3, [sp, #8]
 8001832:	2310      	movs	r3, #16
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	2300      	movs	r3, #0
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800183e:	4a67      	ldr	r2, [pc, #412]	; (80019dc <task_adc+0x24c>)
 8001840:	211e      	movs	r1, #30
 8001842:	201e      	movs	r0, #30
 8001844:	f000 ff06 	bl	8002654 <lcd_ShowStr>
        lcd_ShowStr(130, 30, light, WHITE, BLACK, 16, 0);
 8001848:	2300      	movs	r3, #0
 800184a:	9302      	str	r3, [sp, #8]
 800184c:	2310      	movs	r3, #16
 800184e:	9301      	str	r3, [sp, #4]
 8001850:	2300      	movs	r3, #0
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	211e      	movs	r1, #30
 800185c:	2082      	movs	r0, #130	; 0x82
 800185e:	f000 fef9 	bl	8002654 <lcd_ShowStr>

        lcd_ShowStr(30, 50, "Temperature:", WHITE, BLACK, 16, 0);
 8001862:	2300      	movs	r3, #0
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	2310      	movs	r3, #16
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	2300      	movs	r3, #0
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001872:	4a5b      	ldr	r2, [pc, #364]	; (80019e0 <task_adc+0x250>)
 8001874:	2132      	movs	r1, #50	; 0x32
 8001876:	201e      	movs	r0, #30
 8001878:	f000 feec 	bl	8002654 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 50, sensor_GetTemperature(), 4, WHITE, BLACK, 16);
 800187c:	f001 f9a0 	bl	8002bc0 <sensor_GetTemperature>
 8001880:	eef0 7a40 	vmov.f32	s15, s0
 8001884:	2310      	movs	r3, #16
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2300      	movs	r3, #0
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001890:	2204      	movs	r2, #4
 8001892:	eeb0 0a67 	vmov.f32	s0, s15
 8001896:	2132      	movs	r1, #50	; 0x32
 8001898:	2082      	movs	r0, #130	; 0x82
 800189a:	f000 fccf 	bl	800223c <lcd_ShowFloatNum>
        lcd_ShowStr(170, 50, "*C", WHITE, BLACK, 16, 0);
 800189e:	2300      	movs	r3, #0
 80018a0:	9302      	str	r3, [sp, #8]
 80018a2:	2310      	movs	r3, #16
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	2300      	movs	r3, #0
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ae:	4a4d      	ldr	r2, [pc, #308]	; (80019e4 <task_adc+0x254>)
 80018b0:	2132      	movs	r1, #50	; 0x32
 80018b2:	20aa      	movs	r0, #170	; 0xaa
 80018b4:	f000 fece 	bl	8002654 <lcd_ShowStr>

        humi = sensor_GetPotentiometer() / 4095.0 * 100.0;
 80018b8:	f001 f8dc 	bl	8002a74 <sensor_GetPotentiometer>
 80018bc:	4603      	mov	r3, r0
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fddc 	bl	800047c <__aeabi_i2d>
 80018c4:	a33c      	add	r3, pc, #240	; (adr r3, 80019b8 <task_adc+0x228>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe ff6b 	bl	80007a4 <__aeabi_ddiv>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	4b43      	ldr	r3, [pc, #268]	; (80019e8 <task_adc+0x258>)
 80018dc:	f7fe fe38 	bl	8000550 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f7ff f844 	bl	8000974 <__aeabi_d2f>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a3f      	ldr	r2, [pc, #252]	; (80019ec <task_adc+0x25c>)
 80018f0:	6013      	str	r3, [r2, #0]
        if (humi > 70) {
 80018f2:	4b3e      	ldr	r3, [pc, #248]	; (80019ec <task_adc+0x25c>)
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80019f0 <task_adc+0x260>
 80018fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001904:	dd2a      	ble.n	800195c <task_adc+0x1cc>
			lcd_ShowStr(30, 70, "Humidity:", RED, BLACK, 16, 0);
 8001906:	2300      	movs	r3, #0
 8001908:	9302      	str	r3, [sp, #8]
 800190a:	2310      	movs	r3, #16
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	2300      	movs	r3, #0
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001916:	4a37      	ldr	r2, [pc, #220]	; (80019f4 <task_adc+0x264>)
 8001918:	2146      	movs	r1, #70	; 0x46
 800191a:	201e      	movs	r0, #30
 800191c:	f000 fe9a 	bl	8002654 <lcd_ShowStr>
			lcd_ShowFloatNum(130, 70, humi, 4, RED, BLACK, 16);
 8001920:	4b32      	ldr	r3, [pc, #200]	; (80019ec <task_adc+0x25c>)
 8001922:	edd3 7a00 	vldr	s15, [r3]
 8001926:	2310      	movs	r3, #16
 8001928:	9301      	str	r3, [sp, #4]
 800192a:	2300      	movs	r3, #0
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001932:	2204      	movs	r2, #4
 8001934:	eeb0 0a67 	vmov.f32	s0, s15
 8001938:	2146      	movs	r1, #70	; 0x46
 800193a:	2082      	movs	r0, #130	; 0x82
 800193c:	f000 fc7e 	bl	800223c <lcd_ShowFloatNum>
			lcd_ShowStr(170, 70, "%", RED, BLACK, 16, 0);
 8001940:	2300      	movs	r3, #0
 8001942:	9302      	str	r3, [sp, #8]
 8001944:	2310      	movs	r3, #16
 8001946:	9301      	str	r3, [sp, #4]
 8001948:	2300      	movs	r3, #0
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001950:	4a29      	ldr	r2, [pc, #164]	; (80019f8 <task_adc+0x268>)
 8001952:	2146      	movs	r1, #70	; 0x46
 8001954:	20aa      	movs	r0, #170	; 0xaa
 8001956:	f000 fe7d 	bl	8002654 <lcd_ShowStr>
			lcd_ShowStr(30, 70, "Humidity:", WHITE, BLACK, 16, 0);
			lcd_ShowFloatNum(130, 70, humi, 4, WHITE, BLACK, 16);
			lcd_ShowStr(170, 70, "%", WHITE, BLACK, 16, 0);
        }
    }
}
 800195a:	e029      	b.n	80019b0 <task_adc+0x220>
			lcd_ShowStr(30, 70, "Humidity:", WHITE, BLACK, 16, 0);
 800195c:	2300      	movs	r3, #0
 800195e:	9302      	str	r3, [sp, #8]
 8001960:	2310      	movs	r3, #16
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	2300      	movs	r3, #0
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800196c:	4a21      	ldr	r2, [pc, #132]	; (80019f4 <task_adc+0x264>)
 800196e:	2146      	movs	r1, #70	; 0x46
 8001970:	201e      	movs	r0, #30
 8001972:	f000 fe6f 	bl	8002654 <lcd_ShowStr>
			lcd_ShowFloatNum(130, 70, humi, 4, WHITE, BLACK, 16);
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <task_adc+0x25c>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	2310      	movs	r3, #16
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	2300      	movs	r3, #0
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001988:	2204      	movs	r2, #4
 800198a:	eeb0 0a67 	vmov.f32	s0, s15
 800198e:	2146      	movs	r1, #70	; 0x46
 8001990:	2082      	movs	r0, #130	; 0x82
 8001992:	f000 fc53 	bl	800223c <lcd_ShowFloatNum>
			lcd_ShowStr(170, 70, "%", WHITE, BLACK, 16, 0);
 8001996:	2300      	movs	r3, #0
 8001998:	9302      	str	r3, [sp, #8]
 800199a:	2310      	movs	r3, #16
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	2300      	movs	r3, #0
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a6:	4a14      	ldr	r2, [pc, #80]	; (80019f8 <task_adc+0x268>)
 80019a8:	2146      	movs	r1, #70	; 0x46
 80019aa:	20aa      	movs	r0, #170	; 0xaa
 80019ac:	f000 fe52 	bl	8002654 <lcd_ShowStr>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	00000000 	.word	0x00000000
 80019bc:	40affe00 	.word	0x40affe00
 80019c0:	20000050 	.word	0x20000050
 80019c4:	66666667 	.word	0x66666667
 80019c8:	08009134 	.word	0x08009134
 80019cc:	20000258 	.word	0x20000258
 80019d0:	0800913c 	.word	0x0800913c
 80019d4:	08009140 	.word	0x08009140
 80019d8:	08009148 	.word	0x08009148
 80019dc:	08009150 	.word	0x08009150
 80019e0:	08009158 	.word	0x08009158
 80019e4:	08009168 	.word	0x08009168
 80019e8:	40590000 	.word	0x40590000
 80019ec:	20000254 	.word	0x20000254
 80019f0:	428c0000 	.word	0x428c0000
 80019f4:	0800916c 	.word	0x0800916c
 80019f8:	08009178 	.word	0x08009178

080019fc <task_get_power>:

void task_get_power() { power = sensor_GetCurrent() * sensor_GetVoltage(); }
 80019fc:	b580      	push	{r7, lr}
 80019fe:	ed2d 8b02 	vpush	{d8}
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	f001 f880 	bl	8002b08 <sensor_GetCurrent>
 8001a08:	eeb0 8a40 	vmov.f32	s16, s0
 8001a0c:	f001 f840 	bl	8002a90 <sensor_GetVoltage>
 8001a10:	eef0 7a40 	vmov.f32	s15, s0
 8001a14:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001a18:	4b03      	ldr	r3, [pc, #12]	; (8001a28 <task_get_power+0x2c>)
 8001a1a:	edc3 7a00 	vstr	s15, [r3]
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	ecbd 8b02 	vpop	{d8}
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000258 	.word	0x20000258

08001a2c <task_buzzer>:

int alert_state = 1;
void task_buzzer() {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
    if (humi > 70.0) {
 8001a30:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <task_buzzer+0x4c>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001a7c <task_buzzer+0x50>
 8001a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	dd14      	ble.n	8001a6e <task_buzzer+0x42>
        if (alert_state) {
 8001a44:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <task_buzzer+0x54>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d006      	beq.n	8001a5a <task_buzzer+0x2e>
        	buzzer_SetVolume(50);
 8001a4c:	2032      	movs	r0, #50	; 0x32
 8001a4e:	f7ff fafd 	bl	800104c <buzzer_SetVolume>
        	uart_Rs232SendString("Humidity exceeds threshold!!!\n");
 8001a52:	480c      	ldr	r0, [pc, #48]	; (8001a84 <task_buzzer+0x58>)
 8001a54:	f001 fb6c 	bl	8003130 <uart_Rs232SendString>
 8001a58:	e002      	b.n	8001a60 <task_buzzer+0x34>
        }
        else buzzer_SetVolume(0);
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f7ff faf6 	bl	800104c <buzzer_SetVolume>
        alert_state = 1 - alert_state;
 8001a60:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <task_buzzer+0x54>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f1c3 0301 	rsb	r3, r3, #1
 8001a68:	4a05      	ldr	r2, [pc, #20]	; (8001a80 <task_buzzer+0x54>)
 8001a6a:	6013      	str	r3, [r2, #0]
    }
    else buzzer_SetVolume(0);
}
 8001a6c:	e002      	b.n	8001a74 <task_buzzer+0x48>
    else buzzer_SetVolume(0);
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f7ff faec 	bl	800104c <buzzer_SetVolume>
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000254 	.word	0x20000254
 8001a7c:	428c0000 	.word	0x428c0000
 8001a80:	20000000 	.word	0x20000000
 8001a84:	0800917c 	.word	0x0800917c

08001a88 <toggle_colon>:

int colon_state = 1;
void toggle_colon() {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
	led7_SetColon(colon_state);
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <toggle_colon+0x20>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4618      	mov	r0, r3
 8001a94:	f000 ff08 	bl	80028a8 <led7_SetColon>
	colon_state = 1 - colon_state;
 8001a98:	4b03      	ldr	r3, [pc, #12]	; (8001aa8 <toggle_colon+0x20>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f1c3 0301 	rsb	r3, r3, #1
 8001aa0:	4a01      	ldr	r2, [pc, #4]	; (8001aa8 <toggle_colon+0x20>)
 8001aa2:	6013      	str	r3, [r2, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000004 	.word	0x20000004

08001aac <task_update_led7>:

void task_update_led7() {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	ds3231_ReadTime();
 8001ab0:	f7ff fb5e 	bl	8001170 <ds3231_ReadTime>
	led7_SetDigit(ds3231_hours / 10, 0, 0);
 8001ab4:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <task_update_led7+0x84>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4a1e      	ldr	r2, [pc, #120]	; (8001b34 <task_update_led7+0x88>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	08db      	lsrs	r3, r3, #3
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 fec0 	bl	800284c <led7_SetDigit>
	led7_SetDigit(ds3231_hours % 10, 1, 0);
 8001acc:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <task_update_led7+0x84>)
 8001ace:	781a      	ldrb	r2, [r3, #0]
 8001ad0:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <task_update_led7+0x88>)
 8001ad2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ad6:	08d9      	lsrs	r1, r3, #3
 8001ad8:	460b      	mov	r3, r1
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	440b      	add	r3, r1
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 feaf 	bl	800284c <led7_SetDigit>
	led7_SetDigit(ds3231_min / 10, 2, 0);
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <task_update_led7+0x8c>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	4a10      	ldr	r2, [pc, #64]	; (8001b34 <task_update_led7+0x88>)
 8001af4:	fba2 2303 	umull	r2, r3, r2, r3
 8001af8:	08db      	lsrs	r3, r3, #3
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2200      	movs	r2, #0
 8001afe:	2102      	movs	r1, #2
 8001b00:	4618      	mov	r0, r3
 8001b02:	f000 fea3 	bl	800284c <led7_SetDigit>
	led7_SetDigit(ds3231_min % 10, 3, 0);
 8001b06:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <task_update_led7+0x8c>)
 8001b08:	781a      	ldrb	r2, [r3, #0]
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <task_update_led7+0x88>)
 8001b0c:	fba3 1302 	umull	r1, r3, r3, r2
 8001b10:	08d9      	lsrs	r1, r3, #3
 8001b12:	460b      	mov	r3, r1
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	440b      	add	r3, r1
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2103      	movs	r1, #3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 fe92 	bl	800284c <led7_SetDigit>
	toggle_colon();
 8001b28:	f7ff ffae 	bl	8001a88 <toggle_colon>
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	200001a5 	.word	0x200001a5
 8001b34:	cccccccd 	.word	0xcccccccd
 8001b38:	200001a2 	.word	0x200001a2

08001b3c <scale_power_to_y>:

static uint16_t g_current_x = CHART_X_START;
static uint16_t g_last_y = CHART_Y_END;
static uint16_t scale_power_to_y() {
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
    // 1. Kp gi tr (m bo n nm trong khong min/max)
    if (power < POWER_MIN) power = POWER_MIN;
 8001b42:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <scale_power_to_y+0x70>)
 8001b44:	edd3 7a00 	vldr	s15, [r3]
 8001b48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b50:	d503      	bpl.n	8001b5a <scale_power_to_y+0x1e>
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <scale_power_to_y+0x70>)
 8001b54:	f04f 0200 	mov.w	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
    if (power > POWER_MAX) power = POWER_MAX;
 8001b5a:	4b14      	ldr	r3, [pc, #80]	; (8001bac <scale_power_to_y+0x70>)
 8001b5c:	edd3 7a00 	vldr	s15, [r3]
 8001b60:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001bb0 <scale_power_to_y+0x74>
 8001b64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6c:	dd02      	ble.n	8001b74 <scale_power_to_y+0x38>
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <scale_power_to_y+0x70>)
 8001b70:	4a10      	ldr	r2, [pc, #64]	; (8001bb4 <scale_power_to_y+0x78>)
 8001b72:	601a      	str	r2, [r3, #0]
    // 2. Tnh ton t l (dng 'long'  trnh trn s khi nhn)
    // (power - MIN) / (MAX - MIN) -> T l 0.0 -> 1.0
    // T l * CHART_HEIGHT -> s pixel offset t di ln
    long y_offset = ((long)(power - POWER_MIN) * CHART_HEIGHT) / (POWER_MAX - POWER_MIN);
 8001b74:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <scale_power_to_y+0x70>)
 8001b76:	edd3 7a00 	vldr	s15, [r3]
 8001b7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b7e:	ee17 2a90 	vmov	r2, s15
 8001b82:	23b4      	movs	r3, #180	; 0xb4
 8001b84:	fb03 f302 	mul.w	r3, r3, r2
 8001b88:	4a0b      	ldr	r2, [pc, #44]	; (8001bb8 <scale_power_to_y+0x7c>)
 8001b8a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b8e:	1352      	asrs	r2, r2, #13
 8001b90:	17db      	asrs	r3, r3, #31
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	607b      	str	r3, [r7, #4]
    // 3. Tr v ta  Y
    // (Lu : Ta  Y ca LCD_0  trn cng, nn ta phi ly Y_max tr i offset)
    return CHART_Y_END - (uint16_t)y_offset;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	f5c3 7396 	rsb	r3, r3, #300	; 0x12c
 8001b9e:	b29b      	uxth	r3, r3
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	20000258 	.word	0x20000258
 8001bb0:	4788b800 	.word	0x4788b800
 8001bb4:	4788b800 	.word	0x4788b800
 8001bb8:	1df5959f 	.word	0x1df5959f

08001bbc <chart_init>:

void chart_init() {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af04      	add	r7, sp, #16
    // 1. V tiu 
    lcd_ShowStr(90, CHART_Y_START - 20, "Power Consumption", YELLOW, BLACK, 16, 0);
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	9302      	str	r3, [sp, #8]
 8001bc6:	2310      	movs	r3, #16
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	2300      	movs	r3, #0
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001bd2:	4a1e      	ldr	r2, [pc, #120]	; (8001c4c <chart_init+0x90>)
 8001bd4:	2164      	movs	r1, #100	; 0x64
 8001bd6:	205a      	movs	r0, #90	; 0x5a
 8001bd8:	f000 fd3c 	bl	8002654 <lcd_ShowStr>
    // 2. V khung ch nht cho biu 
    lcd_DrawRectangle(CHART_X_START - 5, CHART_Y_START, CHART_X_END - 5, CHART_Y_END, WHITE);
 8001bdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001be6:	22e1      	movs	r2, #225	; 0xe1
 8001be8:	2178      	movs	r1, #120	; 0x78
 8001bea:	2019      	movs	r0, #25
 8001bec:	f000 fa03 	bl	8001ff6 <lcd_DrawRectangle>
    // 3. V nhn cho trc Y (gi tr Max v Min)
    // Dng lcd_ShowIntNum  hin th s
    lcd_ShowStr(5, CHART_Y_START - 20, "70000", WHITE, BLACK, 16, 0);
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	9302      	str	r3, [sp, #8]
 8001bf4:	2310      	movs	r3, #16
 8001bf6:	9301      	str	r3, [sp, #4]
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c00:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <chart_init+0x94>)
 8001c02:	2164      	movs	r1, #100	; 0x64
 8001c04:	2005      	movs	r0, #5
 8001c06:	f000 fd25 	bl	8002654 <lcd_ShowStr>
    lcd_ShowStr(10, CHART_Y_END - 16, "0", WHITE, BLACK, 16, 0);
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	9302      	str	r3, [sp, #8]
 8001c0e:	2310      	movs	r3, #16
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	2300      	movs	r3, #0
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c1a:	4a0e      	ldr	r2, [pc, #56]	; (8001c54 <chart_init+0x98>)
 8001c1c:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8001c20:	200a      	movs	r0, #10
 8001c22:	f000 fd17 	bl	8002654 <lcd_ShowStr>
    // 4. Reset li v tr v
    g_current_x = CHART_X_START;
 8001c26:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <chart_init+0x9c>)
 8001c28:	221e      	movs	r2, #30
 8001c2a:	801a      	strh	r2, [r3, #0]
    g_last_y = CHART_Y_END;
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <chart_init+0xa0>)
 8001c2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001c32:	801a      	strh	r2, [r3, #0]
    // 5. Xa sch vng v bn trong  chun b
    lcd_Fill(CHART_X_START - 5 + 1, CHART_Y_START + 1, CHART_X_END - 5 - 1, CHART_Y_END, BLACK);
 8001c34:	2300      	movs	r3, #0
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001c3c:	22e0      	movs	r2, #224	; 0xe0
 8001c3e:	2179      	movs	r1, #121	; 0x79
 8001c40:	201a      	movs	r0, #26
 8001c42:	f000 f907 	bl	8001e54 <lcd_Fill>
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	0800919c 	.word	0x0800919c
 8001c50:	080091b0 	.word	0x080091b0
 8001c54:	080091b8 	.word	0x080091b8
 8001c58:	20000008 	.word	0x20000008
 8001c5c:	2000000a 	.word	0x2000000a

08001c60 <task_chart_update>:

void task_chart_update() {
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af02      	add	r7, sp, #8
    // 1. Chuyn i gi tr power sang ta  Y
    uint16_t new_y = scale_power_to_y();
 8001c66:	f7ff ff69 	bl	8001b3c <scale_power_to_y>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	80fb      	strh	r3, [r7, #6]
    // 2. Kim tra xem  v n ht cnh phi cha
    if (g_current_x >= CHART_X_END - 10) {
 8001c6e:	4b1f      	ldr	r3, [pc, #124]	; (8001cec <task_chart_update+0x8c>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	2bdb      	cmp	r3, #219	; 0xdb
 8001c74:	d91e      	bls.n	8001cb4 <task_chart_update+0x54>
        //  ht, quay li t u (kiu oscilloscope)
        g_current_x = CHART_X_START;
 8001c76:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <task_chart_update+0x8c>)
 8001c78:	221e      	movs	r2, #30
 8001c7a:	801a      	strh	r2, [r3, #0]
        // Xa vng v bn trong
        lcd_Fill(CHART_X_START - 5 + 1, CHART_Y_START + 1, CHART_X_END - 5 - 1, CHART_Y_END, BLACK);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001c84:	22e0      	movs	r2, #224	; 0xe0
 8001c86:	2179      	movs	r1, #121	; 0x79
 8001c88:	201a      	movs	r0, #26
 8001c8a:	f000 f8e3 	bl	8001e54 <lcd_Fill>
        lcd_DrawRectangle(CHART_X_START - 5, CHART_Y_START, CHART_X_END - 5, CHART_Y_END, WHITE);
 8001c8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001c98:	22e1      	movs	r2, #225	; 0xe1
 8001c9a:	2178      	movs	r1, #120	; 0x78
 8001c9c:	2019      	movs	r0, #25
 8001c9e:	f000 f9aa 	bl	8001ff6 <lcd_DrawRectangle>
        // V im u tin ca ln qut mi
        lcd_DrawPoint(g_current_x, new_y, GREEN);
 8001ca2:	4b12      	ldr	r3, [pc, #72]	; (8001cec <task_chart_update+0x8c>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	88f9      	ldrh	r1, [r7, #6]
 8001ca8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001cac:	4618      	mov	r0, r3
 8001cae:	f000 f907 	bl	8001ec0 <lcd_DrawPoint>
 8001cb2:	e013      	b.n	8001cdc <task_chart_update+0x7c>
    }
    else {
        // 2a. V ng thng t im c (g_current_x, g_last_y)
        //     n im mi (g_current_x + 1, new_y)
        lcd_DrawLine(g_current_x, g_last_y, g_current_x + 1, new_y, GREEN);
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	; (8001cec <task_chart_update+0x8c>)
 8001cb6:	8818      	ldrh	r0, [r3, #0]
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <task_chart_update+0x90>)
 8001cba:	8819      	ldrh	r1, [r3, #0]
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <task_chart_update+0x8c>)
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	f44f 64fc 	mov.w	r4, #2016	; 0x7e0
 8001cca:	9400      	str	r4, [sp, #0]
 8001ccc:	f000 f90f 	bl	8001eee <lcd_DrawLine>
        // 2b. Tng ta  X ln 1 pixel cho ln v sau
        g_current_x++;
 8001cd0:	4b06      	ldr	r3, [pc, #24]	; (8001cec <task_chart_update+0x8c>)
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	4b04      	ldr	r3, [pc, #16]	; (8001cec <task_chart_update+0x8c>)
 8001cda:	801a      	strh	r2, [r3, #0]
    }
    // 3. Lu li ta  Y ny cho ln lp tip theo
    g_last_y = new_y;
 8001cdc:	4a04      	ldr	r2, [pc, #16]	; (8001cf0 <task_chart_update+0x90>)
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	8013      	strh	r3, [r2, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd90      	pop	{r4, r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000008 	.word	0x20000008
 8001cf0:	2000000a 	.word	0x2000000a

08001cf4 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001cfe:	4a04      	ldr	r2, [pc, #16]	; (8001d10 <LCD_WR_REG+0x1c>)
 8001d00:	88fb      	ldrh	r3, [r7, #6]
 8001d02:	8013      	strh	r3, [r2, #0]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	600ffffe 	.word	0x600ffffe

08001d14 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001d1e:	4a04      	ldr	r2, [pc, #16]	; (8001d30 <LCD_WR_DATA+0x1c>)
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	8053      	strh	r3, [r2, #2]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	600ffffe 	.word	0x600ffffe

08001d34 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <LCD_RD_DATA+0x20>)
 8001d3c:	885b      	ldrh	r3, [r3, #2]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	b29b      	uxth	r3, r3
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	600ffffe 	.word	0x600ffffe

08001d58 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001d58:	b590      	push	{r4, r7, lr}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4604      	mov	r4, r0
 8001d60:	4608      	mov	r0, r1
 8001d62:	4611      	mov	r1, r2
 8001d64:	461a      	mov	r2, r3
 8001d66:	4623      	mov	r3, r4
 8001d68:	80fb      	strh	r3, [r7, #6]
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	80bb      	strh	r3, [r7, #4]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	807b      	strh	r3, [r7, #2]
 8001d72:	4613      	mov	r3, r2
 8001d74:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001d76:	202a      	movs	r0, #42	; 0x2a
 8001d78:	f7ff ffbc 	bl	8001cf4 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	0a1b      	lsrs	r3, r3, #8
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ffc6 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001d88:	88fb      	ldrh	r3, [r7, #6]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff ffc0 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001d94:	887b      	ldrh	r3, [r7, #2]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ffba 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001da0:	887b      	ldrh	r3, [r7, #2]
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff ffb4 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001dac:	202b      	movs	r0, #43	; 0x2b
 8001dae:	f7ff ffa1 	bl	8001cf4 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001db2:	88bb      	ldrh	r3, [r7, #4]
 8001db4:	0a1b      	lsrs	r3, r3, #8
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ffab 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001dbe:	88bb      	ldrh	r3, [r7, #4]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ffa5 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001dca:	883b      	ldrh	r3, [r7, #0]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff9f 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001dd6:	883b      	ldrh	r3, [r7, #0]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff ff99 	bl	8001d14 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001de2:	202c      	movs	r0, #44	; 0x2c
 8001de4:	f7ff ff86 	bl	8001cf4 <LCD_WR_REG>
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd90      	pop	{r4, r7, pc}

08001df0 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <lcd_Clear+0x60>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	4b13      	ldr	r3, [pc, #76]	; (8001e50 <lcd_Clear+0x60>)
 8001e04:	885b      	ldrh	r3, [r3, #2]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f7ff ffa3 	bl	8001d58 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001e12:	2300      	movs	r3, #0
 8001e14:	81fb      	strh	r3, [r7, #14]
 8001e16:	e011      	b.n	8001e3c <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001e18:	2300      	movs	r3, #0
 8001e1a:	81bb      	strh	r3, [r7, #12]
 8001e1c:	e006      	b.n	8001e2c <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff77 	bl	8001d14 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001e26:	89bb      	ldrh	r3, [r7, #12]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	81bb      	strh	r3, [r7, #12]
 8001e2c:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <lcd_Clear+0x60>)
 8001e2e:	885b      	ldrh	r3, [r3, #2]
 8001e30:	89ba      	ldrh	r2, [r7, #12]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d3f3      	bcc.n	8001e1e <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001e36:	89fb      	ldrh	r3, [r7, #14]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	81fb      	strh	r3, [r7, #14]
 8001e3c:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <lcd_Clear+0x60>)
 8001e3e:	881b      	ldrh	r3, [r3, #0]
 8001e40:	89fa      	ldrh	r2, [r7, #14]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d3e8      	bcc.n	8001e18 <lcd_Clear+0x28>
		}
	}
}
 8001e46:	bf00      	nop
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	2000025c 	.word	0x2000025c

08001e54 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8001e54:	b590      	push	{r4, r7, lr}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4604      	mov	r4, r0
 8001e5c:	4608      	mov	r0, r1
 8001e5e:	4611      	mov	r1, r2
 8001e60:	461a      	mov	r2, r3
 8001e62:	4623      	mov	r3, r4
 8001e64:	80fb      	strh	r3, [r7, #6]
 8001e66:	4603      	mov	r3, r0
 8001e68:	80bb      	strh	r3, [r7, #4]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	807b      	strh	r3, [r7, #2]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8001e72:	887b      	ldrh	r3, [r7, #2]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	883b      	ldrh	r3, [r7, #0]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	88b9      	ldrh	r1, [r7, #4]
 8001e80:	88f8      	ldrh	r0, [r7, #6]
 8001e82:	f7ff ff69 	bl	8001d58 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8001e86:	88bb      	ldrh	r3, [r7, #4]
 8001e88:	81fb      	strh	r3, [r7, #14]
 8001e8a:	e010      	b.n	8001eae <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001e8c:	88fb      	ldrh	r3, [r7, #6]
 8001e8e:	81bb      	strh	r3, [r7, #12]
 8001e90:	e006      	b.n	8001ea0 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8001e92:	8c3b      	ldrh	r3, [r7, #32]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff3d 	bl	8001d14 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001e9a:	89bb      	ldrh	r3, [r7, #12]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	81bb      	strh	r3, [r7, #12]
 8001ea0:	89ba      	ldrh	r2, [r7, #12]
 8001ea2:	887b      	ldrh	r3, [r7, #2]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d3f4      	bcc.n	8001e92 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001ea8:	89fb      	ldrh	r3, [r7, #14]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	81fb      	strh	r3, [r7, #14]
 8001eae:	89fa      	ldrh	r2, [r7, #14]
 8001eb0:	883b      	ldrh	r3, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d3ea      	bcc.n	8001e8c <lcd_Fill+0x38>
		}
	}
}
 8001eb6:	bf00      	nop
 8001eb8:	bf00      	nop
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd90      	pop	{r4, r7, pc}

08001ec0 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	80bb      	strh	r3, [r7, #4]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001ed2:	88bb      	ldrh	r3, [r7, #4]
 8001ed4:	88fa      	ldrh	r2, [r7, #6]
 8001ed6:	88b9      	ldrh	r1, [r7, #4]
 8001ed8:	88f8      	ldrh	r0, [r7, #6]
 8001eda:	f7ff ff3d 	bl	8001d58 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001ede:	887b      	ldrh	r3, [r7, #2]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff17 	bl	8001d14 <LCD_WR_DATA>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001eee:	b590      	push	{r4, r7, lr}
 8001ef0:	b08d      	sub	sp, #52	; 0x34
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	4604      	mov	r4, r0
 8001ef6:	4608      	mov	r0, r1
 8001ef8:	4611      	mov	r1, r2
 8001efa:	461a      	mov	r2, r3
 8001efc:	4623      	mov	r3, r4
 8001efe:	80fb      	strh	r3, [r7, #6]
 8001f00:	4603      	mov	r3, r0
 8001f02:	80bb      	strh	r3, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	807b      	strh	r3, [r7, #2]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f10:	2300      	movs	r3, #0
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001f14:	887a      	ldrh	r2, [r7, #2]
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001f1c:	883a      	ldrh	r2, [r7, #0]
 8001f1e:	88bb      	ldrh	r3, [r7, #4]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001f28:	88bb      	ldrh	r3, [r7, #4]
 8001f2a:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	dd02      	ble.n	8001f38 <lcd_DrawLine+0x4a>
 8001f32:	2301      	movs	r3, #1
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	e00b      	b.n	8001f50 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001f38:	6a3b      	ldr	r3, [r7, #32]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d102      	bne.n	8001f44 <lcd_DrawLine+0x56>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	e005      	b.n	8001f50 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
 8001f4c:	425b      	negs	r3, r3
 8001f4e:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	dd02      	ble.n	8001f5c <lcd_DrawLine+0x6e>
 8001f56:	2301      	movs	r3, #1
 8001f58:	613b      	str	r3, [r7, #16]
 8001f5a:	e00b      	b.n	8001f74 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d102      	bne.n	8001f68 <lcd_DrawLine+0x7a>
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	e005      	b.n	8001f74 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	425b      	negs	r3, r3
 8001f72:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001f74:	6a3a      	ldr	r2, [r7, #32]
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	dd02      	ble.n	8001f82 <lcd_DrawLine+0x94>
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	61bb      	str	r3, [r7, #24]
 8001f80:	e001      	b.n	8001f86 <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 8001f86:	2300      	movs	r3, #0
 8001f88:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001f8a:	e02b      	b.n	8001fe4 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	68ba      	ldr	r2, [r7, #8]
 8001f92:	b291      	uxth	r1, r2
 8001f94:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff ff91 	bl	8001ec0 <lcd_DrawPoint>
		xerr+=delta_x;
 8001f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fa0:	6a3b      	ldr	r3, [r7, #32]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 8001fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	4413      	add	r3, r2
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8001fae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	dd07      	ble.n	8001fc6 <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001fb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001fc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	dd07      	ble.n	8001fde <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4413      	add	r3, r2
 8001fdc:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001fde:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001fe4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	dacf      	bge.n	8001f8c <lcd_DrawLine+0x9e>
		}
	}
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	3734      	adds	r7, #52	; 0x34
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd90      	pop	{r4, r7, pc}

08001ff6 <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 8001ff6:	b590      	push	{r4, r7, lr}
 8001ff8:	b085      	sub	sp, #20
 8001ffa:	af02      	add	r7, sp, #8
 8001ffc:	4604      	mov	r4, r0
 8001ffe:	4608      	mov	r0, r1
 8002000:	4611      	mov	r1, r2
 8002002:	461a      	mov	r2, r3
 8002004:	4623      	mov	r3, r4
 8002006:	80fb      	strh	r3, [r7, #6]
 8002008:	4603      	mov	r3, r0
 800200a:	80bb      	strh	r3, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	4613      	mov	r3, r2
 8002012:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 8002014:	88bc      	ldrh	r4, [r7, #4]
 8002016:	887a      	ldrh	r2, [r7, #2]
 8002018:	88b9      	ldrh	r1, [r7, #4]
 800201a:	88f8      	ldrh	r0, [r7, #6]
 800201c:	8b3b      	ldrh	r3, [r7, #24]
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	4623      	mov	r3, r4
 8002022:	f7ff ff64 	bl	8001eee <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 8002026:	883c      	ldrh	r4, [r7, #0]
 8002028:	88fa      	ldrh	r2, [r7, #6]
 800202a:	88b9      	ldrh	r1, [r7, #4]
 800202c:	88f8      	ldrh	r0, [r7, #6]
 800202e:	8b3b      	ldrh	r3, [r7, #24]
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	4623      	mov	r3, r4
 8002034:	f7ff ff5b 	bl	8001eee <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 8002038:	883c      	ldrh	r4, [r7, #0]
 800203a:	887a      	ldrh	r2, [r7, #2]
 800203c:	8839      	ldrh	r1, [r7, #0]
 800203e:	88f8      	ldrh	r0, [r7, #6]
 8002040:	8b3b      	ldrh	r3, [r7, #24]
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	4623      	mov	r3, r4
 8002046:	f7ff ff52 	bl	8001eee <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 800204a:	883c      	ldrh	r4, [r7, #0]
 800204c:	887a      	ldrh	r2, [r7, #2]
 800204e:	88b9      	ldrh	r1, [r7, #4]
 8002050:	8878      	ldrh	r0, [r7, #2]
 8002052:	8b3b      	ldrh	r3, [r7, #24]
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	4623      	mov	r3, r4
 8002058:	f7ff ff49 	bl	8001eee <lcd_DrawLine>
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	bd90      	pop	{r4, r7, pc}

08002064 <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8002064:	b590      	push	{r4, r7, lr}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	4604      	mov	r4, r0
 800206c:	4608      	mov	r0, r1
 800206e:	4611      	mov	r1, r2
 8002070:	461a      	mov	r2, r3
 8002072:	4623      	mov	r3, r4
 8002074:	80fb      	strh	r3, [r7, #6]
 8002076:	4603      	mov	r3, r0
 8002078:	80bb      	strh	r3, [r7, #4]
 800207a:	460b      	mov	r3, r1
 800207c:	70fb      	strb	r3, [r7, #3]
 800207e:	4613      	mov	r3, r2
 8002080:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8002082:	2300      	movs	r3, #0
 8002084:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800208a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800208e:	085b      	lsrs	r3, r3, #1
 8002090:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	08db      	lsrs	r3, r3, #3
 8002096:	b2db      	uxtb	r3, r3
 8002098:	461a      	mov	r2, r3
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	bf14      	ite	ne
 80020a6:	2301      	movne	r3, #1
 80020a8:	2300      	moveq	r3, #0
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	4413      	add	r3, r2
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	fb12 f303 	smulbb	r3, r2, r3
 80020ba:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80020bc:	78fb      	ldrb	r3, [r7, #3]
 80020be:	3b20      	subs	r3, #32
 80020c0:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	88fb      	ldrh	r3, [r7, #6]
 80020c8:	4413      	add	r3, r2
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b29c      	uxth	r4, r3
 80020d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	88bb      	ldrh	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	b29b      	uxth	r3, r3
 80020dc:	3b01      	subs	r3, #1
 80020de:	b29b      	uxth	r3, r3
 80020e0:	88b9      	ldrh	r1, [r7, #4]
 80020e2:	88f8      	ldrh	r0, [r7, #6]
 80020e4:	4622      	mov	r2, r4
 80020e6:	f7ff fe37 	bl	8001d58 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80020ea:	2300      	movs	r3, #0
 80020ec:	827b      	strh	r3, [r7, #18]
 80020ee:	e07a      	b.n	80021e6 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80020f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020f4:	2b0c      	cmp	r3, #12
 80020f6:	d028      	beq.n	800214a <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80020f8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020fc:	2b10      	cmp	r3, #16
 80020fe:	d108      	bne.n	8002112 <lcd_ShowChar+0xae>
 8002100:	78fa      	ldrb	r2, [r7, #3]
 8002102:	8a7b      	ldrh	r3, [r7, #18]
 8002104:	493c      	ldr	r1, [pc, #240]	; (80021f8 <lcd_ShowChar+0x194>)
 8002106:	0112      	lsls	r2, r2, #4
 8002108:	440a      	add	r2, r1
 800210a:	4413      	add	r3, r2
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	75fb      	strb	r3, [r7, #23]
 8002110:	e01b      	b.n	800214a <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8002112:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002116:	2b18      	cmp	r3, #24
 8002118:	d10b      	bne.n	8002132 <lcd_ShowChar+0xce>
 800211a:	78fa      	ldrb	r2, [r7, #3]
 800211c:	8a79      	ldrh	r1, [r7, #18]
 800211e:	4837      	ldr	r0, [pc, #220]	; (80021fc <lcd_ShowChar+0x198>)
 8002120:	4613      	mov	r3, r2
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	4413      	add	r3, r2
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	4403      	add	r3, r0
 800212a:	440b      	add	r3, r1
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	75fb      	strb	r3, [r7, #23]
 8002130:	e00b      	b.n	800214a <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8002132:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002136:	2b20      	cmp	r3, #32
 8002138:	d15a      	bne.n	80021f0 <lcd_ShowChar+0x18c>
 800213a:	78fa      	ldrb	r2, [r7, #3]
 800213c:	8a7b      	ldrh	r3, [r7, #18]
 800213e:	4930      	ldr	r1, [pc, #192]	; (8002200 <lcd_ShowChar+0x19c>)
 8002140:	0192      	lsls	r2, r2, #6
 8002142:	440a      	add	r2, r1
 8002144:	4413      	add	r3, r2
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800214a:	2300      	movs	r3, #0
 800214c:	75bb      	strb	r3, [r7, #22]
 800214e:	e044      	b.n	80021da <lcd_ShowChar+0x176>
		{
			if(!mode)
 8002150:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002154:	2b00      	cmp	r3, #0
 8002156:	d120      	bne.n	800219a <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8002158:	7dfa      	ldrb	r2, [r7, #23]
 800215a:	7dbb      	ldrb	r3, [r7, #22]
 800215c:	fa42 f303 	asr.w	r3, r2, r3
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d004      	beq.n	8002172 <lcd_ShowChar+0x10e>
 8002168:	883b      	ldrh	r3, [r7, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff fdd2 	bl	8001d14 <LCD_WR_DATA>
 8002170:	e003      	b.n	800217a <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8002172:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff fdcd 	bl	8001d14 <LCD_WR_DATA>
				m++;
 800217a:	7d7b      	ldrb	r3, [r7, #21]
 800217c:	3301      	adds	r3, #1
 800217e:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8002180:	7d7b      	ldrb	r3, [r7, #21]
 8002182:	7bfa      	ldrb	r2, [r7, #15]
 8002184:	fbb3 f1f2 	udiv	r1, r3, r2
 8002188:	fb02 f201 	mul.w	r2, r2, r1
 800218c:	1a9b      	subs	r3, r3, r2
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d11f      	bne.n	80021d4 <lcd_ShowChar+0x170>
				{
					m=0;
 8002194:	2300      	movs	r3, #0
 8002196:	757b      	strb	r3, [r7, #21]
					break;
 8002198:	e022      	b.n	80021e0 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 800219a:	7dfa      	ldrb	r2, [r7, #23]
 800219c:	7dbb      	ldrb	r3, [r7, #22]
 800219e:	fa42 f303 	asr.w	r3, r2, r3
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d005      	beq.n	80021b6 <lcd_ShowChar+0x152>
 80021aa:	883a      	ldrh	r2, [r7, #0]
 80021ac:	88b9      	ldrh	r1, [r7, #4]
 80021ae:	88fb      	ldrh	r3, [r7, #6]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fe85 	bl	8001ec0 <lcd_DrawPoint>
				x++;
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	3301      	adds	r3, #1
 80021ba:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 80021bc:	88fa      	ldrh	r2, [r7, #6]
 80021be:	8a3b      	ldrh	r3, [r7, #16]
 80021c0:	1ad2      	subs	r2, r2, r3
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d105      	bne.n	80021d4 <lcd_ShowChar+0x170>
				{
					x=x0;
 80021c8:	8a3b      	ldrh	r3, [r7, #16]
 80021ca:	80fb      	strh	r3, [r7, #6]
					y++;
 80021cc:	88bb      	ldrh	r3, [r7, #4]
 80021ce:	3301      	adds	r3, #1
 80021d0:	80bb      	strh	r3, [r7, #4]
					break;
 80021d2:	e005      	b.n	80021e0 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 80021d4:	7dbb      	ldrb	r3, [r7, #22]
 80021d6:	3301      	adds	r3, #1
 80021d8:	75bb      	strb	r3, [r7, #22]
 80021da:	7dbb      	ldrb	r3, [r7, #22]
 80021dc:	2b07      	cmp	r3, #7
 80021de:	d9b7      	bls.n	8002150 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 80021e0:	8a7b      	ldrh	r3, [r7, #18]
 80021e2:	3301      	adds	r3, #1
 80021e4:	827b      	strh	r3, [r7, #18]
 80021e6:	8a7a      	ldrh	r2, [r7, #18]
 80021e8:	89bb      	ldrh	r3, [r7, #12]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d380      	bcc.n	80020f0 <lcd_ShowChar+0x8c>
 80021ee:	e000      	b.n	80021f2 <lcd_ShowChar+0x18e>
		else return;
 80021f0:	bf00      	nop
				}
			}
		}
	}
}
 80021f2:	371c      	adds	r7, #28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd90      	pop	{r4, r7, pc}
 80021f8:	080091bc 	.word	0x080091bc
 80021fc:	080097ac 	.word	0x080097ac
 8002200:	0800a97c 	.word	0x0800a97c

08002204 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	460a      	mov	r2, r1
 800220e:	71fb      	strb	r3, [r7, #7]
 8002210:	4613      	mov	r3, r2
 8002212:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8002214:	2301      	movs	r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8002218:	e004      	b.n	8002224 <mypow+0x20>
 800221a:	79fa      	ldrb	r2, [r7, #7]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	fb02 f303 	mul.w	r3, r2, r3
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	79bb      	ldrb	r3, [r7, #6]
 8002226:	1e5a      	subs	r2, r3, #1
 8002228:	71ba      	strb	r2, [r7, #6]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f5      	bne.n	800221a <mypow+0x16>
	return result;
 800222e:	68fb      	ldr	r3, [r7, #12]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <lcd_ShowFloatNum>:
	}
}


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 800223c:	b590      	push	{r4, r7, lr}
 800223e:	b08d      	sub	sp, #52	; 0x34
 8002240:	af04      	add	r7, sp, #16
 8002242:	4604      	mov	r4, r0
 8002244:	4608      	mov	r0, r1
 8002246:	ed87 0a02 	vstr	s0, [r7, #8]
 800224a:	4611      	mov	r1, r2
 800224c:	461a      	mov	r2, r3
 800224e:	4623      	mov	r3, r4
 8002250:	81fb      	strh	r3, [r7, #14]
 8002252:	4603      	mov	r3, r0
 8002254:	81bb      	strh	r3, [r7, #12]
 8002256:	460b      	mov	r3, r1
 8002258:	71fb      	strb	r3, [r7, #7]
 800225a:	4613      	mov	r3, r2
 800225c:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint32_t num1;
	sizex=sizey/2;
 800225e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002262:	085b      	lsrs	r3, r3, #1
 8002264:	77bb      	strb	r3, [r7, #30]
	num1=num*100;
 8002266:	edd7 7a02 	vldr	s15, [r7, #8]
 800226a:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002344 <lcd_ShowFloatNum+0x108>
 800226e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002272:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002276:	ee17 3a90 	vmov	r3, s15
 800227a:	61bb      	str	r3, [r7, #24]
	for(t=0;t<len;t++)
 800227c:	2300      	movs	r3, #0
 800227e:	77fb      	strb	r3, [r7, #31]
 8002280:	e057      	b.n	8002332 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8002282:	79fa      	ldrb	r2, [r7, #7]
 8002284:	7ffb      	ldrb	r3, [r7, #31]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	3b01      	subs	r3, #1
 800228c:	b2db      	uxtb	r3, r3
 800228e:	4619      	mov	r1, r3
 8002290:	200a      	movs	r0, #10
 8002292:	f7ff ffb7 	bl	8002204 <mypow>
 8002296:	4602      	mov	r2, r0
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	fbb3 f1f2 	udiv	r1, r3, r2
 800229e:	4b2a      	ldr	r3, [pc, #168]	; (8002348 <lcd_ShowFloatNum+0x10c>)
 80022a0:	fba3 2301 	umull	r2, r3, r3, r1
 80022a4:	08da      	lsrs	r2, r3, #3
 80022a6:	4613      	mov	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	1aca      	subs	r2, r1, r3
 80022b0:	4613      	mov	r3, r2
 80022b2:	75fb      	strb	r3, [r7, #23]
		if(t==(len-2))
 80022b4:	7ffa      	ldrb	r2, [r7, #31]
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	3b02      	subs	r3, #2
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d11d      	bne.n	80022fa <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	3b02      	subs	r3, #2
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	7fbb      	ldrb	r3, [r7, #30]
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	fb12 f303 	smulbb	r3, r2, r3
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	89fb      	ldrh	r3, [r7, #14]
 80022d0:	4413      	add	r3, r2
 80022d2:	b298      	uxth	r0, r3
 80022d4:	88ba      	ldrh	r2, [r7, #4]
 80022d6:	89b9      	ldrh	r1, [r7, #12]
 80022d8:	2300      	movs	r3, #0
 80022da:	9302      	str	r3, [sp, #8]
 80022dc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022e0:	9301      	str	r3, [sp, #4]
 80022e2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	4613      	mov	r3, r2
 80022e8:	222e      	movs	r2, #46	; 0x2e
 80022ea:	f7ff febb 	bl	8002064 <lcd_ShowChar>
			t++;
 80022ee:	7ffb      	ldrb	r3, [r7, #31]
 80022f0:	3301      	adds	r3, #1
 80022f2:	77fb      	strb	r3, [r7, #31]
			len+=1;
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	3301      	adds	r3, #1
 80022f8:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 80022fa:	7ffb      	ldrb	r3, [r7, #31]
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	7fbb      	ldrb	r3, [r7, #30]
 8002300:	b29b      	uxth	r3, r3
 8002302:	fb12 f303 	smulbb	r3, r2, r3
 8002306:	b29a      	uxth	r2, r3
 8002308:	89fb      	ldrh	r3, [r7, #14]
 800230a:	4413      	add	r3, r2
 800230c:	b298      	uxth	r0, r3
 800230e:	7dfb      	ldrb	r3, [r7, #23]
 8002310:	3330      	adds	r3, #48	; 0x30
 8002312:	b2da      	uxtb	r2, r3
 8002314:	88bc      	ldrh	r4, [r7, #4]
 8002316:	89b9      	ldrh	r1, [r7, #12]
 8002318:	2300      	movs	r3, #0
 800231a:	9302      	str	r3, [sp, #8]
 800231c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002320:	9301      	str	r3, [sp, #4]
 8002322:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	4623      	mov	r3, r4
 8002328:	f7ff fe9c 	bl	8002064 <lcd_ShowChar>
	for(t=0;t<len;t++)
 800232c:	7ffb      	ldrb	r3, [r7, #31]
 800232e:	3301      	adds	r3, #1
 8002330:	77fb      	strb	r3, [r7, #31]
 8002332:	7ffa      	ldrb	r2, [r7, #31]
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	429a      	cmp	r2, r3
 8002338:	d3a3      	bcc.n	8002282 <lcd_ShowFloatNum+0x46>
	}
}
 800233a:	bf00      	nop
 800233c:	bf00      	nop
 800233e:	3724      	adds	r7, #36	; 0x24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd90      	pop	{r4, r7, pc}
 8002344:	42c80000 	.word	0x42c80000
 8002348:	cccccccd 	.word	0xcccccccd

0800234c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	091b      	lsrs	r3, r3, #4
 800235a:	b2db      	uxtb	r3, r3
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8002366:	4b0a      	ldr	r3, [pc, #40]	; (8002390 <lcd_SetDir+0x44>)
 8002368:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800236c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800236e:	4b08      	ldr	r3, [pc, #32]	; (8002390 <lcd_SetDir+0x44>)
 8002370:	22f0      	movs	r2, #240	; 0xf0
 8002372:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002374:	e006      	b.n	8002384 <lcd_SetDir+0x38>
		lcddev.width=240;
 8002376:	4b06      	ldr	r3, [pc, #24]	; (8002390 <lcd_SetDir+0x44>)
 8002378:	22f0      	movs	r2, #240	; 0xf0
 800237a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800237c:	4b04      	ldr	r3, [pc, #16]	; (8002390 <lcd_SetDir+0x44>)
 800237e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002382:	805a      	strh	r2, [r3, #2]
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	2000025c 	.word	0x2000025c

08002394 <lcd_init>:


void lcd_init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002398:	2200      	movs	r2, #0
 800239a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800239e:	48aa      	ldr	r0, [pc, #680]	; (8002648 <lcd_init+0x2b4>)
 80023a0:	f002 fb82 	bl	8004aa8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80023a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023a8:	f001 f898 	bl	80034dc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 80023ac:	2201      	movs	r2, #1
 80023ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023b2:	48a5      	ldr	r0, [pc, #660]	; (8002648 <lcd_init+0x2b4>)
 80023b4:	f002 fb78 	bl	8004aa8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80023b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023bc:	f001 f88e 	bl	80034dc <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 80023c0:	2000      	movs	r0, #0
 80023c2:	f7ff ffc3 	bl	800234c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 80023c6:	20d3      	movs	r0, #211	; 0xd3
 80023c8:	f7ff fc94 	bl	8001cf4 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 80023cc:	f7ff fcb2 	bl	8001d34 <LCD_RD_DATA>
 80023d0:	4603      	mov	r3, r0
 80023d2:	461a      	mov	r2, r3
 80023d4:	4b9d      	ldr	r3, [pc, #628]	; (800264c <lcd_init+0x2b8>)
 80023d6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80023d8:	f7ff fcac 	bl	8001d34 <LCD_RD_DATA>
 80023dc:	4603      	mov	r3, r0
 80023de:	461a      	mov	r2, r3
 80023e0:	4b9a      	ldr	r3, [pc, #616]	; (800264c <lcd_init+0x2b8>)
 80023e2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80023e4:	f7ff fca6 	bl	8001d34 <LCD_RD_DATA>
 80023e8:	4603      	mov	r3, r0
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b97      	ldr	r3, [pc, #604]	; (800264c <lcd_init+0x2b8>)
 80023ee:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 80023f0:	4b96      	ldr	r3, [pc, #600]	; (800264c <lcd_init+0x2b8>)
 80023f2:	889b      	ldrh	r3, [r3, #4]
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	4b94      	ldr	r3, [pc, #592]	; (800264c <lcd_init+0x2b8>)
 80023fa:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 80023fc:	f7ff fc9a 	bl	8001d34 <LCD_RD_DATA>
 8002400:	4603      	mov	r3, r0
 8002402:	461a      	mov	r2, r3
 8002404:	4b91      	ldr	r3, [pc, #580]	; (800264c <lcd_init+0x2b8>)
 8002406:	889b      	ldrh	r3, [r3, #4]
 8002408:	4313      	orrs	r3, r2
 800240a:	b29a      	uxth	r2, r3
 800240c:	4b8f      	ldr	r3, [pc, #572]	; (800264c <lcd_init+0x2b8>)
 800240e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002410:	20cf      	movs	r0, #207	; 0xcf
 8002412:	f7ff fc6f 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002416:	2000      	movs	r0, #0
 8002418:	f7ff fc7c 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800241c:	20c1      	movs	r0, #193	; 0xc1
 800241e:	f7ff fc79 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002422:	2030      	movs	r0, #48	; 0x30
 8002424:	f7ff fc76 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002428:	20ed      	movs	r0, #237	; 0xed
 800242a:	f7ff fc63 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800242e:	2064      	movs	r0, #100	; 0x64
 8002430:	f7ff fc70 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002434:	2003      	movs	r0, #3
 8002436:	f7ff fc6d 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800243a:	2012      	movs	r0, #18
 800243c:	f7ff fc6a 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002440:	2081      	movs	r0, #129	; 0x81
 8002442:	f7ff fc67 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002446:	20e8      	movs	r0, #232	; 0xe8
 8002448:	f7ff fc54 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800244c:	2085      	movs	r0, #133	; 0x85
 800244e:	f7ff fc61 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002452:	2010      	movs	r0, #16
 8002454:	f7ff fc5e 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002458:	207a      	movs	r0, #122	; 0x7a
 800245a:	f7ff fc5b 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800245e:	20cb      	movs	r0, #203	; 0xcb
 8002460:	f7ff fc48 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002464:	2039      	movs	r0, #57	; 0x39
 8002466:	f7ff fc55 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800246a:	202c      	movs	r0, #44	; 0x2c
 800246c:	f7ff fc52 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002470:	2000      	movs	r0, #0
 8002472:	f7ff fc4f 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002476:	2034      	movs	r0, #52	; 0x34
 8002478:	f7ff fc4c 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800247c:	2002      	movs	r0, #2
 800247e:	f7ff fc49 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002482:	20f7      	movs	r0, #247	; 0xf7
 8002484:	f7ff fc36 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002488:	2020      	movs	r0, #32
 800248a:	f7ff fc43 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800248e:	20ea      	movs	r0, #234	; 0xea
 8002490:	f7ff fc30 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002494:	2000      	movs	r0, #0
 8002496:	f7ff fc3d 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800249a:	2000      	movs	r0, #0
 800249c:	f7ff fc3a 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80024a0:	20c0      	movs	r0, #192	; 0xc0
 80024a2:	f7ff fc27 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80024a6:	201b      	movs	r0, #27
 80024a8:	f7ff fc34 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80024ac:	20c1      	movs	r0, #193	; 0xc1
 80024ae:	f7ff fc21 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80024b2:	2001      	movs	r0, #1
 80024b4:	f7ff fc2e 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80024b8:	20c5      	movs	r0, #197	; 0xc5
 80024ba:	f7ff fc1b 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80024be:	2030      	movs	r0, #48	; 0x30
 80024c0:	f7ff fc28 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80024c4:	2030      	movs	r0, #48	; 0x30
 80024c6:	f7ff fc25 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80024ca:	20c7      	movs	r0, #199	; 0xc7
 80024cc:	f7ff fc12 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80024d0:	20b7      	movs	r0, #183	; 0xb7
 80024d2:	f7ff fc1f 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80024d6:	2036      	movs	r0, #54	; 0x36
 80024d8:	f7ff fc0c 	bl	8001cf4 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 80024dc:	2008      	movs	r0, #8
 80024de:	f7ff fc19 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80024e2:	203a      	movs	r0, #58	; 0x3a
 80024e4:	f7ff fc06 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80024e8:	2055      	movs	r0, #85	; 0x55
 80024ea:	f7ff fc13 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80024ee:	20b1      	movs	r0, #177	; 0xb1
 80024f0:	f7ff fc00 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80024f4:	2000      	movs	r0, #0
 80024f6:	f7ff fc0d 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80024fa:	201a      	movs	r0, #26
 80024fc:	f7ff fc0a 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002500:	20b6      	movs	r0, #182	; 0xb6
 8002502:	f7ff fbf7 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002506:	200a      	movs	r0, #10
 8002508:	f7ff fc04 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800250c:	20a2      	movs	r0, #162	; 0xa2
 800250e:	f7ff fc01 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002512:	20f2      	movs	r0, #242	; 0xf2
 8002514:	f7ff fbee 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002518:	2000      	movs	r0, #0
 800251a:	f7ff fbfb 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800251e:	2026      	movs	r0, #38	; 0x26
 8002520:	f7ff fbe8 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002524:	2001      	movs	r0, #1
 8002526:	f7ff fbf5 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800252a:	20e0      	movs	r0, #224	; 0xe0
 800252c:	f7ff fbe2 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002530:	200f      	movs	r0, #15
 8002532:	f7ff fbef 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002536:	202a      	movs	r0, #42	; 0x2a
 8002538:	f7ff fbec 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800253c:	2028      	movs	r0, #40	; 0x28
 800253e:	f7ff fbe9 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002542:	2008      	movs	r0, #8
 8002544:	f7ff fbe6 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002548:	200e      	movs	r0, #14
 800254a:	f7ff fbe3 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800254e:	2008      	movs	r0, #8
 8002550:	f7ff fbe0 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002554:	2054      	movs	r0, #84	; 0x54
 8002556:	f7ff fbdd 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800255a:	20a9      	movs	r0, #169	; 0xa9
 800255c:	f7ff fbda 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002560:	2043      	movs	r0, #67	; 0x43
 8002562:	f7ff fbd7 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002566:	200a      	movs	r0, #10
 8002568:	f7ff fbd4 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800256c:	200f      	movs	r0, #15
 800256e:	f7ff fbd1 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002572:	2000      	movs	r0, #0
 8002574:	f7ff fbce 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002578:	2000      	movs	r0, #0
 800257a:	f7ff fbcb 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800257e:	2000      	movs	r0, #0
 8002580:	f7ff fbc8 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002584:	2000      	movs	r0, #0
 8002586:	f7ff fbc5 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800258a:	20e1      	movs	r0, #225	; 0xe1
 800258c:	f7ff fbb2 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002590:	2000      	movs	r0, #0
 8002592:	f7ff fbbf 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002596:	2015      	movs	r0, #21
 8002598:	f7ff fbbc 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800259c:	2017      	movs	r0, #23
 800259e:	f7ff fbb9 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80025a2:	2007      	movs	r0, #7
 80025a4:	f7ff fbb6 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80025a8:	2011      	movs	r0, #17
 80025aa:	f7ff fbb3 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80025ae:	2006      	movs	r0, #6
 80025b0:	f7ff fbb0 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80025b4:	202b      	movs	r0, #43	; 0x2b
 80025b6:	f7ff fbad 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80025ba:	2056      	movs	r0, #86	; 0x56
 80025bc:	f7ff fbaa 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80025c0:	203c      	movs	r0, #60	; 0x3c
 80025c2:	f7ff fba7 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80025c6:	2005      	movs	r0, #5
 80025c8:	f7ff fba4 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80025cc:	2010      	movs	r0, #16
 80025ce:	f7ff fba1 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80025d2:	200f      	movs	r0, #15
 80025d4:	f7ff fb9e 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80025d8:	203f      	movs	r0, #63	; 0x3f
 80025da:	f7ff fb9b 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80025de:	203f      	movs	r0, #63	; 0x3f
 80025e0:	f7ff fb98 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80025e4:	200f      	movs	r0, #15
 80025e6:	f7ff fb95 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80025ea:	202b      	movs	r0, #43	; 0x2b
 80025ec:	f7ff fb82 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80025f0:	2000      	movs	r0, #0
 80025f2:	f7ff fb8f 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80025f6:	2000      	movs	r0, #0
 80025f8:	f7ff fb8c 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80025fc:	2001      	movs	r0, #1
 80025fe:	f7ff fb89 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002602:	203f      	movs	r0, #63	; 0x3f
 8002604:	f7ff fb86 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002608:	202a      	movs	r0, #42	; 0x2a
 800260a:	f7ff fb73 	bl	8001cf4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800260e:	2000      	movs	r0, #0
 8002610:	f7ff fb80 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002614:	2000      	movs	r0, #0
 8002616:	f7ff fb7d 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800261a:	2000      	movs	r0, #0
 800261c:	f7ff fb7a 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002620:	20ef      	movs	r0, #239	; 0xef
 8002622:	f7ff fb77 	bl	8001d14 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002626:	2011      	movs	r0, #17
 8002628:	f7ff fb64 	bl	8001cf4 <LCD_WR_REG>
	HAL_Delay(120);
 800262c:	2078      	movs	r0, #120	; 0x78
 800262e:	f000 ff55 	bl	80034dc <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8002632:	2029      	movs	r0, #41	; 0x29
 8002634:	f7ff fb5e 	bl	8001cf4 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002638:	2201      	movs	r2, #1
 800263a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800263e:	4804      	ldr	r0, [pc, #16]	; (8002650 <lcd_init+0x2bc>)
 8002640:	f002 fa32 	bl	8004aa8 <HAL_GPIO_WritePin>
}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40020800 	.word	0x40020800
 800264c:	2000025c 	.word	0x2000025c
 8002650:	40020000 	.word	0x40020000

08002654 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002654:	b590      	push	{r4, r7, lr}
 8002656:	b08b      	sub	sp, #44	; 0x2c
 8002658:	af04      	add	r7, sp, #16
 800265a:	60ba      	str	r2, [r7, #8]
 800265c:	461a      	mov	r2, r3
 800265e:	4603      	mov	r3, r0
 8002660:	81fb      	strh	r3, [r7, #14]
 8002662:	460b      	mov	r3, r1
 8002664:	81bb      	strh	r3, [r7, #12]
 8002666:	4613      	mov	r3, r2
 8002668:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800266a:	89fb      	ldrh	r3, [r7, #14]
 800266c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 800266e:	2300      	movs	r3, #0
 8002670:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002672:	e048      	b.n	8002706 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002674:	7dfb      	ldrb	r3, [r7, #23]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d145      	bne.n	8002706 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800267a:	89fa      	ldrh	r2, [r7, #14]
 800267c:	4b26      	ldr	r3, [pc, #152]	; (8002718 <lcd_ShowStr+0xc4>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	4619      	mov	r1, r3
 8002682:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002686:	085b      	lsrs	r3, r3, #1
 8002688:	b2db      	uxtb	r3, r3
 800268a:	1acb      	subs	r3, r1, r3
 800268c:	429a      	cmp	r2, r3
 800268e:	dc3f      	bgt.n	8002710 <lcd_ShowStr+0xbc>
 8002690:	89ba      	ldrh	r2, [r7, #12]
 8002692:	4b21      	ldr	r3, [pc, #132]	; (8002718 <lcd_ShowStr+0xc4>)
 8002694:	885b      	ldrh	r3, [r3, #2]
 8002696:	4619      	mov	r1, r3
 8002698:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800269c:	1acb      	subs	r3, r1, r3
 800269e:	429a      	cmp	r2, r3
 80026a0:	dc36      	bgt.n	8002710 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b80      	cmp	r3, #128	; 0x80
 80026a8:	d902      	bls.n	80026b0 <lcd_ShowStr+0x5c>
 80026aa:	2301      	movs	r3, #1
 80026ac:	75fb      	strb	r3, [r7, #23]
 80026ae:	e02a      	b.n	8002706 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b0d      	cmp	r3, #13
 80026b6:	d10b      	bne.n	80026d0 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 80026b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80026bc:	b29a      	uxth	r2, r3
 80026be:	89bb      	ldrh	r3, [r7, #12]
 80026c0:	4413      	add	r3, r2
 80026c2:	81bb      	strh	r3, [r7, #12]
					x=x0;
 80026c4:	8abb      	ldrh	r3, [r7, #20]
 80026c6:	81fb      	strh	r3, [r7, #14]
					str++;
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	3301      	adds	r3, #1
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	e017      	b.n	8002700 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	781a      	ldrb	r2, [r3, #0]
 80026d4:	88fc      	ldrh	r4, [r7, #6]
 80026d6:	89b9      	ldrh	r1, [r7, #12]
 80026d8:	89f8      	ldrh	r0, [r7, #14]
 80026da:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80026de:	9302      	str	r3, [sp, #8]
 80026e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80026e4:	9301      	str	r3, [sp, #4]
 80026e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	4623      	mov	r3, r4
 80026ec:	f7ff fcba 	bl	8002064 <lcd_ShowChar>
					x+=sizey/2;
 80026f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80026f4:	085b      	lsrs	r3, r3, #1
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	89fb      	ldrh	r3, [r7, #14]
 80026fc:	4413      	add	r3, r2
 80026fe:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	3301      	adds	r3, #1
 8002704:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1b2      	bne.n	8002674 <lcd_ShowStr+0x20>
 800270e:	e000      	b.n	8002712 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002710:	bf00      	nop
			}
		}
	}
}
 8002712:	371c      	adds	r7, #28
 8002714:	46bd      	mov	sp, r7
 8002716:	bd90      	pop	{r4, r7, pc}
 8002718:	2000025c 	.word	0x2000025c

0800271c <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002720:	2201      	movs	r2, #1
 8002722:	2140      	movs	r1, #64	; 0x40
 8002724:	4802      	ldr	r0, [pc, #8]	; (8002730 <led7_init+0x14>)
 8002726:	f002 f9bf 	bl	8004aa8 <HAL_GPIO_WritePin>
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40021800 	.word	0x40021800

08002734 <led7_Scan>:

void led7_Scan(){
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002738:	4b3f      	ldr	r3, [pc, #252]	; (8002838 <led7_Scan+0x104>)
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	b2db      	uxtb	r3, r3
 800273e:	b29a      	uxth	r2, r3
 8002740:	4b3d      	ldr	r3, [pc, #244]	; (8002838 <led7_Scan+0x104>)
 8002742:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002744:	4b3d      	ldr	r3, [pc, #244]	; (800283c <led7_Scan+0x108>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a3d      	ldr	r2, [pc, #244]	; (8002840 <led7_Scan+0x10c>)
 800274a:	5cd3      	ldrb	r3, [r2, r3]
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	b21a      	sxth	r2, r3
 8002750:	4b39      	ldr	r3, [pc, #228]	; (8002838 <led7_Scan+0x104>)
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	b21b      	sxth	r3, r3
 8002756:	4313      	orrs	r3, r2
 8002758:	b21b      	sxth	r3, r3
 800275a:	b29a      	uxth	r2, r3
 800275c:	4b36      	ldr	r3, [pc, #216]	; (8002838 <led7_Scan+0x104>)
 800275e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002760:	4b36      	ldr	r3, [pc, #216]	; (800283c <led7_Scan+0x108>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b03      	cmp	r3, #3
 8002766:	d847      	bhi.n	80027f8 <led7_Scan+0xc4>
 8002768:	a201      	add	r2, pc, #4	; (adr r2, 8002770 <led7_Scan+0x3c>)
 800276a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276e:	bf00      	nop
 8002770:	08002781 	.word	0x08002781
 8002774:	0800279f 	.word	0x0800279f
 8002778:	080027bd 	.word	0x080027bd
 800277c:	080027db 	.word	0x080027db
	case 0:
		spi_buffer |= 0x00b0;
 8002780:	4b2d      	ldr	r3, [pc, #180]	; (8002838 <led7_Scan+0x104>)
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002788:	b29a      	uxth	r2, r3
 800278a:	4b2b      	ldr	r3, [pc, #172]	; (8002838 <led7_Scan+0x104>)
 800278c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800278e:	4b2a      	ldr	r3, [pc, #168]	; (8002838 <led7_Scan+0x104>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002796:	b29a      	uxth	r2, r3
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <led7_Scan+0x104>)
 800279a:	801a      	strh	r2, [r3, #0]
		break;
 800279c:	e02d      	b.n	80027fa <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800279e:	4b26      	ldr	r3, [pc, #152]	; (8002838 <led7_Scan+0x104>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	4b23      	ldr	r3, [pc, #140]	; (8002838 <led7_Scan+0x104>)
 80027aa:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80027ac:	4b22      	ldr	r3, [pc, #136]	; (8002838 <led7_Scan+0x104>)
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	f023 0320 	bic.w	r3, r3, #32
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	4b20      	ldr	r3, [pc, #128]	; (8002838 <led7_Scan+0x104>)
 80027b8:	801a      	strh	r2, [r3, #0]
		break;
 80027ba:	e01e      	b.n	80027fa <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80027bc:	4b1e      	ldr	r3, [pc, #120]	; (8002838 <led7_Scan+0x104>)
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	4b1c      	ldr	r3, [pc, #112]	; (8002838 <led7_Scan+0x104>)
 80027c8:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 80027ca:	4b1b      	ldr	r3, [pc, #108]	; (8002838 <led7_Scan+0x104>)
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	f023 0310 	bic.w	r3, r3, #16
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	4b18      	ldr	r3, [pc, #96]	; (8002838 <led7_Scan+0x104>)
 80027d6:	801a      	strh	r2, [r3, #0]
		break;
 80027d8:	e00f      	b.n	80027fa <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80027da:	4b17      	ldr	r3, [pc, #92]	; (8002838 <led7_Scan+0x104>)
 80027dc:	881b      	ldrh	r3, [r3, #0]
 80027de:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	4b14      	ldr	r3, [pc, #80]	; (8002838 <led7_Scan+0x104>)
 80027e6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80027e8:	4b13      	ldr	r3, [pc, #76]	; (8002838 <led7_Scan+0x104>)
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	4b11      	ldr	r3, [pc, #68]	; (8002838 <led7_Scan+0x104>)
 80027f4:	801a      	strh	r2, [r3, #0]
		break;
 80027f6:	e000      	b.n	80027fa <led7_Scan+0xc6>
	default:
		break;
 80027f8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80027fa:	4b10      	ldr	r3, [pc, #64]	; (800283c <led7_Scan+0x108>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	425a      	negs	r2, r3
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	f002 0203 	and.w	r2, r2, #3
 800280a:	bf58      	it	pl
 800280c:	4253      	negpl	r3, r2
 800280e:	4a0b      	ldr	r2, [pc, #44]	; (800283c <led7_Scan+0x108>)
 8002810:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002812:	2200      	movs	r2, #0
 8002814:	2140      	movs	r1, #64	; 0x40
 8002816:	480b      	ldr	r0, [pc, #44]	; (8002844 <led7_Scan+0x110>)
 8002818:	f002 f946 	bl	8004aa8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800281c:	2301      	movs	r3, #1
 800281e:	2202      	movs	r2, #2
 8002820:	4905      	ldr	r1, [pc, #20]	; (8002838 <led7_Scan+0x104>)
 8002822:	4809      	ldr	r0, [pc, #36]	; (8002848 <led7_Scan+0x114>)
 8002824:	f003 fe17 	bl	8006456 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002828:	2201      	movs	r2, #1
 800282a:	2140      	movs	r1, #64	; 0x40
 800282c:	4805      	ldr	r0, [pc, #20]	; (8002844 <led7_Scan+0x110>)
 800282e:	f002 f93b 	bl	8004aa8 <HAL_GPIO_WritePin>
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	2000001a 	.word	0x2000001a
 800283c:	20000054 	.word	0x20000054
 8002840:	2000000c 	.word	0x2000000c
 8002844:	40021800 	.word	0x40021800
 8002848:	200002a4 	.word	0x200002a4

0800284c <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	4613      	mov	r3, r2
 8002858:	71fb      	strb	r3, [r7, #7]
	if (num == -1)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002860:	d105      	bne.n	800286e <led7_SetDigit+0x22>
		led7seg[position] = 0xff;
 8002862:	4a0f      	ldr	r2, [pc, #60]	; (80028a0 <led7_SetDigit+0x54>)
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	4413      	add	r3, r2
 8002868:	22ff      	movs	r2, #255	; 0xff
 800286a:	701a      	strb	r2, [r3, #0]
	else if (num >= 0 && num <= 9)
		led7seg[position] = arrayOfNum[num] - show_dot;
}
 800286c:	e011      	b.n	8002892 <led7_SetDigit+0x46>
	else if (num >= 0 && num <= 9)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2b00      	cmp	r3, #0
 8002872:	db0e      	blt.n	8002892 <led7_SetDigit+0x46>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b09      	cmp	r3, #9
 8002878:	dc0b      	bgt.n	8002892 <led7_SetDigit+0x46>
		led7seg[position] = arrayOfNum[num] - show_dot;
 800287a:	4a0a      	ldr	r2, [pc, #40]	; (80028a4 <led7_SetDigit+0x58>)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4413      	add	r3, r2
 8002880:	781a      	ldrb	r2, [r3, #0]
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	b2d9      	uxtb	r1, r3
 8002888:	4a05      	ldr	r2, [pc, #20]	; (80028a0 <led7_SetDigit+0x54>)
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	4413      	add	r3, r2
 800288e:	460a      	mov	r2, r1
 8002890:	701a      	strb	r2, [r3, #0]
}
 8002892:	bf00      	nop
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	2000000c 	.word	0x2000000c
 80028a4:	20000010 	.word	0x20000010

080028a8 <led7_SetColon>:

void led7_SetColon(uint8_t status){
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
	if(status == 1) spi_buffer &= ~(1 << 3);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d107      	bne.n	80028c8 <led7_SetColon+0x20>
 80028b8:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <led7_SetColon+0x3c>)
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	f023 0308 	bic.w	r3, r3, #8
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <led7_SetColon+0x3c>)
 80028c4:	801a      	strh	r2, [r3, #0]
	else spi_buffer |= (1 << 3);
}
 80028c6:	e006      	b.n	80028d6 <led7_SetColon+0x2e>
	else spi_buffer |= (1 << 3);
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <led7_SetColon+0x3c>)
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	f043 0308 	orr.w	r3, r3, #8
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	4b04      	ldr	r3, [pc, #16]	; (80028e4 <led7_SetColon+0x3c>)
 80028d4:	801a      	strh	r2, [r3, #0]
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	2000001a 	.word	0x2000001a

080028e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028ec:	f000 fd84 	bl	80033f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028f0:	f000 f818 	bl	8002924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028f4:	f7fe fd70 	bl	80013d8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80028f8:	f000 fb0a 	bl	8002f10 <MX_TIM2_Init>
  MX_SPI1_Init();
 80028fc:	f000 fa08 	bl	8002d10 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002900:	f7fe fc9a 	bl	8001238 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002904:	f7fe fe6e 	bl	80015e4 <MX_I2C1_Init>
  MX_TIM13_Init();
 8002908:	f000 fb4e 	bl	8002fa8 <MX_TIM13_Init>
  MX_DMA_Init();
 800290c:	f7fe fbb6 	bl	800107c <MX_DMA_Init>
  MX_ADC1_Init();
 8002910:	f7fe f9fc 	bl	8000d0c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002914:	f000 fc8e 	bl	8003234 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lab6_init();
 8002918:	f7fe feda 	bl	80016d0 <lab6_init>
  while (1)
  {
	  lab6_run();
 800291c:	f7fe ff13 	bl	8001746 <lab6_run>
 8002920:	e7fc      	b.n	800291c <main+0x34>
	...

08002924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b094      	sub	sp, #80	; 0x50
 8002928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800292a:	f107 0320 	add.w	r3, r7, #32
 800292e:	2230      	movs	r2, #48	; 0x30
 8002930:	2100      	movs	r1, #0
 8002932:	4618      	mov	r0, r3
 8002934:	f006 fbea 	bl	800910c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002938:	f107 030c 	add.w	r3, r7, #12
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	4b28      	ldr	r3, [pc, #160]	; (80029f0 <SystemClock_Config+0xcc>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	4a27      	ldr	r2, [pc, #156]	; (80029f0 <SystemClock_Config+0xcc>)
 8002952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002956:	6413      	str	r3, [r2, #64]	; 0x40
 8002958:	4b25      	ldr	r3, [pc, #148]	; (80029f0 <SystemClock_Config+0xcc>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002964:	2300      	movs	r3, #0
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	4b22      	ldr	r3, [pc, #136]	; (80029f4 <SystemClock_Config+0xd0>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a21      	ldr	r2, [pc, #132]	; (80029f4 <SystemClock_Config+0xd0>)
 800296e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002972:	6013      	str	r3, [r2, #0]
 8002974:	4b1f      	ldr	r3, [pc, #124]	; (80029f4 <SystemClock_Config+0xd0>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002980:	2302      	movs	r3, #2
 8002982:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002984:	2301      	movs	r3, #1
 8002986:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002988:	2310      	movs	r3, #16
 800298a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800298c:	2302      	movs	r3, #2
 800298e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002990:	2300      	movs	r3, #0
 8002992:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002994:	2308      	movs	r3, #8
 8002996:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002998:	23a8      	movs	r3, #168	; 0xa8
 800299a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800299c:	2302      	movs	r3, #2
 800299e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029a0:	2304      	movs	r3, #4
 80029a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029a4:	f107 0320 	add.w	r3, r7, #32
 80029a8:	4618      	mov	r0, r3
 80029aa:	f003 f857 	bl	8005a5c <HAL_RCC_OscConfig>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029b4:	f000 f831 	bl	8002a1a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029b8:	230f      	movs	r3, #15
 80029ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029bc:	2302      	movs	r3, #2
 80029be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80029c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80029ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80029d0:	f107 030c 	add.w	r3, r7, #12
 80029d4:	2105      	movs	r1, #5
 80029d6:	4618      	mov	r0, r3
 80029d8:	f003 fab8 	bl	8005f4c <HAL_RCC_ClockConfig>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80029e2:	f000 f81a 	bl	8002a1a <Error_Handler>
  }
}
 80029e6:	bf00      	nop
 80029e8:	3750      	adds	r7, #80	; 0x50
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40007000 	.word	0x40007000

080029f8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a08:	d103      	bne.n	8002a12 <HAL_TIM_PeriodElapsedCallback+0x1a>
		timerRun();
 8002a0a:	f000 f945 	bl	8002c98 <timerRun>
		led7_Scan();
 8002a0e:	f7ff fe91 	bl	8002734 <led7_Scan>
	}
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a1e:	b672      	cpsid	i
}
 8002a20:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a22:	e7fe      	b.n	8002a22 <Error_Handler+0x8>

08002a24 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 8002a28:	2205      	movs	r2, #5
 8002a2a:	4903      	ldr	r1, [pc, #12]	; (8002a38 <sensor_init+0x14>)
 8002a2c:	4803      	ldr	r0, [pc, #12]	; (8002a3c <sensor_init+0x18>)
 8002a2e:	f000 fdbd 	bl	80035ac <HAL_ADC_Start_DMA>
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000298 	.word	0x20000298
 8002a3c:	200000d8 	.word	0x200000d8

08002a40 <sensor_Read>:

void sensor_Read(){
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8002a44:	2205      	movs	r2, #5
 8002a46:	4903      	ldr	r1, [pc, #12]	; (8002a54 <sensor_Read+0x14>)
 8002a48:	4803      	ldr	r0, [pc, #12]	; (8002a58 <sensor_Read+0x18>)
 8002a4a:	f000 fdaf 	bl	80035ac <HAL_ADC_Start_DMA>
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000298 	.word	0x20000298
 8002a58:	200000d8 	.word	0x200000d8

08002a5c <sensor_GetLight>:

uint16_t sensor_GetLight(){
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	return adc_receive[2];
 8002a60:	4b03      	ldr	r3, [pc, #12]	; (8002a70 <sensor_GetLight+0x14>)
 8002a62:	889b      	ldrh	r3, [r3, #4]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000298 	.word	0x20000298

08002a74 <sensor_GetPotentiometer>:

uint16_t sensor_GetPotentiometer(){
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002a78:	4b03      	ldr	r3, [pc, #12]	; (8002a88 <sensor_GetPotentiometer+0x14>)
 8002a7a:	88db      	ldrh	r3, [r3, #6]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	20000298 	.word	0x20000298
 8002a8c:	00000000 	.word	0x00000000

08002a90 <sensor_GetVoltage>:

float sensor_GetVoltage(){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 8002a94:	4b1a      	ldr	r3, [pc, #104]	; (8002b00 <sensor_GetVoltage+0x70>)
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	ee07 3a90 	vmov	s15, r3
 8002a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aa0:	ee17 0a90 	vmov	r0, s15
 8002aa4:	f7fd fcfc 	bl	80004a0 <__aeabi_f2d>
 8002aa8:	a311      	add	r3, pc, #68	; (adr r3, 8002af0 <sensor_GetVoltage+0x60>)
 8002aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aae:	f7fd fd4f 	bl	8000550 <__aeabi_dmul>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	4610      	mov	r0, r2
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f04f 0200 	mov.w	r2, #0
 8002abe:	4b11      	ldr	r3, [pc, #68]	; (8002b04 <sensor_GetVoltage+0x74>)
 8002ac0:	f7fd fd46 	bl	8000550 <__aeabi_dmul>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4610      	mov	r0, r2
 8002aca:	4619      	mov	r1, r3
 8002acc:	a30a      	add	r3, pc, #40	; (adr r3, 8002af8 <sensor_GetVoltage+0x68>)
 8002ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad2:	f7fd fe67 	bl	80007a4 <__aeabi_ddiv>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	4610      	mov	r0, r2
 8002adc:	4619      	mov	r1, r3
 8002ade:	f7fd ff49 	bl	8000974 <__aeabi_d2f>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	ee07 3a90 	vmov	s15, r3
}
 8002ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	66666666 	.word	0x66666666
 8002af4:	400a6666 	.word	0x400a6666
 8002af8:	cccccccd 	.word	0xcccccccd
 8002afc:	40b908ac 	.word	0x40b908ac
 8002b00:	20000298 	.word	0x20000298
 8002b04:	40280000 	.word	0x40280000

08002b08 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 8002b0c:	4b28      	ldr	r3, [pc, #160]	; (8002bb0 <sensor_GetCurrent+0xa8>)
 8002b0e:	885b      	ldrh	r3, [r3, #2]
 8002b10:	ee07 3a90 	vmov	s15, r3
 8002b14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b18:	ee17 0a90 	vmov	r0, s15
 8002b1c:	f7fd fcc0 	bl	80004a0 <__aeabi_f2d>
 8002b20:	a31f      	add	r3, pc, #124	; (adr r3, 8002ba0 <sensor_GetCurrent+0x98>)
 8002b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b26:	f7fd fd13 	bl	8000550 <__aeabi_dmul>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4610      	mov	r0, r2
 8002b30:	4619      	mov	r1, r3
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	4b1f      	ldr	r3, [pc, #124]	; (8002bb4 <sensor_GetCurrent+0xac>)
 8002b38:	f7fd fd0a 	bl	8000550 <__aeabi_dmul>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4610      	mov	r0, r2
 8002b42:	4619      	mov	r1, r3
 8002b44:	a318      	add	r3, pc, #96	; (adr r3, 8002ba8 <sensor_GetCurrent+0xa0>)
 8002b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4a:	f7fd fe2b 	bl	80007a4 <__aeabi_ddiv>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	4610      	mov	r0, r2
 8002b54:	4619      	mov	r1, r3
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	4b17      	ldr	r3, [pc, #92]	; (8002bb8 <sensor_GetCurrent+0xb0>)
 8002b5c:	f7fd fb40 	bl	80001e0 <__aeabi_dsub>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4610      	mov	r0, r2
 8002b66:	4619      	mov	r1, r3
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <sensor_GetCurrent+0xb4>)
 8002b6e:	f7fd fcef 	bl	8000550 <__aeabi_dmul>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	4610      	mov	r0, r2
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f04f 0200 	mov.w	r2, #0
 8002b7e:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <sensor_GetCurrent+0xb0>)
 8002b80:	f7fd fe10 	bl	80007a4 <__aeabi_ddiv>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4610      	mov	r0, r2
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	f7fd fef2 	bl	8000974 <__aeabi_d2f>
 8002b90:	4603      	mov	r3, r0
 8002b92:	ee07 3a90 	vmov	s15, r3
}
 8002b96:	eeb0 0a67 	vmov.f32	s0, s15
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	f3af 8000 	nop.w
 8002ba0:	66666666 	.word	0x66666666
 8002ba4:	400a6666 	.word	0x400a6666
 8002ba8:	147ae148 	.word	0x147ae148
 8002bac:	40a4b2ee 	.word	0x40a4b2ee
 8002bb0:	20000298 	.word	0x20000298
 8002bb4:	408f4000 	.word	0x408f4000
 8002bb8:	40040000 	.word	0x40040000
 8002bbc:	40140000 	.word	0x40140000

08002bc0 <sensor_GetTemperature>:

float sensor_GetTemperature(){
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	; (8002bf0 <sensor_GetTemperature+0x30>)
 8002bc6:	891b      	ldrh	r3, [r3, #8]
 8002bc8:	ee07 3a90 	vmov	s15, r3
 8002bcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bd0:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002bf4 <sensor_GetTemperature+0x34>
 8002bd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002bf8 <sensor_GetTemperature+0x38>
 8002bdc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002be0:	eef0 7a66 	vmov.f32	s15, s13
}
 8002be4:	eeb0 0a67 	vmov.f32	s0, s15
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	20000298 	.word	0x20000298
 8002bf4:	43a50000 	.word	0x43a50000
 8002bf8:	457ff000 	.word	0x457ff000

08002bfc <timerInit>:
int timer_counter[TIMER_IDX] = {0};
int timer_buffer[TIMER_IDX] = {0};
int timer_flag[TIMER_IDX] = {0};
int TIMER_CYCLE = 1;

void timerInit() {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002c00:	4802      	ldr	r0, [pc, #8]	; (8002c0c <timerInit+0x10>)
 8002c02:	f004 f9db 	bl	8006fbc <HAL_TIM_Base_Start_IT>
}
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20000344 	.word	0x20000344

08002c10 <setTimer>:

void setTimer(int idx, int duration) {
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
	timer_counter[idx] = duration / TIMER_CYCLE;
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <setTimer+0x44>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	fb92 f2f3 	sdiv	r2, r2, r3
 8002c24:	490c      	ldr	r1, [pc, #48]	; (8002c58 <setTimer+0x48>)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_buffer[idx] = duration / TIMER_CYCLE;
 8002c2c:	4b09      	ldr	r3, [pc, #36]	; (8002c54 <setTimer+0x44>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	fb92 f2f3 	sdiv	r2, r2, r3
 8002c36:	4909      	ldr	r1, [pc, #36]	; (8002c5c <setTimer+0x4c>)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[idx] = 0;
 8002c3e:	4a08      	ldr	r2, [pc, #32]	; (8002c60 <setTimer+0x50>)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2100      	movs	r1, #0
 8002c44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	2000001c 	.word	0x2000001c
 8002c58:	20000058 	.word	0x20000058
 8002c5c:	20000080 	.word	0x20000080
 8002c60:	200000a8 	.word	0x200000a8

08002c64 <checkTimerFlag>:

int checkTimerFlag(int idx) {
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
	if (timer_flag[idx] == 1) {
 8002c6c:	4a09      	ldr	r2, [pc, #36]	; (8002c94 <checkTimerFlag+0x30>)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d106      	bne.n	8002c86 <checkTimerFlag+0x22>
		timer_flag[idx] = 0;
 8002c78:	4a06      	ldr	r2, [pc, #24]	; (8002c94 <checkTimerFlag+0x30>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <checkTimerFlag+0x24>
	}
	return 0;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	200000a8 	.word	0x200000a8

08002c98 <timerRun>:

void timerRun() {
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
	for (int i = 0; i < TIMER_IDX; i++) {
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	607b      	str	r3, [r7, #4]
 8002ca2:	e024      	b.n	8002cee <timerRun+0x56>
		if (timer_counter[i] > 0) {
 8002ca4:	4a17      	ldr	r2, [pc, #92]	; (8002d04 <timerRun+0x6c>)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	dd1b      	ble.n	8002ce8 <timerRun+0x50>
			timer_counter[i]--;
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <timerRun+0x6c>)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb8:	1e5a      	subs	r2, r3, #1
 8002cba:	4912      	ldr	r1, [pc, #72]	; (8002d04 <timerRun+0x6c>)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) {
 8002cc2:	4a10      	ldr	r2, [pc, #64]	; (8002d04 <timerRun+0x6c>)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10c      	bne.n	8002ce8 <timerRun+0x50>
				timer_flag[i] = 1;
 8002cce:	4a0e      	ldr	r2, [pc, #56]	; (8002d08 <timerRun+0x70>)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				timer_counter[i] = timer_buffer[i];
 8002cd8:	4a0c      	ldr	r2, [pc, #48]	; (8002d0c <timerRun+0x74>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002ce0:	4908      	ldr	r1, [pc, #32]	; (8002d04 <timerRun+0x6c>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < TIMER_IDX; i++) {
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3301      	adds	r3, #1
 8002cec:	607b      	str	r3, [r7, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b09      	cmp	r3, #9
 8002cf2:	ddd7      	ble.n	8002ca4 <timerRun+0xc>
			}
		}
	}
}
 8002cf4:	bf00      	nop
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	20000058 	.word	0x20000058
 8002d08:	200000a8 	.word	0x200000a8
 8002d0c:	20000080 	.word	0x20000080

08002d10 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d14:	4b17      	ldr	r3, [pc, #92]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d16:	4a18      	ldr	r2, [pc, #96]	; (8002d78 <MX_SPI1_Init+0x68>)
 8002d18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d1a:	4b16      	ldr	r3, [pc, #88]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d22:	4b14      	ldr	r3, [pc, #80]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d28:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d2e:	4b11      	ldr	r3, [pc, #68]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d34:	4b0f      	ldr	r3, [pc, #60]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d40:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d42:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d48:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d4e:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d54:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d5c:	220a      	movs	r2, #10
 8002d5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d60:	4804      	ldr	r0, [pc, #16]	; (8002d74 <MX_SPI1_Init+0x64>)
 8002d62:	f003 faef 	bl	8006344 <HAL_SPI_Init>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d6c:	f7ff fe55 	bl	8002a1a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d70:	bf00      	nop
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	200002a4 	.word	0x200002a4
 8002d78:	40013000 	.word	0x40013000

08002d7c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	; 0x28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d84:	f107 0314 	add.w	r3, r7, #20
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
 8002d90:	60da      	str	r2, [r3, #12]
 8002d92:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a19      	ldr	r2, [pc, #100]	; (8002e00 <HAL_SPI_MspInit+0x84>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d12b      	bne.n	8002df6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <HAL_SPI_MspInit+0x88>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	4a17      	ldr	r2, [pc, #92]	; (8002e04 <HAL_SPI_MspInit+0x88>)
 8002da8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dac:	6453      	str	r3, [r2, #68]	; 0x44
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <HAL_SPI_MspInit+0x88>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002db6:	613b      	str	r3, [r7, #16]
 8002db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <HAL_SPI_MspInit+0x88>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	4a10      	ldr	r2, [pc, #64]	; (8002e04 <HAL_SPI_MspInit+0x88>)
 8002dc4:	f043 0302 	orr.w	r3, r3, #2
 8002dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dca:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <HAL_SPI_MspInit+0x88>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002dd6:	2338      	movs	r3, #56	; 0x38
 8002dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dda:	2302      	movs	r3, #2
 8002ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de2:	2303      	movs	r3, #3
 8002de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002de6:	2305      	movs	r3, #5
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dea:	f107 0314 	add.w	r3, r7, #20
 8002dee:	4619      	mov	r1, r3
 8002df0:	4805      	ldr	r0, [pc, #20]	; (8002e08 <HAL_SPI_MspInit+0x8c>)
 8002df2:	f001 fcbd 	bl	8004770 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002df6:	bf00      	nop
 8002df8:	3728      	adds	r7, #40	; 0x28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40013000 	.word	0x40013000
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40020400 	.word	0x40020400

08002e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e12:	2300      	movs	r3, #0
 8002e14:	607b      	str	r3, [r7, #4]
 8002e16:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <HAL_MspInit+0x4c>)
 8002e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1a:	4a0f      	ldr	r2, [pc, #60]	; (8002e58 <HAL_MspInit+0x4c>)
 8002e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e20:	6453      	str	r3, [r2, #68]	; 0x44
 8002e22:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <HAL_MspInit+0x4c>)
 8002e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e2a:	607b      	str	r3, [r7, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	603b      	str	r3, [r7, #0]
 8002e32:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <HAL_MspInit+0x4c>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	4a08      	ldr	r2, [pc, #32]	; (8002e58 <HAL_MspInit+0x4c>)
 8002e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3e:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <HAL_MspInit+0x4c>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40023800 	.word	0x40023800

08002e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e60:	e7fe      	b.n	8002e60 <NMI_Handler+0x4>

08002e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e62:	b480      	push	{r7}
 8002e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e66:	e7fe      	b.n	8002e66 <HardFault_Handler+0x4>

08002e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e6c:	e7fe      	b.n	8002e6c <MemManage_Handler+0x4>

08002e6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e72:	e7fe      	b.n	8002e72 <BusFault_Handler+0x4>

08002e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e78:	e7fe      	b.n	8002e78 <UsageFault_Handler+0x4>

08002e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e8c:	bf00      	nop
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e96:	b480      	push	{r7}
 8002e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ea8:	f000 faf8 	bl	800349c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eac:	bf00      	nop
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002eb4:	4802      	ldr	r0, [pc, #8]	; (8002ec0 <TIM2_IRQHandler+0x10>)
 8002eb6:	f004 fa13 	bl	80072e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000344 	.word	0x20000344

08002ec4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ec8:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <USART1_IRQHandler+0x10>)
 8002eca:	f005 f973 	bl	80081b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	200003f0 	.word	0x200003f0

08002ed8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002edc:	4802      	ldr	r0, [pc, #8]	; (8002ee8 <DMA2_Stream0_IRQHandler+0x10>)
 8002ede:	f001 f9dd 	bl	800429c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000120 	.word	0x20000120

08002eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ef0:	4b06      	ldr	r3, [pc, #24]	; (8002f0c <SystemInit+0x20>)
 8002ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef6:	4a05      	ldr	r2, [pc, #20]	; (8002f0c <SystemInit+0x20>)
 8002ef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f00:	bf00      	nop
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f16:	f107 0308 	add.w	r3, r7, #8
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	605a      	str	r2, [r3, #4]
 8002f20:	609a      	str	r2, [r3, #8]
 8002f22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f24:	463b      	mov	r3, r7
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002f34:	4b1b      	ldr	r3, [pc, #108]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f36:	f240 3247 	movw	r2, #839	; 0x347
 8002f3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f3c:	4b19      	ldr	r3, [pc, #100]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002f42:	4b18      	ldr	r3, [pc, #96]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f44:	2263      	movs	r2, #99	; 0x63
 8002f46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f48:	4b16      	ldr	r3, [pc, #88]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f4e:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f54:	4813      	ldr	r0, [pc, #76]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f56:	f003 ffe1 	bl	8006f1c <HAL_TIM_Base_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002f60:	f7ff fd5b 	bl	8002a1a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f6a:	f107 0308 	add.w	r3, r7, #8
 8002f6e:	4619      	mov	r1, r3
 8002f70:	480c      	ldr	r0, [pc, #48]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f72:	f004 fb7f 	bl	8007674 <HAL_TIM_ConfigClockSource>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002f7c:	f7ff fd4d 	bl	8002a1a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f80:	2300      	movs	r3, #0
 8002f82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f84:	2300      	movs	r3, #0
 8002f86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f88:	463b      	mov	r3, r7
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4805      	ldr	r0, [pc, #20]	; (8002fa4 <MX_TIM2_Init+0x94>)
 8002f8e:	f004 ff71 	bl	8007e74 <HAL_TIMEx_MasterConfigSynchronization>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002f98:	f7ff fd3f 	bl	8002a1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f9c:	bf00      	nop
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20000344 	.word	0x20000344

08002fa8 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b088      	sub	sp, #32
 8002fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fae:	1d3b      	adds	r3, r7, #4
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	60da      	str	r2, [r3, #12]
 8002fba:	611a      	str	r2, [r3, #16]
 8002fbc:	615a      	str	r2, [r3, #20]
 8002fbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002fc0:	4b1e      	ldr	r3, [pc, #120]	; (800303c <MX_TIM13_Init+0x94>)
 8002fc2:	4a1f      	ldr	r2, [pc, #124]	; (8003040 <MX_TIM13_Init+0x98>)
 8002fc4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	; (800303c <MX_TIM13_Init+0x94>)
 8002fc8:	f240 3247 	movw	r2, #839	; 0x347
 8002fcc:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fce:	4b1b      	ldr	r3, [pc, #108]	; (800303c <MX_TIM13_Init+0x94>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <MX_TIM13_Init+0x94>)
 8002fd6:	2263      	movs	r2, #99	; 0x63
 8002fd8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fda:	4b18      	ldr	r3, [pc, #96]	; (800303c <MX_TIM13_Init+0x94>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fe0:	4b16      	ldr	r3, [pc, #88]	; (800303c <MX_TIM13_Init+0x94>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002fe6:	4815      	ldr	r0, [pc, #84]	; (800303c <MX_TIM13_Init+0x94>)
 8002fe8:	f003 ff98 	bl	8006f1c <HAL_TIM_Base_Init>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002ff2:	f7ff fd12 	bl	8002a1a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002ff6:	4811      	ldr	r0, [pc, #68]	; (800303c <MX_TIM13_Init+0x94>)
 8002ff8:	f004 f850 	bl	800709c <HAL_TIM_PWM_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8003002:	f7ff fd0a 	bl	8002a1a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003006:	2360      	movs	r3, #96	; 0x60
 8003008:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003016:	1d3b      	adds	r3, r7, #4
 8003018:	2200      	movs	r2, #0
 800301a:	4619      	mov	r1, r3
 800301c:	4807      	ldr	r0, [pc, #28]	; (800303c <MX_TIM13_Init+0x94>)
 800301e:	f004 fa67 	bl	80074f0 <HAL_TIM_PWM_ConfigChannel>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8003028:	f7ff fcf7 	bl	8002a1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 800302c:	4803      	ldr	r0, [pc, #12]	; (800303c <MX_TIM13_Init+0x94>)
 800302e:	f000 f845 	bl	80030bc <HAL_TIM_MspPostInit>

}
 8003032:	bf00      	nop
 8003034:	3720      	adds	r7, #32
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	200002fc 	.word	0x200002fc
 8003040:	40001c00 	.word	0x40001c00

08003044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003054:	d116      	bne.n	8003084 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	4b16      	ldr	r3, [pc, #88]	; (80030b4 <HAL_TIM_Base_MspInit+0x70>)
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <HAL_TIM_Base_MspInit+0x70>)
 8003060:	f043 0301 	orr.w	r3, r3, #1
 8003064:	6413      	str	r3, [r2, #64]	; 0x40
 8003066:	4b13      	ldr	r3, [pc, #76]	; (80030b4 <HAL_TIM_Base_MspInit+0x70>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003072:	2200      	movs	r2, #0
 8003074:	2100      	movs	r1, #0
 8003076:	201c      	movs	r0, #28
 8003078:	f000 ff41 	bl	8003efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800307c:	201c      	movs	r0, #28
 800307e:	f000 ff5a 	bl	8003f36 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8003082:	e012      	b.n	80030aa <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a0b      	ldr	r2, [pc, #44]	; (80030b8 <HAL_TIM_Base_MspInit+0x74>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d10d      	bne.n	80030aa <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	4b08      	ldr	r3, [pc, #32]	; (80030b4 <HAL_TIM_Base_MspInit+0x70>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	4a07      	ldr	r2, [pc, #28]	; (80030b4 <HAL_TIM_Base_MspInit+0x70>)
 8003098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800309c:	6413      	str	r3, [r2, #64]	; 0x40
 800309e:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <HAL_TIM_Base_MspInit+0x70>)
 80030a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a6:	60bb      	str	r3, [r7, #8]
 80030a8:	68bb      	ldr	r3, [r7, #8]
}
 80030aa:	bf00      	nop
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40023800 	.word	0x40023800
 80030b8:	40001c00 	.word	0x40001c00

080030bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c4:	f107 030c 	add.w	r3, r7, #12
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
 80030ce:	609a      	str	r2, [r3, #8]
 80030d0:	60da      	str	r2, [r3, #12]
 80030d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a12      	ldr	r2, [pc, #72]	; (8003124 <HAL_TIM_MspPostInit+0x68>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d11e      	bne.n	800311c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	4b11      	ldr	r3, [pc, #68]	; (8003128 <HAL_TIM_MspPostInit+0x6c>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	4a10      	ldr	r2, [pc, #64]	; (8003128 <HAL_TIM_MspPostInit+0x6c>)
 80030e8:	f043 0320 	orr.w	r3, r3, #32
 80030ec:	6313      	str	r3, [r2, #48]	; 0x30
 80030ee:	4b0e      	ldr	r3, [pc, #56]	; (8003128 <HAL_TIM_MspPostInit+0x6c>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	f003 0320 	and.w	r3, r3, #32
 80030f6:	60bb      	str	r3, [r7, #8]
 80030f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80030fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003100:	2302      	movs	r3, #2
 8003102:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003108:	2300      	movs	r3, #0
 800310a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800310c:	2309      	movs	r3, #9
 800310e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003110:	f107 030c 	add.w	r3, r7, #12
 8003114:	4619      	mov	r1, r3
 8003116:	4805      	ldr	r0, [pc, #20]	; (800312c <HAL_TIM_MspPostInit+0x70>)
 8003118:	f001 fb2a 	bl	8004770 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 800311c:	bf00      	nop
 800311e:	3720      	adds	r7, #32
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40001c00 	.word	0x40001c00
 8003128:	40023800 	.word	0x40023800
 800312c:	40021400 	.word	0x40021400

08003130 <uart_Rs232SendString>:
/**
 * @brief Sends a null-terminated string over UART.
 * @param str: The C-string (const char*) to send.
 */
void uart_Rs232SendString(const char *str)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7fd f845 	bl	80001c8 <strlen>
 800313e:	4603      	mov	r3, r0
 8003140:	b29a      	uxth	r2, r3
 8003142:	230a      	movs	r3, #10
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4803      	ldr	r0, [pc, #12]	; (8003154 <uart_Rs232SendString+0x24>)
 8003148:	f004 ff71 	bl	800802e <HAL_UART_Transmit>
}
 800314c:	bf00      	nop
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	200003f0 	.word	0x200003f0

08003158 <HAL_UART_RxCpltCallback>:
	int len = sprintf((char *)msg, "%lu.%02lu", num / 100, num % 100);
	HAL_UART_Transmit(&huart1, msg, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a06      	ldr	r2, [pc, #24]	; (8003180 <HAL_UART_RxCpltCallback+0x28>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d106      	bne.n	8003178 <HAL_UART_RxCpltCallback+0x20>
	{
		// rs232 isr
		// This is a simple echo-back
//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);

		 fsm_uart();
 800316a:	f000 f80f 	bl	800318c <fsm_uart>
		// Re-arm the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 800316e:	2201      	movs	r2, #1
 8003170:	4904      	ldr	r1, [pc, #16]	; (8003184 <HAL_UART_RxCpltCallback+0x2c>)
 8003172:	4805      	ldr	r0, [pc, #20]	; (8003188 <HAL_UART_RxCpltCallback+0x30>)
 8003174:	f004 ffed 	bl	8008152 <HAL_UART_Receive_IT>
	}
}
 8003178:	bf00      	nop
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40011000 	.word	0x40011000
 8003184:	200000d0 	.word	0x200000d0
 8003188:	200003f0 	.word	0x200003f0

0800318c <fsm_uart>:
	{
		msg[i] = 0;
	}
}
void fsm_uart(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
	switch (bufferState)
 8003190:	4b23      	ldr	r3, [pc, #140]	; (8003220 <fsm_uart+0x94>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <fsm_uart+0x12>
 8003198:	2b01      	cmp	r3, #1
 800319a:	d00b      	beq.n	80031b4 <fsm_uart+0x28>
 800319c:	e033      	b.n	8003206 <fsm_uart+0x7a>
	{
	case STANDBY:
		// i k t bt u '#'
		if (receive_buffer1 == '#')
 800319e:	4b21      	ldr	r3, [pc, #132]	; (8003224 <fsm_uart+0x98>)
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b23      	cmp	r3, #35	; 0x23
 80031a4:	d133      	bne.n	800320e <fsm_uart+0x82>
		{
			bufferState = STARTREAD;
 80031a6:	4b1e      	ldr	r3, [pc, #120]	; (8003220 <fsm_uart+0x94>)
 80031a8:	2201      	movs	r2, #1
 80031aa:	701a      	strb	r2, [r3, #0]
			buffer_index = 0; // Reset ch s
 80031ac:	4b1e      	ldr	r3, [pc, #120]	; (8003228 <fsm_uart+0x9c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	801a      	strh	r2, [r3, #0]
		}
		break;
 80031b2:	e02c      	b.n	800320e <fsm_uart+0x82>

	case STARTREAD:
		// ang  gia mt tin nhn
		if (receive_buffer1 == '#')
 80031b4:	4b1b      	ldr	r3, [pc, #108]	; (8003224 <fsm_uart+0x98>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b23      	cmp	r3, #35	; 0x23
 80031ba:	d10c      	bne.n	80031d6 <fsm_uart+0x4a>
		{
			//  gp k t kt thc '#'
			msg[buffer_index] = '\0'; // 1. Thm k t kt thc chui
 80031bc:	4b1a      	ldr	r3, [pc, #104]	; (8003228 <fsm_uart+0x9c>)
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	4b1a      	ldr	r3, [pc, #104]	; (800322c <fsm_uart+0xa0>)
 80031c4:	2100      	movs	r1, #0
 80031c6:	5499      	strb	r1, [r3, r2]
			flag_buffer = 1;		  // 2. Bt c bo cho main loop
 80031c8:	4b19      	ldr	r3, [pc, #100]	; (8003230 <fsm_uart+0xa4>)
 80031ca:	2201      	movs	r2, #1
 80031cc:	701a      	strb	r2, [r3, #0]
			bufferState = STANDBY;	  // 3. Quay li ch tin nhn mi
 80031ce:	4b14      	ldr	r3, [pc, #80]	; (8003220 <fsm_uart+0x94>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
				// Trn, hy tin nhn ny v reset
				bufferState = STANDBY;
				buffer_index = 0;
			}
		}
		break;
 80031d4:	e01d      	b.n	8003212 <fsm_uart+0x86>
			msg[buffer_index] = receive_buffer1;
 80031d6:	4b14      	ldr	r3, [pc, #80]	; (8003228 <fsm_uart+0x9c>)
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	461a      	mov	r2, r3
 80031dc:	4b11      	ldr	r3, [pc, #68]	; (8003224 <fsm_uart+0x98>)
 80031de:	7819      	ldrb	r1, [r3, #0]
 80031e0:	4b12      	ldr	r3, [pc, #72]	; (800322c <fsm_uart+0xa0>)
 80031e2:	5499      	strb	r1, [r3, r2]
			buffer_index++;
 80031e4:	4b10      	ldr	r3, [pc, #64]	; (8003228 <fsm_uart+0x9c>)
 80031e6:	881b      	ldrh	r3, [r3, #0]
 80031e8:	3301      	adds	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	4b0e      	ldr	r3, [pc, #56]	; (8003228 <fsm_uart+0x9c>)
 80031ee:	801a      	strh	r2, [r3, #0]
			if (buffer_index >= 99)
 80031f0:	4b0d      	ldr	r3, [pc, #52]	; (8003228 <fsm_uart+0x9c>)
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	2b62      	cmp	r3, #98	; 0x62
 80031f6:	d90c      	bls.n	8003212 <fsm_uart+0x86>
				bufferState = STANDBY;
 80031f8:	4b09      	ldr	r3, [pc, #36]	; (8003220 <fsm_uart+0x94>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	701a      	strb	r2, [r3, #0]
				buffer_index = 0;
 80031fe:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <fsm_uart+0x9c>)
 8003200:	2200      	movs	r2, #0
 8003202:	801a      	strh	r2, [r3, #0]
		break;
 8003204:	e005      	b.n	8003212 <fsm_uart+0x86>

		// Trng thi ENDREAD  c loi b v khng cn thit

	default:
		// Trng hp khng xc nh, quay v standby cho an ton
		bufferState = STANDBY;
 8003206:	4b06      	ldr	r3, [pc, #24]	; (8003220 <fsm_uart+0x94>)
 8003208:	2200      	movs	r2, #0
 800320a:	701a      	strb	r2, [r3, #0]
		break;
 800320c:	e002      	b.n	8003214 <fsm_uart+0x88>
		break;
 800320e:	bf00      	nop
 8003210:	e000      	b.n	8003214 <fsm_uart+0x88>
		break;
 8003212:	bf00      	nop
	// if (receive_buffer1 == '#')
	// {
	// 	receive_buffer1 = ' ';
	// 	// avoid loop a case I think it can happen but not know clearly
	// }
}
 8003214:	bf00      	nop
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	200000d4 	.word	0x200000d4
 8003224:	200000d0 	.word	0x200000d0
 8003228:	200000d2 	.word	0x200000d2
 800322c:	2000038c 	.word	0x2000038c
 8003230:	200000d1 	.word	0x200000d1

08003234 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003238:	4b11      	ldr	r3, [pc, #68]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 800323a:	4a12      	ldr	r2, [pc, #72]	; (8003284 <MX_USART1_UART_Init+0x50>)
 800323c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800323e:	4b10      	ldr	r3, [pc, #64]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 8003240:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003244:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003246:	4b0e      	ldr	r3, [pc, #56]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 8003248:	2200      	movs	r2, #0
 800324a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800324c:	4b0c      	ldr	r3, [pc, #48]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 800324e:	2200      	movs	r2, #0
 8003250:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003252:	4b0b      	ldr	r3, [pc, #44]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 8003254:	2200      	movs	r2, #0
 8003256:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 800325a:	220c      	movs	r2, #12
 800325c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 8003260:	2200      	movs	r2, #0
 8003262:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003264:	4b06      	ldr	r3, [pc, #24]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 8003266:	2200      	movs	r2, #0
 8003268:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800326a:	4805      	ldr	r0, [pc, #20]	; (8003280 <MX_USART1_UART_Init+0x4c>)
 800326c:	f004 fe92 	bl	8007f94 <HAL_UART_Init>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003276:	f7ff fbd0 	bl	8002a1a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	200003f0 	.word	0x200003f0
 8003284:	40011000 	.word	0x40011000

08003288 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	; 0x28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003290:	f107 0314 	add.w	r3, r7, #20
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	60da      	str	r2, [r3, #12]
 800329e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a1d      	ldr	r2, [pc, #116]	; (800331c <HAL_UART_MspInit+0x94>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d134      	bne.n	8003314 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	4b1c      	ldr	r3, [pc, #112]	; (8003320 <HAL_UART_MspInit+0x98>)
 80032b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b2:	4a1b      	ldr	r2, [pc, #108]	; (8003320 <HAL_UART_MspInit+0x98>)
 80032b4:	f043 0310 	orr.w	r3, r3, #16
 80032b8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ba:	4b19      	ldr	r3, [pc, #100]	; (8003320 <HAL_UART_MspInit+0x98>)
 80032bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032be:	f003 0310 	and.w	r3, r3, #16
 80032c2:	613b      	str	r3, [r7, #16]
 80032c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b15      	ldr	r3, [pc, #84]	; (8003320 <HAL_UART_MspInit+0x98>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a14      	ldr	r2, [pc, #80]	; (8003320 <HAL_UART_MspInit+0x98>)
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_UART_MspInit+0x98>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80032e2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80032e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e8:	2302      	movs	r3, #2
 80032ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ec:	2300      	movs	r3, #0
 80032ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032f0:	2303      	movs	r3, #3
 80032f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032f4:	2307      	movs	r3, #7
 80032f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f8:	f107 0314 	add.w	r3, r7, #20
 80032fc:	4619      	mov	r1, r3
 80032fe:	4809      	ldr	r0, [pc, #36]	; (8003324 <HAL_UART_MspInit+0x9c>)
 8003300:	f001 fa36 	bl	8004770 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003304:	2200      	movs	r2, #0
 8003306:	2100      	movs	r1, #0
 8003308:	2025      	movs	r0, #37	; 0x25
 800330a:	f000 fdf8 	bl	8003efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800330e:	2025      	movs	r0, #37	; 0x25
 8003310:	f000 fe11 	bl	8003f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003314:	bf00      	nop
 8003316:	3728      	adds	r7, #40	; 0x28
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40011000 	.word	0x40011000
 8003320:	40023800 	.word	0x40023800
 8003324:	40020000 	.word	0x40020000

08003328 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	4603      	mov	r3, r0
 8003330:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	091b      	lsrs	r3, r3, #4
 8003336:	b2db      	uxtb	r3, r3
 8003338:	461a      	mov	r2, r3
 800333a:	0092      	lsls	r2, r2, #2
 800333c:	4413      	add	r3, r2
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	b2da      	uxtb	r2, r3
 8003342:	79fb      	ldrb	r3, [r7, #7]
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	b2db      	uxtb	r3, r3
 800334a:	4413      	add	r3, r2
 800334c:	b2db      	uxtb	r3, r3
}
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
	...

0800335c <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	4603      	mov	r3, r0
 8003364:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8003366:	79fb      	ldrb	r3, [r7, #7]
 8003368:	4a0d      	ldr	r2, [pc, #52]	; (80033a0 <DEC2BCD+0x44>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	08db      	lsrs	r3, r3, #3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	b258      	sxtb	r0, r3
 8003376:	79fa      	ldrb	r2, [r7, #7]
 8003378:	4b09      	ldr	r3, [pc, #36]	; (80033a0 <DEC2BCD+0x44>)
 800337a:	fba3 1302 	umull	r1, r3, r3, r2
 800337e:	08d9      	lsrs	r1, r3, #3
 8003380:	460b      	mov	r3, r1
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	b2db      	uxtb	r3, r3
 800338c:	b25b      	sxtb	r3, r3
 800338e:	4303      	orrs	r3, r0
 8003390:	b25b      	sxtb	r3, r3
 8003392:	b2db      	uxtb	r3, r3
}
 8003394:	4618      	mov	r0, r3
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	cccccccd 	.word	0xcccccccd

080033a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033a8:	480d      	ldr	r0, [pc, #52]	; (80033e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80033aa:	490e      	ldr	r1, [pc, #56]	; (80033e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80033ac:	4a0e      	ldr	r2, [pc, #56]	; (80033e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80033ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033b0:	e002      	b.n	80033b8 <LoopCopyDataInit>

080033b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033b6:	3304      	adds	r3, #4

080033b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033bc:	d3f9      	bcc.n	80033b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033be:	4a0b      	ldr	r2, [pc, #44]	; (80033ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80033c0:	4c0b      	ldr	r4, [pc, #44]	; (80033f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80033c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033c4:	e001      	b.n	80033ca <LoopFillZerobss>

080033c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033c8:	3204      	adds	r2, #4

080033ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033cc:	d3fb      	bcc.n	80033c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80033ce:	f7ff fd8d 	bl	8002eec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033d2:	f005 fe77 	bl	80090c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033d6:	f7ff fa87 	bl	80028e8 <main>
  bx  lr    
 80033da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80033dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033e4:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 80033e8:	0800c16c 	.word	0x0800c16c
  ldr r2, =_sbss
 80033ec:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 80033f0:	20000438 	.word	0x20000438

080033f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033f4:	e7fe      	b.n	80033f4 <ADC_IRQHandler>
	...

080033f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033fc:	4b0e      	ldr	r3, [pc, #56]	; (8003438 <HAL_Init+0x40>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a0d      	ldr	r2, [pc, #52]	; (8003438 <HAL_Init+0x40>)
 8003402:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003406:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003408:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <HAL_Init+0x40>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a0a      	ldr	r2, [pc, #40]	; (8003438 <HAL_Init+0x40>)
 800340e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003412:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003414:	4b08      	ldr	r3, [pc, #32]	; (8003438 <HAL_Init+0x40>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a07      	ldr	r2, [pc, #28]	; (8003438 <HAL_Init+0x40>)
 800341a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800341e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003420:	2003      	movs	r0, #3
 8003422:	f000 fd61 	bl	8003ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003426:	200f      	movs	r0, #15
 8003428:	f000 f808 	bl	800343c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800342c:	f7ff fcee 	bl	8002e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	40023c00 	.word	0x40023c00

0800343c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003444:	4b12      	ldr	r3, [pc, #72]	; (8003490 <HAL_InitTick+0x54>)
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	4b12      	ldr	r3, [pc, #72]	; (8003494 <HAL_InitTick+0x58>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	4619      	mov	r1, r3
 800344e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003452:	fbb3 f3f1 	udiv	r3, r3, r1
 8003456:	fbb2 f3f3 	udiv	r3, r2, r3
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fd79 	bl	8003f52 <HAL_SYSTICK_Config>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e00e      	b.n	8003488 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2b0f      	cmp	r3, #15
 800346e:	d80a      	bhi.n	8003486 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003470:	2200      	movs	r2, #0
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	f04f 30ff 	mov.w	r0, #4294967295
 8003478:	f000 fd41 	bl	8003efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800347c:	4a06      	ldr	r2, [pc, #24]	; (8003498 <HAL_InitTick+0x5c>)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003482:	2300      	movs	r3, #0
 8003484:	e000      	b.n	8003488 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
}
 8003488:	4618      	mov	r0, r3
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	20000020 	.word	0x20000020
 8003494:	20000028 	.word	0x20000028
 8003498:	20000024 	.word	0x20000024

0800349c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034a0:	4b06      	ldr	r3, [pc, #24]	; (80034bc <HAL_IncTick+0x20>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <HAL_IncTick+0x24>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4413      	add	r3, r2
 80034ac:	4a04      	ldr	r2, [pc, #16]	; (80034c0 <HAL_IncTick+0x24>)
 80034ae:	6013      	str	r3, [r2, #0]
}
 80034b0:	bf00      	nop
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	20000028 	.word	0x20000028
 80034c0:	20000434 	.word	0x20000434

080034c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return uwTick;
 80034c8:	4b03      	ldr	r3, [pc, #12]	; (80034d8 <HAL_GetTick+0x14>)
 80034ca:	681b      	ldr	r3, [r3, #0]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	20000434 	.word	0x20000434

080034dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034e4:	f7ff ffee 	bl	80034c4 <HAL_GetTick>
 80034e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f4:	d005      	beq.n	8003502 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034f6:	4b0a      	ldr	r3, [pc, #40]	; (8003520 <HAL_Delay+0x44>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4413      	add	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003502:	bf00      	nop
 8003504:	f7ff ffde 	bl	80034c4 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	429a      	cmp	r2, r3
 8003512:	d8f7      	bhi.n	8003504 <HAL_Delay+0x28>
  {
  }
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000028 	.word	0x20000028

08003524 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e033      	b.n	80035a2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	d109      	bne.n	8003556 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7fd fc6c 	bl	8000e20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f003 0310 	and.w	r3, r3, #16
 800355e:	2b00      	cmp	r3, #0
 8003560:	d118      	bne.n	8003594 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800356a:	f023 0302 	bic.w	r3, r3, #2
 800356e:	f043 0202 	orr.w	r2, r3, #2
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 fa68 	bl	8003a4c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003586:	f023 0303 	bic.w	r3, r3, #3
 800358a:	f043 0201 	orr.w	r2, r3, #1
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	641a      	str	r2, [r3, #64]	; 0x40
 8003592:	e001      	b.n	8003598 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_ADC_Start_DMA+0x1e>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e0e9      	b.n	800379e <HAL_ADC_Start_DMA+0x1f2>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d018      	beq.n	8003612 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0201 	orr.w	r2, r2, #1
 80035ee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035f0:	4b6d      	ldr	r3, [pc, #436]	; (80037a8 <HAL_ADC_Start_DMA+0x1fc>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a6d      	ldr	r2, [pc, #436]	; (80037ac <HAL_ADC_Start_DMA+0x200>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	0c9a      	lsrs	r2, r3, #18
 80035fc:	4613      	mov	r3, r2
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4413      	add	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003604:	e002      	b.n	800360c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	3b01      	subs	r3, #1
 800360a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1f9      	bne.n	8003606 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800361c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003620:	d107      	bne.n	8003632 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003630:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b01      	cmp	r3, #1
 800363e:	f040 80a1 	bne.w	8003784 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003646:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003660:	2b00      	cmp	r3, #0
 8003662:	d007      	beq.n	8003674 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800366c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003678:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800367c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003680:	d106      	bne.n	8003690 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003686:	f023 0206 	bic.w	r2, r3, #6
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	645a      	str	r2, [r3, #68]	; 0x44
 800368e:	e002      	b.n	8003696 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800369e:	4b44      	ldr	r3, [pc, #272]	; (80037b0 <HAL_ADC_Start_DMA+0x204>)
 80036a0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a6:	4a43      	ldr	r2, [pc, #268]	; (80037b4 <HAL_ADC_Start_DMA+0x208>)
 80036a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ae:	4a42      	ldr	r2, [pc, #264]	; (80037b8 <HAL_ADC_Start_DMA+0x20c>)
 80036b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b6:	4a41      	ldr	r2, [pc, #260]	; (80037bc <HAL_ADC_Start_DMA+0x210>)
 80036b8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036c2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036d2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036e2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	334c      	adds	r3, #76	; 0x4c
 80036ee:	4619      	mov	r1, r3
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f000 fce8 	bl	80040c8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 031f 	and.w	r3, r3, #31
 8003700:	2b00      	cmp	r3, #0
 8003702:	d12a      	bne.n	800375a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a2d      	ldr	r2, [pc, #180]	; (80037c0 <HAL_ADC_Start_DMA+0x214>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d015      	beq.n	800373a <HAL_ADC_Start_DMA+0x18e>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a2c      	ldr	r2, [pc, #176]	; (80037c4 <HAL_ADC_Start_DMA+0x218>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d105      	bne.n	8003724 <HAL_ADC_Start_DMA+0x178>
 8003718:	4b25      	ldr	r3, [pc, #148]	; (80037b0 <HAL_ADC_Start_DMA+0x204>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 031f 	and.w	r3, r3, #31
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00a      	beq.n	800373a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a27      	ldr	r2, [pc, #156]	; (80037c8 <HAL_ADC_Start_DMA+0x21c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d136      	bne.n	800379c <HAL_ADC_Start_DMA+0x1f0>
 800372e:	4b20      	ldr	r3, [pc, #128]	; (80037b0 <HAL_ADC_Start_DMA+0x204>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	2b00      	cmp	r3, #0
 8003738:	d130      	bne.n	800379c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d129      	bne.n	800379c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003756:	609a      	str	r2, [r3, #8]
 8003758:	e020      	b.n	800379c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a18      	ldr	r2, [pc, #96]	; (80037c0 <HAL_ADC_Start_DMA+0x214>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d11b      	bne.n	800379c <HAL_ADC_Start_DMA+0x1f0>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d114      	bne.n	800379c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003780:	609a      	str	r2, [r3, #8]
 8003782:	e00b      	b.n	800379c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	f043 0210 	orr.w	r2, r3, #16
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003794:	f043 0201 	orr.w	r2, r3, #1
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000020 	.word	0x20000020
 80037ac:	431bde83 	.word	0x431bde83
 80037b0:	40012300 	.word	0x40012300
 80037b4:	08003c45 	.word	0x08003c45
 80037b8:	08003cff 	.word	0x08003cff
 80037bc:	08003d1b 	.word	0x08003d1b
 80037c0:	40012000 	.word	0x40012000
 80037c4:	40012100 	.word	0x40012100
 80037c8:	40012200 	.word	0x40012200

080037cc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003812:	2300      	movs	r3, #0
 8003814:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x1c>
 8003820:	2302      	movs	r3, #2
 8003822:	e105      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x228>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b09      	cmp	r3, #9
 8003832:	d925      	bls.n	8003880 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68d9      	ldr	r1, [r3, #12]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	b29b      	uxth	r3, r3
 8003840:	461a      	mov	r2, r3
 8003842:	4613      	mov	r3, r2
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	4413      	add	r3, r2
 8003848:	3b1e      	subs	r3, #30
 800384a:	2207      	movs	r2, #7
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43da      	mvns	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	400a      	ands	r2, r1
 8003858:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68d9      	ldr	r1, [r3, #12]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	b29b      	uxth	r3, r3
 800386a:	4618      	mov	r0, r3
 800386c:	4603      	mov	r3, r0
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	4403      	add	r3, r0
 8003872:	3b1e      	subs	r3, #30
 8003874:	409a      	lsls	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	60da      	str	r2, [r3, #12]
 800387e:	e022      	b.n	80038c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6919      	ldr	r1, [r3, #16]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	4613      	mov	r3, r2
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	4413      	add	r3, r2
 8003894:	2207      	movs	r2, #7
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43da      	mvns	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	400a      	ands	r2, r1
 80038a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6919      	ldr	r1, [r3, #16]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	4618      	mov	r0, r3
 80038b6:	4603      	mov	r3, r0
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	4403      	add	r3, r0
 80038bc:	409a      	lsls	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b06      	cmp	r3, #6
 80038cc:	d824      	bhi.n	8003918 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	3b05      	subs	r3, #5
 80038e0:	221f      	movs	r2, #31
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	43da      	mvns	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	400a      	ands	r2, r1
 80038ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	4618      	mov	r0, r3
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	3b05      	subs	r3, #5
 800390a:	fa00 f203 	lsl.w	r2, r0, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	635a      	str	r2, [r3, #52]	; 0x34
 8003916:	e04c      	b.n	80039b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b0c      	cmp	r3, #12
 800391e:	d824      	bhi.n	800396a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	3b23      	subs	r3, #35	; 0x23
 8003932:	221f      	movs	r2, #31
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43da      	mvns	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	400a      	ands	r2, r1
 8003940:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	b29b      	uxth	r3, r3
 800394e:	4618      	mov	r0, r3
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	3b23      	subs	r3, #35	; 0x23
 800395c:	fa00 f203 	lsl.w	r2, r0, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	631a      	str	r2, [r3, #48]	; 0x30
 8003968:	e023      	b.n	80039b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4413      	add	r3, r2
 800397a:	3b41      	subs	r3, #65	; 0x41
 800397c:	221f      	movs	r2, #31
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43da      	mvns	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	400a      	ands	r2, r1
 800398a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	b29b      	uxth	r3, r3
 8003998:	4618      	mov	r0, r3
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	3b41      	subs	r3, #65	; 0x41
 80039a6:	fa00 f203 	lsl.w	r2, r0, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039b2:	4b22      	ldr	r3, [pc, #136]	; (8003a3c <HAL_ADC_ConfigChannel+0x234>)
 80039b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a21      	ldr	r2, [pc, #132]	; (8003a40 <HAL_ADC_ConfigChannel+0x238>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d109      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x1cc>
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2b12      	cmp	r3, #18
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a19      	ldr	r2, [pc, #100]	; (8003a40 <HAL_ADC_ConfigChannel+0x238>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d123      	bne.n	8003a26 <HAL_ADC_ConfigChannel+0x21e>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b10      	cmp	r3, #16
 80039e4:	d003      	beq.n	80039ee <HAL_ADC_ConfigChannel+0x1e6>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b11      	cmp	r3, #17
 80039ec:	d11b      	bne.n	8003a26 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b10      	cmp	r3, #16
 8003a00:	d111      	bne.n	8003a26 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a02:	4b10      	ldr	r3, [pc, #64]	; (8003a44 <HAL_ADC_ConfigChannel+0x23c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a10      	ldr	r2, [pc, #64]	; (8003a48 <HAL_ADC_ConfigChannel+0x240>)
 8003a08:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0c:	0c9a      	lsrs	r2, r3, #18
 8003a0e:	4613      	mov	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4413      	add	r3, r2
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a18:	e002      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1f9      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	40012300 	.word	0x40012300
 8003a40:	40012000 	.word	0x40012000
 8003a44:	20000020 	.word	0x20000020
 8003a48:	431bde83 	.word	0x431bde83

08003a4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a54:	4b79      	ldr	r3, [pc, #484]	; (8003c3c <ADC_Init+0x1f0>)
 8003a56:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6859      	ldr	r1, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	021a      	lsls	r2, r3, #8
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003aa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6859      	ldr	r1, [r3, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ac6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6899      	ldr	r1, [r3, #8]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ade:	4a58      	ldr	r2, [pc, #352]	; (8003c40 <ADC_Init+0x1f4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d022      	beq.n	8003b2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689a      	ldr	r2, [r3, #8]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003af2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6899      	ldr	r1, [r3, #8]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6899      	ldr	r1, [r3, #8]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]
 8003b28:	e00f      	b.n	8003b4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689a      	ldr	r2, [r3, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b48:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0202 	bic.w	r2, r2, #2
 8003b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6899      	ldr	r1, [r3, #8]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	7e1b      	ldrb	r3, [r3, #24]
 8003b64:	005a      	lsls	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d01b      	beq.n	8003bb0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b86:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6859      	ldr	r1, [r3, #4]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	035a      	lsls	r2, r3, #13
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	605a      	str	r2, [r3, #4]
 8003bae:	e007      	b.n	8003bc0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003bce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	051a      	lsls	r2, r3, #20
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6899      	ldr	r1, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c02:	025a      	lsls	r2, r3, #9
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689a      	ldr	r2, [r3, #8]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6899      	ldr	r1, [r3, #8]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	029a      	lsls	r2, r3, #10
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	609a      	str	r2, [r3, #8]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	40012300 	.word	0x40012300
 8003c40:	0f000001 	.word	0x0f000001

08003c44 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c50:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d13c      	bne.n	8003cd8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d12b      	bne.n	8003cd0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d127      	bne.n	8003cd0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c86:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d006      	beq.n	8003c9c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d119      	bne.n	8003cd0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 0220 	bic.w	r2, r2, #32
 8003caa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d105      	bne.n	8003cd0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	f043 0201 	orr.w	r2, r3, #1
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f7ff fd7b 	bl	80037cc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003cd6:	e00e      	b.n	8003cf6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	f7ff fd85 	bl	80037f4 <HAL_ADC_ErrorCallback>
}
 8003cea:	e004      	b.n	8003cf6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	4798      	blx	r3
}
 8003cf6:	bf00      	nop
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b084      	sub	sp, #16
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d0a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f7ff fd67 	bl	80037e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d12:	bf00      	nop
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b084      	sub	sp, #16
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d26:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2240      	movs	r2, #64	; 0x40
 8003d2c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d32:	f043 0204 	orr.w	r2, r3, #4
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff fd5a 	bl	80037f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d40:	bf00      	nop
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f003 0307 	and.w	r3, r3, #7
 8003d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d58:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <__NVIC_SetPriorityGrouping+0x44>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d64:	4013      	ands	r3, r2
 8003d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d7a:	4a04      	ldr	r2, [pc, #16]	; (8003d8c <__NVIC_SetPriorityGrouping+0x44>)
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	60d3      	str	r3, [r2, #12]
}
 8003d80:	bf00      	nop
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr
 8003d8c:	e000ed00 	.word	0xe000ed00

08003d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d94:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <__NVIC_GetPriorityGrouping+0x18>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	0a1b      	lsrs	r3, r3, #8
 8003d9a:	f003 0307 	and.w	r3, r3, #7
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	e000ed00 	.word	0xe000ed00

08003dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	db0b      	blt.n	8003dd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dbe:	79fb      	ldrb	r3, [r7, #7]
 8003dc0:	f003 021f 	and.w	r2, r3, #31
 8003dc4:	4907      	ldr	r1, [pc, #28]	; (8003de4 <__NVIC_EnableIRQ+0x38>)
 8003dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dca:	095b      	lsrs	r3, r3, #5
 8003dcc:	2001      	movs	r0, #1
 8003dce:	fa00 f202 	lsl.w	r2, r0, r2
 8003dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	e000e100 	.word	0xe000e100

08003de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	6039      	str	r1, [r7, #0]
 8003df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	db0a      	blt.n	8003e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	490c      	ldr	r1, [pc, #48]	; (8003e34 <__NVIC_SetPriority+0x4c>)
 8003e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e06:	0112      	lsls	r2, r2, #4
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e10:	e00a      	b.n	8003e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	b2da      	uxtb	r2, r3
 8003e16:	4908      	ldr	r1, [pc, #32]	; (8003e38 <__NVIC_SetPriority+0x50>)
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	f003 030f 	and.w	r3, r3, #15
 8003e1e:	3b04      	subs	r3, #4
 8003e20:	0112      	lsls	r2, r2, #4
 8003e22:	b2d2      	uxtb	r2, r2
 8003e24:	440b      	add	r3, r1
 8003e26:	761a      	strb	r2, [r3, #24]
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	e000e100 	.word	0xe000e100
 8003e38:	e000ed00 	.word	0xe000ed00

08003e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b089      	sub	sp, #36	; 0x24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	f1c3 0307 	rsb	r3, r3, #7
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	bf28      	it	cs
 8003e5a:	2304      	movcs	r3, #4
 8003e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	3304      	adds	r3, #4
 8003e62:	2b06      	cmp	r3, #6
 8003e64:	d902      	bls.n	8003e6c <NVIC_EncodePriority+0x30>
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	3b03      	subs	r3, #3
 8003e6a:	e000      	b.n	8003e6e <NVIC_EncodePriority+0x32>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e70:	f04f 32ff 	mov.w	r2, #4294967295
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43da      	mvns	r2, r3
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	401a      	ands	r2, r3
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e84:	f04f 31ff 	mov.w	r1, #4294967295
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8e:	43d9      	mvns	r1, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e94:	4313      	orrs	r3, r2
         );
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3724      	adds	r7, #36	; 0x24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
	...

08003ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003eb4:	d301      	bcc.n	8003eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e00f      	b.n	8003eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eba:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <SysTick_Config+0x40>)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ec2:	210f      	movs	r1, #15
 8003ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec8:	f7ff ff8e 	bl	8003de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ecc:	4b05      	ldr	r3, [pc, #20]	; (8003ee4 <SysTick_Config+0x40>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ed2:	4b04      	ldr	r3, [pc, #16]	; (8003ee4 <SysTick_Config+0x40>)
 8003ed4:	2207      	movs	r2, #7
 8003ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	e000e010 	.word	0xe000e010

08003ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff ff29 	bl	8003d48 <__NVIC_SetPriorityGrouping>
}
 8003ef6:	bf00      	nop
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b086      	sub	sp, #24
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	4603      	mov	r3, r0
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]
 8003f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f10:	f7ff ff3e 	bl	8003d90 <__NVIC_GetPriorityGrouping>
 8003f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	68b9      	ldr	r1, [r7, #8]
 8003f1a:	6978      	ldr	r0, [r7, #20]
 8003f1c:	f7ff ff8e 	bl	8003e3c <NVIC_EncodePriority>
 8003f20:	4602      	mov	r2, r0
 8003f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f26:	4611      	mov	r1, r2
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff ff5d 	bl	8003de8 <__NVIC_SetPriority>
}
 8003f2e:	bf00      	nop
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b082      	sub	sp, #8
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7ff ff31 	bl	8003dac <__NVIC_EnableIRQ>
}
 8003f4a:	bf00      	nop
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b082      	sub	sp, #8
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff ffa2 	bl	8003ea4 <SysTick_Config>
 8003f60:	4603      	mov	r3, r0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
	...

08003f6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f78:	f7ff faa4 	bl	80034c4 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e099      	b.n	80040bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0201 	bic.w	r2, r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fa8:	e00f      	b.n	8003fca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003faa:	f7ff fa8b 	bl	80034c4 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b05      	cmp	r3, #5
 8003fb6:	d908      	bls.n	8003fca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2220      	movs	r2, #32
 8003fbc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2203      	movs	r2, #3
 8003fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e078      	b.n	80040bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1e8      	bne.n	8003faa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	4b38      	ldr	r3, [pc, #224]	; (80040c4 <HAL_DMA_Init+0x158>)
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ff6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004002:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800400e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	4313      	orrs	r3, r2
 800401a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004020:	2b04      	cmp	r3, #4
 8004022:	d107      	bne.n	8004034 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402c:	4313      	orrs	r3, r2
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	4313      	orrs	r3, r2
 8004032:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f023 0307 	bic.w	r3, r3, #7
 800404a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	4313      	orrs	r3, r2
 8004054:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405a:	2b04      	cmp	r3, #4
 800405c:	d117      	bne.n	800408e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00e      	beq.n	800408e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 fb01 	bl	8004678 <DMA_CheckFifoParam>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d008      	beq.n	800408e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2240      	movs	r2, #64	; 0x40
 8004080:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800408a:	2301      	movs	r3, #1
 800408c:	e016      	b.n	80040bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 fab8 	bl	800460c <DMA_CalcBaseAndBitshift>
 800409c:	4603      	mov	r3, r0
 800409e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a4:	223f      	movs	r2, #63	; 0x3f
 80040a6:	409a      	lsls	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3718      	adds	r7, #24
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	f010803f 	.word	0xf010803f

080040c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d101      	bne.n	80040ee <HAL_DMA_Start_IT+0x26>
 80040ea:	2302      	movs	r3, #2
 80040ec:	e040      	b.n	8004170 <HAL_DMA_Start_IT+0xa8>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d12f      	bne.n	8004162 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2202      	movs	r2, #2
 8004106:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	68b9      	ldr	r1, [r7, #8]
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f000 fa4a 	bl	80045b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004120:	223f      	movs	r2, #63	; 0x3f
 8004122:	409a      	lsls	r2, r3
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0216 	orr.w	r2, r2, #22
 8004136:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	2b00      	cmp	r3, #0
 800413e:	d007      	beq.n	8004150 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f042 0208 	orr.w	r2, r2, #8
 800414e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0201 	orr.w	r2, r2, #1
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	e005      	b.n	800416e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800416a:	2302      	movs	r3, #2
 800416c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800416e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004184:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004186:	f7ff f99d 	bl	80034c4 <HAL_GetTick>
 800418a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	d008      	beq.n	80041aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2280      	movs	r2, #128	; 0x80
 800419c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e052      	b.n	8004250 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0216 	bic.w	r2, r2, #22
 80041b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695a      	ldr	r2, [r3, #20]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d103      	bne.n	80041da <HAL_DMA_Abort+0x62>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d007      	beq.n	80041ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0208 	bic.w	r2, r2, #8
 80041e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0201 	bic.w	r2, r2, #1
 80041f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041fa:	e013      	b.n	8004224 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041fc:	f7ff f962 	bl	80034c4 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b05      	cmp	r3, #5
 8004208:	d90c      	bls.n	8004224 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2203      	movs	r2, #3
 8004214:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e015      	b.n	8004250 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1e4      	bne.n	80041fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004236:	223f      	movs	r2, #63	; 0x3f
 8004238:	409a      	lsls	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d004      	beq.n	8004276 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2280      	movs	r2, #128	; 0x80
 8004270:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e00c      	b.n	8004290 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2205      	movs	r2, #5
 800427a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0201 	bic.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042a8:	4b92      	ldr	r3, [pc, #584]	; (80044f4 <HAL_DMA_IRQHandler+0x258>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a92      	ldr	r2, [pc, #584]	; (80044f8 <HAL_DMA_IRQHandler+0x25c>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	0a9b      	lsrs	r3, r3, #10
 80042b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c6:	2208      	movs	r2, #8
 80042c8:	409a      	lsls	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4013      	ands	r3, r2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01a      	beq.n	8004308 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0304 	and.w	r3, r3, #4
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d013      	beq.n	8004308 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 0204 	bic.w	r2, r2, #4
 80042ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f4:	2208      	movs	r2, #8
 80042f6:	409a      	lsls	r2, r3
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004300:	f043 0201 	orr.w	r2, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430c:	2201      	movs	r2, #1
 800430e:	409a      	lsls	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4013      	ands	r3, r2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d012      	beq.n	800433e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00b      	beq.n	800433e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800432a:	2201      	movs	r2, #1
 800432c:	409a      	lsls	r2, r3
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004336:	f043 0202 	orr.w	r2, r3, #2
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004342:	2204      	movs	r2, #4
 8004344:	409a      	lsls	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4013      	ands	r3, r2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d012      	beq.n	8004374 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00b      	beq.n	8004374 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004360:	2204      	movs	r2, #4
 8004362:	409a      	lsls	r2, r3
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436c:	f043 0204 	orr.w	r2, r3, #4
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004378:	2210      	movs	r2, #16
 800437a:	409a      	lsls	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4013      	ands	r3, r2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d043      	beq.n	800440c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0308 	and.w	r3, r3, #8
 800438e:	2b00      	cmp	r3, #0
 8004390:	d03c      	beq.n	800440c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004396:	2210      	movs	r2, #16
 8004398:	409a      	lsls	r2, r3
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d018      	beq.n	80043de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d108      	bne.n	80043cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d024      	beq.n	800440c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
 80043ca:	e01f      	b.n	800440c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d01b      	beq.n	800440c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	4798      	blx	r3
 80043dc:	e016      	b.n	800440c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d107      	bne.n	80043fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0208 	bic.w	r2, r2, #8
 80043fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004410:	2220      	movs	r2, #32
 8004412:	409a      	lsls	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 808e 	beq.w	800453a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 8086 	beq.w	800453a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004432:	2220      	movs	r2, #32
 8004434:	409a      	lsls	r2, r3
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b05      	cmp	r3, #5
 8004444:	d136      	bne.n	80044b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0216 	bic.w	r2, r2, #22
 8004454:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	695a      	ldr	r2, [r3, #20]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004464:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446a:	2b00      	cmp	r3, #0
 800446c:	d103      	bne.n	8004476 <HAL_DMA_IRQHandler+0x1da>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004472:	2b00      	cmp	r3, #0
 8004474:	d007      	beq.n	8004486 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 0208 	bic.w	r2, r2, #8
 8004484:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448a:	223f      	movs	r2, #63	; 0x3f
 800448c:	409a      	lsls	r2, r3
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d07d      	beq.n	80045a6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	4798      	blx	r3
        }
        return;
 80044b2:	e078      	b.n	80045a6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d01c      	beq.n	80044fc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d108      	bne.n	80044e2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d030      	beq.n	800453a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	4798      	blx	r3
 80044e0:	e02b      	b.n	800453a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d027      	beq.n	800453a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	4798      	blx	r3
 80044f2:	e022      	b.n	800453a <HAL_DMA_IRQHandler+0x29e>
 80044f4:	20000020 	.word	0x20000020
 80044f8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10f      	bne.n	800452a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0210 	bic.w	r2, r2, #16
 8004518:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453e:	2b00      	cmp	r3, #0
 8004540:	d032      	beq.n	80045a8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b00      	cmp	r3, #0
 800454c:	d022      	beq.n	8004594 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2205      	movs	r2, #5
 8004552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0201 	bic.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	3301      	adds	r3, #1
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	429a      	cmp	r2, r3
 8004570:	d307      	bcc.n	8004582 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1f2      	bne.n	8004566 <HAL_DMA_IRQHandler+0x2ca>
 8004580:	e000      	b.n	8004584 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004582:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	4798      	blx	r3
 80045a4:	e000      	b.n	80045a8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80045a6:	bf00      	nop
    }
  }
}
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop

080045b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
 80045bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b40      	cmp	r3, #64	; 0x40
 80045dc:	d108      	bne.n	80045f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045ee:	e007      	b.n	8004600 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	60da      	str	r2, [r3, #12]
}
 8004600:	bf00      	nop
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	3b10      	subs	r3, #16
 800461c:	4a14      	ldr	r2, [pc, #80]	; (8004670 <DMA_CalcBaseAndBitshift+0x64>)
 800461e:	fba2 2303 	umull	r2, r3, r2, r3
 8004622:	091b      	lsrs	r3, r3, #4
 8004624:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004626:	4a13      	ldr	r2, [pc, #76]	; (8004674 <DMA_CalcBaseAndBitshift+0x68>)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4413      	add	r3, r2
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2b03      	cmp	r3, #3
 8004638:	d909      	bls.n	800464e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004642:	f023 0303 	bic.w	r3, r3, #3
 8004646:	1d1a      	adds	r2, r3, #4
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	659a      	str	r2, [r3, #88]	; 0x58
 800464c:	e007      	b.n	800465e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004656:	f023 0303 	bic.w	r3, r3, #3
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004662:	4618      	mov	r0, r3
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	aaaaaaab 	.word	0xaaaaaaab
 8004674:	0800c154 	.word	0x0800c154

08004678 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004680:	2300      	movs	r3, #0
 8004682:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004688:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d11f      	bne.n	80046d2 <DMA_CheckFifoParam+0x5a>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b03      	cmp	r3, #3
 8004696:	d856      	bhi.n	8004746 <DMA_CheckFifoParam+0xce>
 8004698:	a201      	add	r2, pc, #4	; (adr r2, 80046a0 <DMA_CheckFifoParam+0x28>)
 800469a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800469e:	bf00      	nop
 80046a0:	080046b1 	.word	0x080046b1
 80046a4:	080046c3 	.word	0x080046c3
 80046a8:	080046b1 	.word	0x080046b1
 80046ac:	08004747 	.word	0x08004747
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d046      	beq.n	800474a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c0:	e043      	b.n	800474a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046ca:	d140      	bne.n	800474e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d0:	e03d      	b.n	800474e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046da:	d121      	bne.n	8004720 <DMA_CheckFifoParam+0xa8>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	2b03      	cmp	r3, #3
 80046e0:	d837      	bhi.n	8004752 <DMA_CheckFifoParam+0xda>
 80046e2:	a201      	add	r2, pc, #4	; (adr r2, 80046e8 <DMA_CheckFifoParam+0x70>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	080046f9 	.word	0x080046f9
 80046ec:	080046ff 	.word	0x080046ff
 80046f0:	080046f9 	.word	0x080046f9
 80046f4:	08004711 	.word	0x08004711
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	73fb      	strb	r3, [r7, #15]
      break;
 80046fc:	e030      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004702:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d025      	beq.n	8004756 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800470e:	e022      	b.n	8004756 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004718:	d11f      	bne.n	800475a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800471e:	e01c      	b.n	800475a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	2b02      	cmp	r3, #2
 8004724:	d903      	bls.n	800472e <DMA_CheckFifoParam+0xb6>
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	2b03      	cmp	r3, #3
 800472a:	d003      	beq.n	8004734 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800472c:	e018      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	73fb      	strb	r3, [r7, #15]
      break;
 8004732:	e015      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00e      	beq.n	800475e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      break;
 8004744:	e00b      	b.n	800475e <DMA_CheckFifoParam+0xe6>
      break;
 8004746:	bf00      	nop
 8004748:	e00a      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      break;
 800474a:	bf00      	nop
 800474c:	e008      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      break;
 800474e:	bf00      	nop
 8004750:	e006      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      break;
 8004752:	bf00      	nop
 8004754:	e004      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      break;
 8004756:	bf00      	nop
 8004758:	e002      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      break;   
 800475a:	bf00      	nop
 800475c:	e000      	b.n	8004760 <DMA_CheckFifoParam+0xe8>
      break;
 800475e:	bf00      	nop
    }
  } 
  
  return status; 
 8004760:	7bfb      	ldrb	r3, [r7, #15]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop

08004770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004770:	b480      	push	{r7}
 8004772:	b089      	sub	sp, #36	; 0x24
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800477a:	2300      	movs	r3, #0
 800477c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800477e:	2300      	movs	r3, #0
 8004780:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004782:	2300      	movs	r3, #0
 8004784:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
 800478a:	e16b      	b.n	8004a64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800478c:	2201      	movs	r2, #1
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	4013      	ands	r3, r2
 800479e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	f040 815a 	bne.w	8004a5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d005      	beq.n	80047c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d130      	bne.n	8004824 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	2203      	movs	r2, #3
 80047ce:	fa02 f303 	lsl.w	r3, r2, r3
 80047d2:	43db      	mvns	r3, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4013      	ands	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	fa02 f303 	lsl.w	r3, r2, r3
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047f8:	2201      	movs	r2, #1
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	43db      	mvns	r3, r3
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	4013      	ands	r3, r2
 8004806:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	091b      	lsrs	r3, r3, #4
 800480e:	f003 0201 	and.w	r2, r3, #1
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4313      	orrs	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0303 	and.w	r3, r3, #3
 800482c:	2b03      	cmp	r3, #3
 800482e:	d017      	beq.n	8004860 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	2203      	movs	r2, #3
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	43db      	mvns	r3, r3
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4013      	ands	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	4313      	orrs	r3, r2
 8004858:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f003 0303 	and.w	r3, r3, #3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d123      	bne.n	80048b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	08da      	lsrs	r2, r3, #3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3208      	adds	r2, #8
 8004874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004878:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	220f      	movs	r2, #15
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	43db      	mvns	r3, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4013      	ands	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	691a      	ldr	r2, [r3, #16]
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	f003 0307 	and.w	r3, r3, #7
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	08da      	lsrs	r2, r3, #3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	3208      	adds	r2, #8
 80048ae:	69b9      	ldr	r1, [r7, #24]
 80048b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	2203      	movs	r2, #3
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	43db      	mvns	r3, r3
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	4013      	ands	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f003 0203 	and.w	r2, r3, #3
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4313      	orrs	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f000 80b4 	beq.w	8004a5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	4b60      	ldr	r3, [pc, #384]	; (8004a7c <HAL_GPIO_Init+0x30c>)
 80048fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fe:	4a5f      	ldr	r2, [pc, #380]	; (8004a7c <HAL_GPIO_Init+0x30c>)
 8004900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004904:	6453      	str	r3, [r2, #68]	; 0x44
 8004906:	4b5d      	ldr	r3, [pc, #372]	; (8004a7c <HAL_GPIO_Init+0x30c>)
 8004908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004912:	4a5b      	ldr	r2, [pc, #364]	; (8004a80 <HAL_GPIO_Init+0x310>)
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	089b      	lsrs	r3, r3, #2
 8004918:	3302      	adds	r3, #2
 800491a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800491e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	f003 0303 	and.w	r3, r3, #3
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	220f      	movs	r2, #15
 800492a:	fa02 f303 	lsl.w	r3, r2, r3
 800492e:	43db      	mvns	r3, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4013      	ands	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a52      	ldr	r2, [pc, #328]	; (8004a84 <HAL_GPIO_Init+0x314>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d02b      	beq.n	8004996 <HAL_GPIO_Init+0x226>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a51      	ldr	r2, [pc, #324]	; (8004a88 <HAL_GPIO_Init+0x318>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d025      	beq.n	8004992 <HAL_GPIO_Init+0x222>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a50      	ldr	r2, [pc, #320]	; (8004a8c <HAL_GPIO_Init+0x31c>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d01f      	beq.n	800498e <HAL_GPIO_Init+0x21e>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a4f      	ldr	r2, [pc, #316]	; (8004a90 <HAL_GPIO_Init+0x320>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d019      	beq.n	800498a <HAL_GPIO_Init+0x21a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a4e      	ldr	r2, [pc, #312]	; (8004a94 <HAL_GPIO_Init+0x324>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d013      	beq.n	8004986 <HAL_GPIO_Init+0x216>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a4d      	ldr	r2, [pc, #308]	; (8004a98 <HAL_GPIO_Init+0x328>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d00d      	beq.n	8004982 <HAL_GPIO_Init+0x212>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a4c      	ldr	r2, [pc, #304]	; (8004a9c <HAL_GPIO_Init+0x32c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d007      	beq.n	800497e <HAL_GPIO_Init+0x20e>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a4b      	ldr	r2, [pc, #300]	; (8004aa0 <HAL_GPIO_Init+0x330>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d101      	bne.n	800497a <HAL_GPIO_Init+0x20a>
 8004976:	2307      	movs	r3, #7
 8004978:	e00e      	b.n	8004998 <HAL_GPIO_Init+0x228>
 800497a:	2308      	movs	r3, #8
 800497c:	e00c      	b.n	8004998 <HAL_GPIO_Init+0x228>
 800497e:	2306      	movs	r3, #6
 8004980:	e00a      	b.n	8004998 <HAL_GPIO_Init+0x228>
 8004982:	2305      	movs	r3, #5
 8004984:	e008      	b.n	8004998 <HAL_GPIO_Init+0x228>
 8004986:	2304      	movs	r3, #4
 8004988:	e006      	b.n	8004998 <HAL_GPIO_Init+0x228>
 800498a:	2303      	movs	r3, #3
 800498c:	e004      	b.n	8004998 <HAL_GPIO_Init+0x228>
 800498e:	2302      	movs	r3, #2
 8004990:	e002      	b.n	8004998 <HAL_GPIO_Init+0x228>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <HAL_GPIO_Init+0x228>
 8004996:	2300      	movs	r3, #0
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	f002 0203 	and.w	r2, r2, #3
 800499e:	0092      	lsls	r2, r2, #2
 80049a0:	4093      	lsls	r3, r2
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049a8:	4935      	ldr	r1, [pc, #212]	; (8004a80 <HAL_GPIO_Init+0x310>)
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	089b      	lsrs	r3, r3, #2
 80049ae:	3302      	adds	r3, #2
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049b6:	4b3b      	ldr	r3, [pc, #236]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	43db      	mvns	r3, r3
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	4013      	ands	r3, r2
 80049c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d003      	beq.n	80049da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049da:	4a32      	ldr	r2, [pc, #200]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80049e0:	4b30      	ldr	r3, [pc, #192]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	69ba      	ldr	r2, [r7, #24]
 80049ec:	4013      	ands	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a04:	4a27      	ldr	r2, [pc, #156]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a0a:	4b26      	ldr	r3, [pc, #152]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	43db      	mvns	r3, r3
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	4013      	ands	r3, r2
 8004a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004a26:	69ba      	ldr	r2, [r7, #24]
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a2e:	4a1d      	ldr	r2, [pc, #116]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a34:	4b1b      	ldr	r3, [pc, #108]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	69ba      	ldr	r2, [r7, #24]
 8004a40:	4013      	ands	r3, r2
 8004a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a58:	4a12      	ldr	r2, [pc, #72]	; (8004aa4 <HAL_GPIO_Init+0x334>)
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	3301      	adds	r3, #1
 8004a62:	61fb      	str	r3, [r7, #28]
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	2b0f      	cmp	r3, #15
 8004a68:	f67f ae90 	bls.w	800478c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a6c:	bf00      	nop
 8004a6e:	bf00      	nop
 8004a70:	3724      	adds	r7, #36	; 0x24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	40013800 	.word	0x40013800
 8004a84:	40020000 	.word	0x40020000
 8004a88:	40020400 	.word	0x40020400
 8004a8c:	40020800 	.word	0x40020800
 8004a90:	40020c00 	.word	0x40020c00
 8004a94:	40021000 	.word	0x40021000
 8004a98:	40021400 	.word	0x40021400
 8004a9c:	40021800 	.word	0x40021800
 8004aa0:	40021c00 	.word	0x40021c00
 8004aa4:	40013c00 	.word	0x40013c00

08004aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	807b      	strh	r3, [r7, #2]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ab8:	787b      	ldrb	r3, [r7, #1]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004abe:	887a      	ldrh	r2, [r7, #2]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ac4:	e003      	b.n	8004ace <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ac6:	887b      	ldrh	r3, [r7, #2]
 8004ac8:	041a      	lsls	r2, r3, #16
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	619a      	str	r2, [r3, #24]
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
	...

08004adc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e12b      	b.n	8004d46 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7fc fd9c 	bl	8001640 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2224      	movs	r2, #36	; 0x24
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0201 	bic.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b40:	f001 fbd8 	bl	80062f4 <HAL_RCC_GetPCLK1Freq>
 8004b44:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	4a81      	ldr	r2, [pc, #516]	; (8004d50 <HAL_I2C_Init+0x274>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d807      	bhi.n	8004b60 <HAL_I2C_Init+0x84>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4a80      	ldr	r2, [pc, #512]	; (8004d54 <HAL_I2C_Init+0x278>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	bf94      	ite	ls
 8004b58:	2301      	movls	r3, #1
 8004b5a:	2300      	movhi	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	e006      	b.n	8004b6e <HAL_I2C_Init+0x92>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	4a7d      	ldr	r2, [pc, #500]	; (8004d58 <HAL_I2C_Init+0x27c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	bf94      	ite	ls
 8004b68:	2301      	movls	r3, #1
 8004b6a:	2300      	movhi	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e0e7      	b.n	8004d46 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	4a78      	ldr	r2, [pc, #480]	; (8004d5c <HAL_I2C_Init+0x280>)
 8004b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7e:	0c9b      	lsrs	r3, r3, #18
 8004b80:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	4a6a      	ldr	r2, [pc, #424]	; (8004d50 <HAL_I2C_Init+0x274>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d802      	bhi.n	8004bb0 <HAL_I2C_Init+0xd4>
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	3301      	adds	r3, #1
 8004bae:	e009      	b.n	8004bc4 <HAL_I2C_Init+0xe8>
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bb6:	fb02 f303 	mul.w	r3, r2, r3
 8004bba:	4a69      	ldr	r2, [pc, #420]	; (8004d60 <HAL_I2C_Init+0x284>)
 8004bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc0:	099b      	lsrs	r3, r3, #6
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	6812      	ldr	r2, [r2, #0]
 8004bc8:	430b      	orrs	r3, r1
 8004bca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bd6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	495c      	ldr	r1, [pc, #368]	; (8004d50 <HAL_I2C_Init+0x274>)
 8004be0:	428b      	cmp	r3, r1
 8004be2:	d819      	bhi.n	8004c18 <HAL_I2C_Init+0x13c>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	1e59      	subs	r1, r3, #1
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bf2:	1c59      	adds	r1, r3, #1
 8004bf4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004bf8:	400b      	ands	r3, r1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_I2C_Init+0x138>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	1e59      	subs	r1, r3, #1
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c12:	e051      	b.n	8004cb8 <HAL_I2C_Init+0x1dc>
 8004c14:	2304      	movs	r3, #4
 8004c16:	e04f      	b.n	8004cb8 <HAL_I2C_Init+0x1dc>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d111      	bne.n	8004c44 <HAL_I2C_Init+0x168>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	1e58      	subs	r0, r3, #1
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6859      	ldr	r1, [r3, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	005b      	lsls	r3, r3, #1
 8004c2c:	440b      	add	r3, r1
 8004c2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c32:	3301      	adds	r3, #1
 8004c34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	bf0c      	ite	eq
 8004c3c:	2301      	moveq	r3, #1
 8004c3e:	2300      	movne	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	e012      	b.n	8004c6a <HAL_I2C_Init+0x18e>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	1e58      	subs	r0, r3, #1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6859      	ldr	r1, [r3, #4]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	0099      	lsls	r1, r3, #2
 8004c54:	440b      	add	r3, r1
 8004c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bf0c      	ite	eq
 8004c64:	2301      	moveq	r3, #1
 8004c66:	2300      	movne	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_I2C_Init+0x196>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e022      	b.n	8004cb8 <HAL_I2C_Init+0x1dc>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10e      	bne.n	8004c98 <HAL_I2C_Init+0x1bc>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	1e58      	subs	r0, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6859      	ldr	r1, [r3, #4]
 8004c82:	460b      	mov	r3, r1
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	440b      	add	r3, r1
 8004c88:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c96:	e00f      	b.n	8004cb8 <HAL_I2C_Init+0x1dc>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	1e58      	subs	r0, r3, #1
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6859      	ldr	r1, [r3, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	0099      	lsls	r1, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cae:	3301      	adds	r3, #1
 8004cb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	6809      	ldr	r1, [r1, #0]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69da      	ldr	r2, [r3, #28]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004ce6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6911      	ldr	r1, [r2, #16]
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	68d2      	ldr	r2, [r2, #12]
 8004cf2:	4311      	orrs	r1, r2
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	6812      	ldr	r2, [r2, #0]
 8004cf8:	430b      	orrs	r3, r1
 8004cfa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695a      	ldr	r2, [r3, #20]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	430a      	orrs	r2, r1
 8004d16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 0201 	orr.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	000186a0 	.word	0x000186a0
 8004d54:	001e847f 	.word	0x001e847f
 8004d58:	003d08ff 	.word	0x003d08ff
 8004d5c:	431bde83 	.word	0x431bde83
 8004d60:	10624dd3 	.word	0x10624dd3

08004d64 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af02      	add	r7, sp, #8
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	4608      	mov	r0, r1
 8004d6e:	4611      	mov	r1, r2
 8004d70:	461a      	mov	r2, r3
 8004d72:	4603      	mov	r3, r0
 8004d74:	817b      	strh	r3, [r7, #10]
 8004d76:	460b      	mov	r3, r1
 8004d78:	813b      	strh	r3, [r7, #8]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d7e:	f7fe fba1 	bl	80034c4 <HAL_GetTick>
 8004d82:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b20      	cmp	r3, #32
 8004d8e:	f040 80d9 	bne.w	8004f44 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	2319      	movs	r3, #25
 8004d98:	2201      	movs	r2, #1
 8004d9a:	496d      	ldr	r1, [pc, #436]	; (8004f50 <HAL_I2C_Mem_Write+0x1ec>)
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 fc7f 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004da8:	2302      	movs	r3, #2
 8004daa:	e0cc      	b.n	8004f46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_I2C_Mem_Write+0x56>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e0c5      	b.n	8004f46 <HAL_I2C_Mem_Write+0x1e2>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d007      	beq.n	8004de0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2221      	movs	r2, #33	; 0x21
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2240      	movs	r2, #64	; 0x40
 8004dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6a3a      	ldr	r2, [r7, #32]
 8004e0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004e10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4a4d      	ldr	r2, [pc, #308]	; (8004f54 <HAL_I2C_Mem_Write+0x1f0>)
 8004e20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e22:	88f8      	ldrh	r0, [r7, #6]
 8004e24:	893a      	ldrh	r2, [r7, #8]
 8004e26:	8979      	ldrh	r1, [r7, #10]
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	9301      	str	r3, [sp, #4]
 8004e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	4603      	mov	r3, r0
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 fab6 	bl	80053a4 <I2C_RequestMemoryWrite>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d052      	beq.n	8004ee4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e081      	b.n	8004f46 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f000 fd00 	bl	800584c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00d      	beq.n	8004e6e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d107      	bne.n	8004e6a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e06b      	b.n	8004f46 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e72:	781a      	ldrb	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7e:	1c5a      	adds	r2, r3, #1
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	3b01      	subs	r3, #1
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d11b      	bne.n	8004ee4 <HAL_I2C_Mem_Write+0x180>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d017      	beq.n	8004ee4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb8:	781a      	ldrb	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec4:	1c5a      	adds	r2, r3, #1
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1aa      	bne.n	8004e42 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 fcec 	bl	80058ce <I2C_WaitOnBTFFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00d      	beq.n	8004f18 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d107      	bne.n	8004f14 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f12:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e016      	b.n	8004f46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	e000      	b.n	8004f46 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f44:	2302      	movs	r3, #2
  }
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	00100002 	.word	0x00100002
 8004f54:	ffff0000 	.word	0xffff0000

08004f58 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08c      	sub	sp, #48	; 0x30
 8004f5c:	af02      	add	r7, sp, #8
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	4608      	mov	r0, r1
 8004f62:	4611      	mov	r1, r2
 8004f64:	461a      	mov	r2, r3
 8004f66:	4603      	mov	r3, r0
 8004f68:	817b      	strh	r3, [r7, #10]
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	813b      	strh	r3, [r7, #8]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f72:	f7fe faa7 	bl	80034c4 <HAL_GetTick>
 8004f76:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b20      	cmp	r3, #32
 8004f82:	f040 8208 	bne.w	8005396 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	2319      	movs	r3, #25
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	497b      	ldr	r1, [pc, #492]	; (800517c <HAL_I2C_Mem_Read+0x224>)
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 fb85 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e1fb      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_I2C_Mem_Read+0x56>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e1f4      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d007      	beq.n	8004fd4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0201 	orr.w	r2, r2, #1
 8004fd2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fe2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2222      	movs	r2, #34	; 0x22
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2240      	movs	r2, #64	; 0x40
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ffe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005004:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800500a:	b29a      	uxth	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4a5b      	ldr	r2, [pc, #364]	; (8005180 <HAL_I2C_Mem_Read+0x228>)
 8005014:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005016:	88f8      	ldrh	r0, [r7, #6]
 8005018:	893a      	ldrh	r2, [r7, #8]
 800501a:	8979      	ldrh	r1, [r7, #10]
 800501c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501e:	9301      	str	r3, [sp, #4]
 8005020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	4603      	mov	r3, r0
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f000 fa52 	bl	80054d0 <I2C_RequestMemoryRead>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e1b0      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503a:	2b00      	cmp	r3, #0
 800503c:	d113      	bne.n	8005066 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800503e:	2300      	movs	r3, #0
 8005040:	623b      	str	r3, [r7, #32]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	695b      	ldr	r3, [r3, #20]
 8005048:	623b      	str	r3, [r7, #32]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	623b      	str	r3, [r7, #32]
 8005052:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	e184      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800506a:	2b01      	cmp	r3, #1
 800506c:	d11b      	bne.n	80050a6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800507c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800507e:	2300      	movs	r3, #0
 8005080:	61fb      	str	r3, [r7, #28]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	61fb      	str	r3, [r7, #28]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	61fb      	str	r3, [r7, #28]
 8005092:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050a2:	601a      	str	r2, [r3, #0]
 80050a4:	e164      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d11b      	bne.n	80050e6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ce:	2300      	movs	r3, #0
 80050d0:	61bb      	str	r3, [r7, #24]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	61bb      	str	r3, [r7, #24]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	e144      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050fc:	e138      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005102:	2b03      	cmp	r3, #3
 8005104:	f200 80f1 	bhi.w	80052ea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800510c:	2b01      	cmp	r3, #1
 800510e:	d123      	bne.n	8005158 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005112:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 fc1b 	bl	8005950 <I2C_WaitOnRXNEFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e139      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	691a      	ldr	r2, [r3, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	b2d2      	uxtb	r2, r2
 8005130:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005156:	e10b      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800515c:	2b02      	cmp	r3, #2
 800515e:	d14e      	bne.n	80051fe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005166:	2200      	movs	r2, #0
 8005168:	4906      	ldr	r1, [pc, #24]	; (8005184 <HAL_I2C_Mem_Read+0x22c>)
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 fa98 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d008      	beq.n	8005188 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e10e      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
 800517a:	bf00      	nop
 800517c:	00100002 	.word	0x00100002
 8005180:	ffff0000 	.word	0xffff0000
 8005184:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005196:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691a      	ldr	r2, [r3, #16]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	691a      	ldr	r2, [r3, #16]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d4:	b2d2      	uxtb	r2, r2
 80051d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	1c5a      	adds	r2, r3, #1
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	3b01      	subs	r3, #1
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051fc:	e0b8      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005204:	2200      	movs	r2, #0
 8005206:	4966      	ldr	r1, [pc, #408]	; (80053a0 <HAL_I2C_Mem_Read+0x448>)
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 fa49 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e0bf      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005250:	b29b      	uxth	r3, r3
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005260:	2200      	movs	r2, #0
 8005262:	494f      	ldr	r1, [pc, #316]	; (80053a0 <HAL_I2C_Mem_Read+0x448>)
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 fa1b 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e091      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005282:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	691a      	ldr	r2, [r3, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	b2d2      	uxtb	r2, r2
 8005290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	691a      	ldr	r2, [r3, #16]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c0:	b2d2      	uxtb	r2, r2
 80052c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052e8:	e042      	b.n	8005370 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fb2e 	bl	8005950 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e04c      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	691a      	ldr	r2, [r3, #16]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	b2d2      	uxtb	r2, r2
 800530a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	f003 0304 	and.w	r3, r3, #4
 800533a:	2b04      	cmp	r3, #4
 800533c:	d118      	bne.n	8005370 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	691a      	ldr	r2, [r3, #16]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800535a:	3b01      	subs	r3, #1
 800535c:	b29a      	uxth	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005374:	2b00      	cmp	r3, #0
 8005376:	f47f aec2 	bne.w	80050fe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2220      	movs	r2, #32
 800537e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005392:	2300      	movs	r3, #0
 8005394:	e000      	b.n	8005398 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005396:	2302      	movs	r3, #2
  }
}
 8005398:	4618      	mov	r0, r3
 800539a:	3728      	adds	r7, #40	; 0x28
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	00010004 	.word	0x00010004

080053a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	4608      	mov	r0, r1
 80053ae:	4611      	mov	r1, r2
 80053b0:	461a      	mov	r2, r3
 80053b2:	4603      	mov	r3, r0
 80053b4:	817b      	strh	r3, [r7, #10]
 80053b6:	460b      	mov	r3, r1
 80053b8:	813b      	strh	r3, [r7, #8]
 80053ba:	4613      	mov	r3, r2
 80053bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 f960 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00d      	beq.n	8005402 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053f4:	d103      	bne.n	80053fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e05f      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005402:	897b      	ldrh	r3, [r7, #10]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005410:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	6a3a      	ldr	r2, [r7, #32]
 8005416:	492d      	ldr	r1, [pc, #180]	; (80054cc <I2C_RequestMemoryWrite+0x128>)
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 f998 	bl	800574e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e04c      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005428:	2300      	movs	r3, #0
 800542a:	617b      	str	r3, [r7, #20]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	617b      	str	r3, [r7, #20]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800543e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005440:	6a39      	ldr	r1, [r7, #32]
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 fa02 	bl	800584c <I2C_WaitOnTXEFlagUntilTimeout>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00d      	beq.n	800546a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	2b04      	cmp	r3, #4
 8005454:	d107      	bne.n	8005466 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005464:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e02b      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d105      	bne.n	800547c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005470:	893b      	ldrh	r3, [r7, #8]
 8005472:	b2da      	uxtb	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	611a      	str	r2, [r3, #16]
 800547a:	e021      	b.n	80054c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800547c:	893b      	ldrh	r3, [r7, #8]
 800547e:	0a1b      	lsrs	r3, r3, #8
 8005480:	b29b      	uxth	r3, r3
 8005482:	b2da      	uxtb	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800548a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800548c:	6a39      	ldr	r1, [r7, #32]
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 f9dc 	bl	800584c <I2C_WaitOnTXEFlagUntilTimeout>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00d      	beq.n	80054b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d107      	bne.n	80054b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e005      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054b6:	893b      	ldrh	r3, [r7, #8]
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	00010002 	.word	0x00010002

080054d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b088      	sub	sp, #32
 80054d4:	af02      	add	r7, sp, #8
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	4608      	mov	r0, r1
 80054da:	4611      	mov	r1, r2
 80054dc:	461a      	mov	r2, r3
 80054de:	4603      	mov	r3, r0
 80054e0:	817b      	strh	r3, [r7, #10]
 80054e2:	460b      	mov	r3, r1
 80054e4:	813b      	strh	r3, [r7, #8]
 80054e6:	4613      	mov	r3, r2
 80054e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005508:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	2200      	movs	r2, #0
 8005512:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 f8c2 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00d      	beq.n	800553e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800552c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005530:	d103      	bne.n	800553a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005538:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e0aa      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800553e:	897b      	ldrh	r3, [r7, #10]
 8005540:	b2db      	uxtb	r3, r3
 8005542:	461a      	mov	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800554c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	6a3a      	ldr	r2, [r7, #32]
 8005552:	4952      	ldr	r1, [pc, #328]	; (800569c <I2C_RequestMemoryRead+0x1cc>)
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 f8fa 	bl	800574e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e097      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005564:	2300      	movs	r3, #0
 8005566:	617b      	str	r3, [r7, #20]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	617b      	str	r3, [r7, #20]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	617b      	str	r3, [r7, #20]
 8005578:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800557a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800557c:	6a39      	ldr	r1, [r7, #32]
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 f964 	bl	800584c <I2C_WaitOnTXEFlagUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00d      	beq.n	80055a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558e:	2b04      	cmp	r3, #4
 8005590:	d107      	bne.n	80055a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e076      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055a6:	88fb      	ldrh	r3, [r7, #6]
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d105      	bne.n	80055b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055ac:	893b      	ldrh	r3, [r7, #8]
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	611a      	str	r2, [r3, #16]
 80055b6:	e021      	b.n	80055fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055b8:	893b      	ldrh	r3, [r7, #8]
 80055ba:	0a1b      	lsrs	r3, r3, #8
 80055bc:	b29b      	uxth	r3, r3
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055c8:	6a39      	ldr	r1, [r7, #32]
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 f93e 	bl	800584c <I2C_WaitOnTXEFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00d      	beq.n	80055f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d107      	bne.n	80055ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e050      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055f2:	893b      	ldrh	r3, [r7, #8]
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055fe:	6a39      	ldr	r1, [r7, #32]
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 f923 	bl	800584c <I2C_WaitOnTXEFlagUntilTimeout>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00d      	beq.n	8005628 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005610:	2b04      	cmp	r3, #4
 8005612:	d107      	bne.n	8005624 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005622:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e035      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005636:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	2200      	movs	r2, #0
 8005640:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f82b 	bl	80056a0 <I2C_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00d      	beq.n	800566c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800565a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800565e:	d103      	bne.n	8005668 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005666:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e013      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800566c:	897b      	ldrh	r3, [r7, #10]
 800566e:	b2db      	uxtb	r3, r3
 8005670:	f043 0301 	orr.w	r3, r3, #1
 8005674:	b2da      	uxtb	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800567c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567e:	6a3a      	ldr	r2, [r7, #32]
 8005680:	4906      	ldr	r1, [pc, #24]	; (800569c <I2C_RequestMemoryRead+0x1cc>)
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 f863 	bl	800574e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	00010002 	.word	0x00010002

080056a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	603b      	str	r3, [r7, #0]
 80056ac:	4613      	mov	r3, r2
 80056ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056b0:	e025      	b.n	80056fe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b8:	d021      	beq.n	80056fe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ba:	f7fd ff03 	bl	80034c4 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d302      	bcc.n	80056d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d116      	bne.n	80056fe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2220      	movs	r2, #32
 80056da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	f043 0220 	orr.w	r2, r3, #32
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e023      	b.n	8005746 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	0c1b      	lsrs	r3, r3, #16
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	d10d      	bne.n	8005724 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	43da      	mvns	r2, r3
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	4013      	ands	r3, r2
 8005714:	b29b      	uxth	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	bf0c      	ite	eq
 800571a:	2301      	moveq	r3, #1
 800571c:	2300      	movne	r3, #0
 800571e:	b2db      	uxtb	r3, r3
 8005720:	461a      	mov	r2, r3
 8005722:	e00c      	b.n	800573e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	43da      	mvns	r2, r3
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	4013      	ands	r3, r2
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	bf0c      	ite	eq
 8005736:	2301      	moveq	r3, #1
 8005738:	2300      	movne	r3, #0
 800573a:	b2db      	uxtb	r3, r3
 800573c:	461a      	mov	r2, r3
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	429a      	cmp	r2, r3
 8005742:	d0b6      	beq.n	80056b2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	607a      	str	r2, [r7, #4]
 800575a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800575c:	e051      	b.n	8005802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800576c:	d123      	bne.n	80057b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800577c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005786:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2220      	movs	r2, #32
 8005792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	f043 0204 	orr.w	r2, r3, #4
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e046      	b.n	8005844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057bc:	d021      	beq.n	8005802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057be:	f7fd fe81 	bl	80034c4 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d302      	bcc.n	80057d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d116      	bne.n	8005802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2220      	movs	r2, #32
 80057de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ee:	f043 0220 	orr.w	r2, r3, #32
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e020      	b.n	8005844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	0c1b      	lsrs	r3, r3, #16
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b01      	cmp	r3, #1
 800580a:	d10c      	bne.n	8005826 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	43da      	mvns	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	4013      	ands	r3, r2
 8005818:	b29b      	uxth	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	bf14      	ite	ne
 800581e:	2301      	movne	r3, #1
 8005820:	2300      	moveq	r3, #0
 8005822:	b2db      	uxtb	r3, r3
 8005824:	e00b      	b.n	800583e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	699b      	ldr	r3, [r3, #24]
 800582c:	43da      	mvns	r2, r3
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	4013      	ands	r3, r2
 8005832:	b29b      	uxth	r3, r3
 8005834:	2b00      	cmp	r3, #0
 8005836:	bf14      	ite	ne
 8005838:	2301      	movne	r3, #1
 800583a:	2300      	moveq	r3, #0
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d18d      	bne.n	800575e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3710      	adds	r7, #16
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005858:	e02d      	b.n	80058b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f8ce 	bl	80059fc <I2C_IsAcknowledgeFailed>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e02d      	b.n	80058c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005870:	d021      	beq.n	80058b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005872:	f7fd fe27 	bl	80034c4 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	429a      	cmp	r2, r3
 8005880:	d302      	bcc.n	8005888 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d116      	bne.n	80058b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2200      	movs	r2, #0
 800588c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a2:	f043 0220 	orr.w	r2, r3, #32
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e007      	b.n	80058c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c0:	2b80      	cmp	r3, #128	; 0x80
 80058c2:	d1ca      	bne.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b084      	sub	sp, #16
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	60f8      	str	r0, [r7, #12]
 80058d6:	60b9      	str	r1, [r7, #8]
 80058d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058da:	e02d      	b.n	8005938 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 f88d 	bl	80059fc <I2C_IsAcknowledgeFailed>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e02d      	b.n	8005948 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f2:	d021      	beq.n	8005938 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f4:	f7fd fde6 	bl	80034c4 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	429a      	cmp	r2, r3
 8005902:	d302      	bcc.n	800590a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d116      	bne.n	8005938 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2220      	movs	r2, #32
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005924:	f043 0220 	orr.w	r2, r3, #32
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e007      	b.n	8005948 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	f003 0304 	and.w	r3, r3, #4
 8005942:	2b04      	cmp	r3, #4
 8005944:	d1ca      	bne.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800595c:	e042      	b.n	80059e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	f003 0310 	and.w	r3, r3, #16
 8005968:	2b10      	cmp	r3, #16
 800596a:	d119      	bne.n	80059a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f06f 0210 	mvn.w	r2, #16
 8005974:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e029      	b.n	80059f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a0:	f7fd fd90 	bl	80034c4 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d302      	bcc.n	80059b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d116      	bne.n	80059e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2220      	movs	r2, #32
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d0:	f043 0220 	orr.w	r2, r3, #32
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e007      	b.n	80059f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ee:	2b40      	cmp	r3, #64	; 0x40
 80059f0:	d1b5      	bne.n	800595e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a12:	d11b      	bne.n	8005a4c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a1c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a38:	f043 0204 	orr.w	r2, r3, #4
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e000      	b.n	8005a4e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
	...

08005a5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e264      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d075      	beq.n	8005b66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a7a:	4ba3      	ldr	r3, [pc, #652]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f003 030c 	and.w	r3, r3, #12
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	d00c      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a86:	4ba0      	ldr	r3, [pc, #640]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a8e:	2b08      	cmp	r3, #8
 8005a90:	d112      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a92:	4b9d      	ldr	r3, [pc, #628]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a9e:	d10b      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aa0:	4b99      	ldr	r3, [pc, #612]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d05b      	beq.n	8005b64 <HAL_RCC_OscConfig+0x108>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d157      	bne.n	8005b64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e23f      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ac0:	d106      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x74>
 8005ac2:	4b91      	ldr	r3, [pc, #580]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a90      	ldr	r2, [pc, #576]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	e01d      	b.n	8005b0c <HAL_RCC_OscConfig+0xb0>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ad8:	d10c      	bne.n	8005af4 <HAL_RCC_OscConfig+0x98>
 8005ada:	4b8b      	ldr	r3, [pc, #556]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a8a      	ldr	r2, [pc, #552]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ae4:	6013      	str	r3, [r2, #0]
 8005ae6:	4b88      	ldr	r3, [pc, #544]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a87      	ldr	r2, [pc, #540]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005af0:	6013      	str	r3, [r2, #0]
 8005af2:	e00b      	b.n	8005b0c <HAL_RCC_OscConfig+0xb0>
 8005af4:	4b84      	ldr	r3, [pc, #528]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a83      	ldr	r2, [pc, #524]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005afa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005afe:	6013      	str	r3, [r2, #0]
 8005b00:	4b81      	ldr	r3, [pc, #516]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a80      	ldr	r2, [pc, #512]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d013      	beq.n	8005b3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b14:	f7fd fcd6 	bl	80034c4 <HAL_GetTick>
 8005b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b1c:	f7fd fcd2 	bl	80034c4 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b64      	cmp	r3, #100	; 0x64
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e204      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2e:	4b76      	ldr	r3, [pc, #472]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0f0      	beq.n	8005b1c <HAL_RCC_OscConfig+0xc0>
 8005b3a:	e014      	b.n	8005b66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3c:	f7fd fcc2 	bl	80034c4 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b44:	f7fd fcbe 	bl	80034c4 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b64      	cmp	r3, #100	; 0x64
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e1f0      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b56:	4b6c      	ldr	r3, [pc, #432]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0xe8>
 8005b62:	e000      	b.n	8005b66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d063      	beq.n	8005c3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b72:	4b65      	ldr	r3, [pc, #404]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 030c 	and.w	r3, r3, #12
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00b      	beq.n	8005b96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b7e:	4b62      	ldr	r3, [pc, #392]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b86:	2b08      	cmp	r3, #8
 8005b88:	d11c      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b8a:	4b5f      	ldr	r3, [pc, #380]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d116      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b96:	4b5c      	ldr	r3, [pc, #368]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d005      	beq.n	8005bae <HAL_RCC_OscConfig+0x152>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d001      	beq.n	8005bae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e1c4      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bae:	4b56      	ldr	r3, [pc, #344]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	00db      	lsls	r3, r3, #3
 8005bbc:	4952      	ldr	r1, [pc, #328]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bc2:	e03a      	b.n	8005c3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d020      	beq.n	8005c0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bcc:	4b4f      	ldr	r3, [pc, #316]	; (8005d0c <HAL_RCC_OscConfig+0x2b0>)
 8005bce:	2201      	movs	r2, #1
 8005bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd2:	f7fd fc77 	bl	80034c4 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bd8:	e008      	b.n	8005bec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bda:	f7fd fc73 	bl	80034c4 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d901      	bls.n	8005bec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005be8:	2303      	movs	r3, #3
 8005bea:	e1a5      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bec:	4b46      	ldr	r3, [pc, #280]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d0f0      	beq.n	8005bda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf8:	4b43      	ldr	r3, [pc, #268]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4940      	ldr	r1, [pc, #256]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	600b      	str	r3, [r1, #0]
 8005c0c:	e015      	b.n	8005c3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c0e:	4b3f      	ldr	r3, [pc, #252]	; (8005d0c <HAL_RCC_OscConfig+0x2b0>)
 8005c10:	2200      	movs	r2, #0
 8005c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c14:	f7fd fc56 	bl	80034c4 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c1a:	e008      	b.n	8005c2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c1c:	f7fd fc52 	bl	80034c4 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d901      	bls.n	8005c2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e184      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c2e:	4b36      	ldr	r3, [pc, #216]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0302 	and.w	r3, r3, #2
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1f0      	bne.n	8005c1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0308 	and.w	r3, r3, #8
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d030      	beq.n	8005ca8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d016      	beq.n	8005c7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c4e:	4b30      	ldr	r3, [pc, #192]	; (8005d10 <HAL_RCC_OscConfig+0x2b4>)
 8005c50:	2201      	movs	r2, #1
 8005c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c54:	f7fd fc36 	bl	80034c4 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c5c:	f7fd fc32 	bl	80034c4 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e164      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c6e:	4b26      	ldr	r3, [pc, #152]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005c70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d0f0      	beq.n	8005c5c <HAL_RCC_OscConfig+0x200>
 8005c7a:	e015      	b.n	8005ca8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c7c:	4b24      	ldr	r3, [pc, #144]	; (8005d10 <HAL_RCC_OscConfig+0x2b4>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c82:	f7fd fc1f 	bl	80034c4 <HAL_GetTick>
 8005c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c8a:	f7fd fc1b 	bl	80034c4 <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e14d      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c9c:	4b1a      	ldr	r3, [pc, #104]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005c9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1f0      	bne.n	8005c8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 80a0 	beq.w	8005df6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cba:	4b13      	ldr	r3, [pc, #76]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10f      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60bb      	str	r3, [r7, #8]
 8005cca:	4b0f      	ldr	r3, [pc, #60]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	4a0e      	ldr	r2, [pc, #56]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8005cd6:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <HAL_RCC_OscConfig+0x2ac>)
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cde:	60bb      	str	r3, [r7, #8]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce6:	4b0b      	ldr	r3, [pc, #44]	; (8005d14 <HAL_RCC_OscConfig+0x2b8>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d121      	bne.n	8005d36 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cf2:	4b08      	ldr	r3, [pc, #32]	; (8005d14 <HAL_RCC_OscConfig+0x2b8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a07      	ldr	r2, [pc, #28]	; (8005d14 <HAL_RCC_OscConfig+0x2b8>)
 8005cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cfe:	f7fd fbe1 	bl	80034c4 <HAL_GetTick>
 8005d02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d04:	e011      	b.n	8005d2a <HAL_RCC_OscConfig+0x2ce>
 8005d06:	bf00      	nop
 8005d08:	40023800 	.word	0x40023800
 8005d0c:	42470000 	.word	0x42470000
 8005d10:	42470e80 	.word	0x42470e80
 8005d14:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d18:	f7fd fbd4 	bl	80034c4 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d901      	bls.n	8005d2a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e106      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d2a:	4b85      	ldr	r3, [pc, #532]	; (8005f40 <HAL_RCC_OscConfig+0x4e4>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d0f0      	beq.n	8005d18 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d106      	bne.n	8005d4c <HAL_RCC_OscConfig+0x2f0>
 8005d3e:	4b81      	ldr	r3, [pc, #516]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d42:	4a80      	ldr	r2, [pc, #512]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d44:	f043 0301 	orr.w	r3, r3, #1
 8005d48:	6713      	str	r3, [r2, #112]	; 0x70
 8005d4a:	e01c      	b.n	8005d86 <HAL_RCC_OscConfig+0x32a>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	2b05      	cmp	r3, #5
 8005d52:	d10c      	bne.n	8005d6e <HAL_RCC_OscConfig+0x312>
 8005d54:	4b7b      	ldr	r3, [pc, #492]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d58:	4a7a      	ldr	r2, [pc, #488]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d5a:	f043 0304 	orr.w	r3, r3, #4
 8005d5e:	6713      	str	r3, [r2, #112]	; 0x70
 8005d60:	4b78      	ldr	r3, [pc, #480]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d64:	4a77      	ldr	r2, [pc, #476]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d66:	f043 0301 	orr.w	r3, r3, #1
 8005d6a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d6c:	e00b      	b.n	8005d86 <HAL_RCC_OscConfig+0x32a>
 8005d6e:	4b75      	ldr	r3, [pc, #468]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d72:	4a74      	ldr	r2, [pc, #464]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	6713      	str	r3, [r2, #112]	; 0x70
 8005d7a:	4b72      	ldr	r3, [pc, #456]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d7e:	4a71      	ldr	r2, [pc, #452]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005d80:	f023 0304 	bic.w	r3, r3, #4
 8005d84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d015      	beq.n	8005dba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d8e:	f7fd fb99 	bl	80034c4 <HAL_GetTick>
 8005d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d94:	e00a      	b.n	8005dac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d96:	f7fd fb95 	bl	80034c4 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e0c5      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dac:	4b65      	ldr	r3, [pc, #404]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db0:	f003 0302 	and.w	r3, r3, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d0ee      	beq.n	8005d96 <HAL_RCC_OscConfig+0x33a>
 8005db8:	e014      	b.n	8005de4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dba:	f7fd fb83 	bl	80034c4 <HAL_GetTick>
 8005dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dc0:	e00a      	b.n	8005dd8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dc2:	f7fd fb7f 	bl	80034c4 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d901      	bls.n	8005dd8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e0af      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dd8:	4b5a      	ldr	r3, [pc, #360]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1ee      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005de4:	7dfb      	ldrb	r3, [r7, #23]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d105      	bne.n	8005df6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dea:	4b56      	ldr	r3, [pc, #344]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dee:	4a55      	ldr	r2, [pc, #340]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005df0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005df4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 809b 	beq.w	8005f36 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e00:	4b50      	ldr	r3, [pc, #320]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f003 030c 	and.w	r3, r3, #12
 8005e08:	2b08      	cmp	r3, #8
 8005e0a:	d05c      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d141      	bne.n	8005e98 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e14:	4b4c      	ldr	r3, [pc, #304]	; (8005f48 <HAL_RCC_OscConfig+0x4ec>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e1a:	f7fd fb53 	bl	80034c4 <HAL_GetTick>
 8005e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e20:	e008      	b.n	8005e34 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e22:	f7fd fb4f 	bl	80034c4 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d901      	bls.n	8005e34 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	e081      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e34:	4b43      	ldr	r3, [pc, #268]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1f0      	bne.n	8005e22 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	69da      	ldr	r2, [r3, #28]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	431a      	orrs	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	019b      	lsls	r3, r3, #6
 8005e50:	431a      	orrs	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e56:	085b      	lsrs	r3, r3, #1
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	041b      	lsls	r3, r3, #16
 8005e5c:	431a      	orrs	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e62:	061b      	lsls	r3, r3, #24
 8005e64:	4937      	ldr	r1, [pc, #220]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e6a:	4b37      	ldr	r3, [pc, #220]	; (8005f48 <HAL_RCC_OscConfig+0x4ec>)
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e70:	f7fd fb28 	bl	80034c4 <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e78:	f7fd fb24 	bl	80034c4 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e056      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e8a:	4b2e      	ldr	r3, [pc, #184]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d0f0      	beq.n	8005e78 <HAL_RCC_OscConfig+0x41c>
 8005e96:	e04e      	b.n	8005f36 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e98:	4b2b      	ldr	r3, [pc, #172]	; (8005f48 <HAL_RCC_OscConfig+0x4ec>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e9e:	f7fd fb11 	bl	80034c4 <HAL_GetTick>
 8005ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ea4:	e008      	b.n	8005eb8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ea6:	f7fd fb0d 	bl	80034c4 <HAL_GetTick>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	d901      	bls.n	8005eb8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	e03f      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eb8:	4b22      	ldr	r3, [pc, #136]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1f0      	bne.n	8005ea6 <HAL_RCC_OscConfig+0x44a>
 8005ec4:	e037      	b.n	8005f36 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d101      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e032      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ed2:	4b1c      	ldr	r3, [pc, #112]	; (8005f44 <HAL_RCC_OscConfig+0x4e8>)
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d028      	beq.n	8005f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d121      	bne.n	8005f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d11a      	bne.n	8005f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f02:	4013      	ands	r3, r2
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f08:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d111      	bne.n	8005f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f18:	085b      	lsrs	r3, r3, #1
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d107      	bne.n	8005f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d001      	beq.n	8005f36 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e000      	b.n	8005f38 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	40007000 	.word	0x40007000
 8005f44:	40023800 	.word	0x40023800
 8005f48:	42470060 	.word	0x42470060

08005f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e0cc      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f60:	4b68      	ldr	r3, [pc, #416]	; (8006104 <HAL_RCC_ClockConfig+0x1b8>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0307 	and.w	r3, r3, #7
 8005f68:	683a      	ldr	r2, [r7, #0]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d90c      	bls.n	8005f88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f6e:	4b65      	ldr	r3, [pc, #404]	; (8006104 <HAL_RCC_ClockConfig+0x1b8>)
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	b2d2      	uxtb	r2, r2
 8005f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f76:	4b63      	ldr	r3, [pc, #396]	; (8006104 <HAL_RCC_ClockConfig+0x1b8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0307 	and.w	r3, r3, #7
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d001      	beq.n	8005f88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e0b8      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0302 	and.w	r3, r3, #2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d020      	beq.n	8005fd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0304 	and.w	r3, r3, #4
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d005      	beq.n	8005fac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fa0:	4b59      	ldr	r3, [pc, #356]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	4a58      	ldr	r2, [pc, #352]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005faa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0308 	and.w	r3, r3, #8
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d005      	beq.n	8005fc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fb8:	4b53      	ldr	r3, [pc, #332]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	4a52      	ldr	r2, [pc, #328]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005fc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fc4:	4b50      	ldr	r3, [pc, #320]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	494d      	ldr	r1, [pc, #308]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0301 	and.w	r3, r3, #1
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d044      	beq.n	800606c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d107      	bne.n	8005ffa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fea:	4b47      	ldr	r3, [pc, #284]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d119      	bne.n	800602a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e07f      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d003      	beq.n	800600a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006006:	2b03      	cmp	r3, #3
 8006008:	d107      	bne.n	800601a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800600a:	4b3f      	ldr	r3, [pc, #252]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d109      	bne.n	800602a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e06f      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800601a:	4b3b      	ldr	r3, [pc, #236]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0302 	and.w	r3, r3, #2
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e067      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800602a:	4b37      	ldr	r3, [pc, #220]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f023 0203 	bic.w	r2, r3, #3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	4934      	ldr	r1, [pc, #208]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 8006038:	4313      	orrs	r3, r2
 800603a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800603c:	f7fd fa42 	bl	80034c4 <HAL_GetTick>
 8006040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006042:	e00a      	b.n	800605a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006044:	f7fd fa3e 	bl	80034c4 <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006052:	4293      	cmp	r3, r2
 8006054:	d901      	bls.n	800605a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e04f      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800605a:	4b2b      	ldr	r3, [pc, #172]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 020c 	and.w	r2, r3, #12
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	429a      	cmp	r2, r3
 800606a:	d1eb      	bne.n	8006044 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800606c:	4b25      	ldr	r3, [pc, #148]	; (8006104 <HAL_RCC_ClockConfig+0x1b8>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0307 	and.w	r3, r3, #7
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	429a      	cmp	r2, r3
 8006078:	d20c      	bcs.n	8006094 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800607a:	4b22      	ldr	r3, [pc, #136]	; (8006104 <HAL_RCC_ClockConfig+0x1b8>)
 800607c:	683a      	ldr	r2, [r7, #0]
 800607e:	b2d2      	uxtb	r2, r2
 8006080:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006082:	4b20      	ldr	r3, [pc, #128]	; (8006104 <HAL_RCC_ClockConfig+0x1b8>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0307 	and.w	r3, r3, #7
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	429a      	cmp	r2, r3
 800608e:	d001      	beq.n	8006094 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e032      	b.n	80060fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0304 	and.w	r3, r3, #4
 800609c:	2b00      	cmp	r3, #0
 800609e:	d008      	beq.n	80060b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060a0:	4b19      	ldr	r3, [pc, #100]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	4916      	ldr	r1, [pc, #88]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0308 	and.w	r3, r3, #8
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d009      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060be:	4b12      	ldr	r3, [pc, #72]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	490e      	ldr	r1, [pc, #56]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80060d2:	f000 f821 	bl	8006118 <HAL_RCC_GetSysClockFreq>
 80060d6:	4602      	mov	r2, r0
 80060d8:	4b0b      	ldr	r3, [pc, #44]	; (8006108 <HAL_RCC_ClockConfig+0x1bc>)
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	091b      	lsrs	r3, r3, #4
 80060de:	f003 030f 	and.w	r3, r3, #15
 80060e2:	490a      	ldr	r1, [pc, #40]	; (800610c <HAL_RCC_ClockConfig+0x1c0>)
 80060e4:	5ccb      	ldrb	r3, [r1, r3]
 80060e6:	fa22 f303 	lsr.w	r3, r2, r3
 80060ea:	4a09      	ldr	r2, [pc, #36]	; (8006110 <HAL_RCC_ClockConfig+0x1c4>)
 80060ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80060ee:	4b09      	ldr	r3, [pc, #36]	; (8006114 <HAL_RCC_ClockConfig+0x1c8>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7fd f9a2 	bl	800343c <HAL_InitTick>

  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3710      	adds	r7, #16
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	40023c00 	.word	0x40023c00
 8006108:	40023800 	.word	0x40023800
 800610c:	0800c13c 	.word	0x0800c13c
 8006110:	20000020 	.word	0x20000020
 8006114:	20000024 	.word	0x20000024

08006118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006118:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006120:	2300      	movs	r3, #0
 8006122:	607b      	str	r3, [r7, #4]
 8006124:	2300      	movs	r3, #0
 8006126:	60fb      	str	r3, [r7, #12]
 8006128:	2300      	movs	r3, #0
 800612a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800612c:	2300      	movs	r3, #0
 800612e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006130:	4b67      	ldr	r3, [pc, #412]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f003 030c 	and.w	r3, r3, #12
 8006138:	2b08      	cmp	r3, #8
 800613a:	d00d      	beq.n	8006158 <HAL_RCC_GetSysClockFreq+0x40>
 800613c:	2b08      	cmp	r3, #8
 800613e:	f200 80bd 	bhi.w	80062bc <HAL_RCC_GetSysClockFreq+0x1a4>
 8006142:	2b00      	cmp	r3, #0
 8006144:	d002      	beq.n	800614c <HAL_RCC_GetSysClockFreq+0x34>
 8006146:	2b04      	cmp	r3, #4
 8006148:	d003      	beq.n	8006152 <HAL_RCC_GetSysClockFreq+0x3a>
 800614a:	e0b7      	b.n	80062bc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800614c:	4b61      	ldr	r3, [pc, #388]	; (80062d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800614e:	60bb      	str	r3, [r7, #8]
       break;
 8006150:	e0b7      	b.n	80062c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006152:	4b61      	ldr	r3, [pc, #388]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006154:	60bb      	str	r3, [r7, #8]
      break;
 8006156:	e0b4      	b.n	80062c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006158:	4b5d      	ldr	r3, [pc, #372]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006160:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006162:	4b5b      	ldr	r3, [pc, #364]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d04d      	beq.n	800620a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800616e:	4b58      	ldr	r3, [pc, #352]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	099b      	lsrs	r3, r3, #6
 8006174:	461a      	mov	r2, r3
 8006176:	f04f 0300 	mov.w	r3, #0
 800617a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800617e:	f04f 0100 	mov.w	r1, #0
 8006182:	ea02 0800 	and.w	r8, r2, r0
 8006186:	ea03 0901 	and.w	r9, r3, r1
 800618a:	4640      	mov	r0, r8
 800618c:	4649      	mov	r1, r9
 800618e:	f04f 0200 	mov.w	r2, #0
 8006192:	f04f 0300 	mov.w	r3, #0
 8006196:	014b      	lsls	r3, r1, #5
 8006198:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800619c:	0142      	lsls	r2, r0, #5
 800619e:	4610      	mov	r0, r2
 80061a0:	4619      	mov	r1, r3
 80061a2:	ebb0 0008 	subs.w	r0, r0, r8
 80061a6:	eb61 0109 	sbc.w	r1, r1, r9
 80061aa:	f04f 0200 	mov.w	r2, #0
 80061ae:	f04f 0300 	mov.w	r3, #0
 80061b2:	018b      	lsls	r3, r1, #6
 80061b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80061b8:	0182      	lsls	r2, r0, #6
 80061ba:	1a12      	subs	r2, r2, r0
 80061bc:	eb63 0301 	sbc.w	r3, r3, r1
 80061c0:	f04f 0000 	mov.w	r0, #0
 80061c4:	f04f 0100 	mov.w	r1, #0
 80061c8:	00d9      	lsls	r1, r3, #3
 80061ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80061ce:	00d0      	lsls	r0, r2, #3
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	eb12 0208 	adds.w	r2, r2, r8
 80061d8:	eb43 0309 	adc.w	r3, r3, r9
 80061dc:	f04f 0000 	mov.w	r0, #0
 80061e0:	f04f 0100 	mov.w	r1, #0
 80061e4:	0259      	lsls	r1, r3, #9
 80061e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80061ea:	0250      	lsls	r0, r2, #9
 80061ec:	4602      	mov	r2, r0
 80061ee:	460b      	mov	r3, r1
 80061f0:	4610      	mov	r0, r2
 80061f2:	4619      	mov	r1, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	461a      	mov	r2, r3
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	f7fa fc0a 	bl	8000a14 <__aeabi_uldivmod>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	4613      	mov	r3, r2
 8006206:	60fb      	str	r3, [r7, #12]
 8006208:	e04a      	b.n	80062a0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800620a:	4b31      	ldr	r3, [pc, #196]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	099b      	lsrs	r3, r3, #6
 8006210:	461a      	mov	r2, r3
 8006212:	f04f 0300 	mov.w	r3, #0
 8006216:	f240 10ff 	movw	r0, #511	; 0x1ff
 800621a:	f04f 0100 	mov.w	r1, #0
 800621e:	ea02 0400 	and.w	r4, r2, r0
 8006222:	ea03 0501 	and.w	r5, r3, r1
 8006226:	4620      	mov	r0, r4
 8006228:	4629      	mov	r1, r5
 800622a:	f04f 0200 	mov.w	r2, #0
 800622e:	f04f 0300 	mov.w	r3, #0
 8006232:	014b      	lsls	r3, r1, #5
 8006234:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006238:	0142      	lsls	r2, r0, #5
 800623a:	4610      	mov	r0, r2
 800623c:	4619      	mov	r1, r3
 800623e:	1b00      	subs	r0, r0, r4
 8006240:	eb61 0105 	sbc.w	r1, r1, r5
 8006244:	f04f 0200 	mov.w	r2, #0
 8006248:	f04f 0300 	mov.w	r3, #0
 800624c:	018b      	lsls	r3, r1, #6
 800624e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006252:	0182      	lsls	r2, r0, #6
 8006254:	1a12      	subs	r2, r2, r0
 8006256:	eb63 0301 	sbc.w	r3, r3, r1
 800625a:	f04f 0000 	mov.w	r0, #0
 800625e:	f04f 0100 	mov.w	r1, #0
 8006262:	00d9      	lsls	r1, r3, #3
 8006264:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006268:	00d0      	lsls	r0, r2, #3
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	1912      	adds	r2, r2, r4
 8006270:	eb45 0303 	adc.w	r3, r5, r3
 8006274:	f04f 0000 	mov.w	r0, #0
 8006278:	f04f 0100 	mov.w	r1, #0
 800627c:	0299      	lsls	r1, r3, #10
 800627e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006282:	0290      	lsls	r0, r2, #10
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4610      	mov	r0, r2
 800628a:	4619      	mov	r1, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	461a      	mov	r2, r3
 8006290:	f04f 0300 	mov.w	r3, #0
 8006294:	f7fa fbbe 	bl	8000a14 <__aeabi_uldivmod>
 8006298:	4602      	mov	r2, r0
 800629a:	460b      	mov	r3, r1
 800629c:	4613      	mov	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80062a0:	4b0b      	ldr	r3, [pc, #44]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	0c1b      	lsrs	r3, r3, #16
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	3301      	adds	r3, #1
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062b8:	60bb      	str	r3, [r7, #8]
      break;
 80062ba:	e002      	b.n	80062c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062bc:	4b05      	ldr	r3, [pc, #20]	; (80062d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80062be:	60bb      	str	r3, [r7, #8]
      break;
 80062c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062c2:	68bb      	ldr	r3, [r7, #8]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80062ce:	bf00      	nop
 80062d0:	40023800 	.word	0x40023800
 80062d4:	00f42400 	.word	0x00f42400
 80062d8:	007a1200 	.word	0x007a1200

080062dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062e0:	4b03      	ldr	r3, [pc, #12]	; (80062f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80062e2:	681b      	ldr	r3, [r3, #0]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	20000020 	.word	0x20000020

080062f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062f8:	f7ff fff0 	bl	80062dc <HAL_RCC_GetHCLKFreq>
 80062fc:	4602      	mov	r2, r0
 80062fe:	4b05      	ldr	r3, [pc, #20]	; (8006314 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	0a9b      	lsrs	r3, r3, #10
 8006304:	f003 0307 	and.w	r3, r3, #7
 8006308:	4903      	ldr	r1, [pc, #12]	; (8006318 <HAL_RCC_GetPCLK1Freq+0x24>)
 800630a:	5ccb      	ldrb	r3, [r1, r3]
 800630c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006310:	4618      	mov	r0, r3
 8006312:	bd80      	pop	{r7, pc}
 8006314:	40023800 	.word	0x40023800
 8006318:	0800c14c 	.word	0x0800c14c

0800631c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006320:	f7ff ffdc 	bl	80062dc <HAL_RCC_GetHCLKFreq>
 8006324:	4602      	mov	r2, r0
 8006326:	4b05      	ldr	r3, [pc, #20]	; (800633c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	0b5b      	lsrs	r3, r3, #13
 800632c:	f003 0307 	and.w	r3, r3, #7
 8006330:	4903      	ldr	r1, [pc, #12]	; (8006340 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006332:	5ccb      	ldrb	r3, [r1, r3]
 8006334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006338:	4618      	mov	r0, r3
 800633a:	bd80      	pop	{r7, pc}
 800633c:	40023800 	.word	0x40023800
 8006340:	0800c14c 	.word	0x0800c14c

08006344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e07b      	b.n	800644e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635a:	2b00      	cmp	r3, #0
 800635c:	d108      	bne.n	8006370 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006366:	d009      	beq.n	800637c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	61da      	str	r2, [r3, #28]
 800636e:	e005      	b.n	800637c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d106      	bne.n	800639c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fc fcf0 	bl	8002d7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80063c4:	431a      	orrs	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063ce:	431a      	orrs	r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	431a      	orrs	r2, r3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	431a      	orrs	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063ec:	431a      	orrs	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063f6:	431a      	orrs	r2, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006400:	ea42 0103 	orr.w	r1, r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006408:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	0c1b      	lsrs	r3, r3, #16
 800641a:	f003 0104 	and.w	r1, r3, #4
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006422:	f003 0210 	and.w	r2, r3, #16
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	430a      	orrs	r2, r1
 800642c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69da      	ldr	r2, [r3, #28]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800643c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3708      	adds	r7, #8
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006456:	b580      	push	{r7, lr}
 8006458:	b088      	sub	sp, #32
 800645a:	af00      	add	r7, sp, #0
 800645c:	60f8      	str	r0, [r7, #12]
 800645e:	60b9      	str	r1, [r7, #8]
 8006460:	603b      	str	r3, [r7, #0]
 8006462:	4613      	mov	r3, r2
 8006464:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006466:	2300      	movs	r3, #0
 8006468:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006470:	2b01      	cmp	r3, #1
 8006472:	d101      	bne.n	8006478 <HAL_SPI_Transmit+0x22>
 8006474:	2302      	movs	r3, #2
 8006476:	e126      	b.n	80066c6 <HAL_SPI_Transmit+0x270>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006480:	f7fd f820 	bl	80034c4 <HAL_GetTick>
 8006484:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006486:	88fb      	ldrh	r3, [r7, #6]
 8006488:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b01      	cmp	r3, #1
 8006494:	d002      	beq.n	800649c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006496:	2302      	movs	r3, #2
 8006498:	77fb      	strb	r3, [r7, #31]
    goto error;
 800649a:	e10b      	b.n	80066b4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <HAL_SPI_Transmit+0x52>
 80064a2:	88fb      	ldrh	r3, [r7, #6]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d102      	bne.n	80064ae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80064ac:	e102      	b.n	80066b4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2203      	movs	r2, #3
 80064b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	68ba      	ldr	r2, [r7, #8]
 80064c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	88fa      	ldrh	r2, [r7, #6]
 80064c6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	88fa      	ldrh	r2, [r7, #6]
 80064cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064f4:	d10f      	bne.n	8006516 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006504:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006514:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006520:	2b40      	cmp	r3, #64	; 0x40
 8006522:	d007      	beq.n	8006534 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006532:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800653c:	d14b      	bne.n	80065d6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <HAL_SPI_Transmit+0xf6>
 8006546:	8afb      	ldrh	r3, [r7, #22]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d13e      	bne.n	80065ca <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006550:	881a      	ldrh	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655c:	1c9a      	adds	r2, r3, #2
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006566:	b29b      	uxth	r3, r3
 8006568:	3b01      	subs	r3, #1
 800656a:	b29a      	uxth	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006570:	e02b      	b.n	80065ca <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b02      	cmp	r3, #2
 800657e:	d112      	bne.n	80065a6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006584:	881a      	ldrh	r2, [r3, #0]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006590:	1c9a      	adds	r2, r3, #2
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800659a:	b29b      	uxth	r3, r3
 800659c:	3b01      	subs	r3, #1
 800659e:	b29a      	uxth	r2, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80065a4:	e011      	b.n	80065ca <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065a6:	f7fc ff8d 	bl	80034c4 <HAL_GetTick>
 80065aa:	4602      	mov	r2, r0
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	1ad3      	subs	r3, r2, r3
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d803      	bhi.n	80065be <HAL_SPI_Transmit+0x168>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065bc:	d102      	bne.n	80065c4 <HAL_SPI_Transmit+0x16e>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d102      	bne.n	80065ca <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80065c8:	e074      	b.n	80066b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1ce      	bne.n	8006572 <HAL_SPI_Transmit+0x11c>
 80065d4:	e04c      	b.n	8006670 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d002      	beq.n	80065e4 <HAL_SPI_Transmit+0x18e>
 80065de:	8afb      	ldrh	r3, [r7, #22]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d140      	bne.n	8006666 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	330c      	adds	r3, #12
 80065ee:	7812      	ldrb	r2, [r2, #0]
 80065f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f6:	1c5a      	adds	r2, r3, #1
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006600:	b29b      	uxth	r3, r3
 8006602:	3b01      	subs	r3, #1
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800660a:	e02c      	b.n	8006666 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b02      	cmp	r3, #2
 8006618:	d113      	bne.n	8006642 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	330c      	adds	r3, #12
 8006624:	7812      	ldrb	r2, [r2, #0]
 8006626:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006636:	b29b      	uxth	r3, r3
 8006638:	3b01      	subs	r3, #1
 800663a:	b29a      	uxth	r2, r3
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006640:	e011      	b.n	8006666 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006642:	f7fc ff3f 	bl	80034c4 <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	683a      	ldr	r2, [r7, #0]
 800664e:	429a      	cmp	r2, r3
 8006650:	d803      	bhi.n	800665a <HAL_SPI_Transmit+0x204>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006658:	d102      	bne.n	8006660 <HAL_SPI_Transmit+0x20a>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d102      	bne.n	8006666 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006664:	e026      	b.n	80066b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800666a:	b29b      	uxth	r3, r3
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1cd      	bne.n	800660c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006670:	69ba      	ldr	r2, [r7, #24]
 8006672:	6839      	ldr	r1, [r7, #0]
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f000 fbcb 	bl	8006e10 <SPI_EndRxTxTransaction>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d002      	beq.n	8006686 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2220      	movs	r2, #32
 8006684:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10a      	bne.n	80066a4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800668e:	2300      	movs	r3, #0
 8006690:	613b      	str	r3, [r7, #16]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	613b      	str	r3, [r7, #16]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	613b      	str	r3, [r7, #16]
 80066a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d002      	beq.n	80066b2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	77fb      	strb	r3, [r7, #31]
 80066b0:	e000      	b.n	80066b4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80066b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80066c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3720      	adds	r7, #32
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b088      	sub	sp, #32
 80066d2:	af02      	add	r7, sp, #8
 80066d4:	60f8      	str	r0, [r7, #12]
 80066d6:	60b9      	str	r1, [r7, #8]
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	4613      	mov	r3, r2
 80066dc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066ea:	d112      	bne.n	8006712 <HAL_SPI_Receive+0x44>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10e      	bne.n	8006712 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2204      	movs	r2, #4
 80066f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80066fc:	88fa      	ldrh	r2, [r7, #6]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	4613      	mov	r3, r2
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	68b9      	ldr	r1, [r7, #8]
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f000 f8f1 	bl	80068f0 <HAL_SPI_TransmitReceive>
 800670e:	4603      	mov	r3, r0
 8006710:	e0ea      	b.n	80068e8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006718:	2b01      	cmp	r3, #1
 800671a:	d101      	bne.n	8006720 <HAL_SPI_Receive+0x52>
 800671c:	2302      	movs	r3, #2
 800671e:	e0e3      	b.n	80068e8 <HAL_SPI_Receive+0x21a>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006728:	f7fc fecc 	bl	80034c4 <HAL_GetTick>
 800672c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b01      	cmp	r3, #1
 8006738:	d002      	beq.n	8006740 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800673a:	2302      	movs	r3, #2
 800673c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800673e:	e0ca      	b.n	80068d6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d002      	beq.n	800674c <HAL_SPI_Receive+0x7e>
 8006746:	88fb      	ldrh	r3, [r7, #6]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d102      	bne.n	8006752 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006750:	e0c1      	b.n	80068d6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2204      	movs	r2, #4
 8006756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	68ba      	ldr	r2, [r7, #8]
 8006764:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	88fa      	ldrh	r2, [r7, #6]
 800676a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	88fa      	ldrh	r2, [r7, #6]
 8006770:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006798:	d10f      	bne.n	80067ba <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80067b8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c4:	2b40      	cmp	r3, #64	; 0x40
 80067c6:	d007      	beq.n	80067d8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067d6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d162      	bne.n	80068a6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80067e0:	e02e      	b.n	8006840 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f003 0301 	and.w	r3, r3, #1
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d115      	bne.n	800681c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f103 020c 	add.w	r2, r3, #12
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067fc:	7812      	ldrb	r2, [r2, #0]
 80067fe:	b2d2      	uxtb	r2, r2
 8006800:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006806:	1c5a      	adds	r2, r3, #1
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006810:	b29b      	uxth	r3, r3
 8006812:	3b01      	subs	r3, #1
 8006814:	b29a      	uxth	r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	87da      	strh	r2, [r3, #62]	; 0x3e
 800681a:	e011      	b.n	8006840 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800681c:	f7fc fe52 	bl	80034c4 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	429a      	cmp	r2, r3
 800682a:	d803      	bhi.n	8006834 <HAL_SPI_Receive+0x166>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006832:	d102      	bne.n	800683a <HAL_SPI_Receive+0x16c>
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d102      	bne.n	8006840 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800683e:	e04a      	b.n	80068d6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006844:	b29b      	uxth	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1cb      	bne.n	80067e2 <HAL_SPI_Receive+0x114>
 800684a:	e031      	b.n	80068b0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 0301 	and.w	r3, r3, #1
 8006856:	2b01      	cmp	r3, #1
 8006858:	d113      	bne.n	8006882 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006864:	b292      	uxth	r2, r2
 8006866:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686c:	1c9a      	adds	r2, r3, #2
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006876:	b29b      	uxth	r3, r3
 8006878:	3b01      	subs	r3, #1
 800687a:	b29a      	uxth	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006880:	e011      	b.n	80068a6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006882:	f7fc fe1f 	bl	80034c4 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d803      	bhi.n	800689a <HAL_SPI_Receive+0x1cc>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d102      	bne.n	80068a0 <HAL_SPI_Receive+0x1d2>
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d102      	bne.n	80068a6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80068a4:	e017      	b.n	80068d6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1cd      	bne.n	800684c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	6839      	ldr	r1, [r7, #0]
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f000 fa45 	bl	8006d44 <SPI_EndRxTransaction>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2220      	movs	r2, #32
 80068c4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	75fb      	strb	r3, [r7, #23]
 80068d2:	e000      	b.n	80068d6 <HAL_SPI_Receive+0x208>
  }

error :
 80068d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08c      	sub	sp, #48	; 0x30
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
 80068fc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068fe:	2301      	movs	r3, #1
 8006900:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006902:	2300      	movs	r3, #0
 8006904:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800690e:	2b01      	cmp	r3, #1
 8006910:	d101      	bne.n	8006916 <HAL_SPI_TransmitReceive+0x26>
 8006912:	2302      	movs	r3, #2
 8006914:	e18a      	b.n	8006c2c <HAL_SPI_TransmitReceive+0x33c>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800691e:	f7fc fdd1 	bl	80034c4 <HAL_GetTick>
 8006922:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800692a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006934:	887b      	ldrh	r3, [r7, #2]
 8006936:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006938:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800693c:	2b01      	cmp	r3, #1
 800693e:	d00f      	beq.n	8006960 <HAL_SPI_TransmitReceive+0x70>
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006946:	d107      	bne.n	8006958 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d103      	bne.n	8006958 <HAL_SPI_TransmitReceive+0x68>
 8006950:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006954:	2b04      	cmp	r3, #4
 8006956:	d003      	beq.n	8006960 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006958:	2302      	movs	r3, #2
 800695a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800695e:	e15b      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d005      	beq.n	8006972 <HAL_SPI_TransmitReceive+0x82>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d002      	beq.n	8006972 <HAL_SPI_TransmitReceive+0x82>
 800696c:	887b      	ldrh	r3, [r7, #2]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d103      	bne.n	800697a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006978:	e14e      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b04      	cmp	r3, #4
 8006984:	d003      	beq.n	800698e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2205      	movs	r2, #5
 800698a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	887a      	ldrh	r2, [r7, #2]
 800699e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	887a      	ldrh	r2, [r7, #2]
 80069a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	887a      	ldrh	r2, [r7, #2]
 80069b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	887a      	ldrh	r2, [r7, #2]
 80069b6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ce:	2b40      	cmp	r3, #64	; 0x40
 80069d0:	d007      	beq.n	80069e2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069ea:	d178      	bne.n	8006ade <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d002      	beq.n	80069fa <HAL_SPI_TransmitReceive+0x10a>
 80069f4:	8b7b      	ldrh	r3, [r7, #26]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d166      	bne.n	8006ac8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fe:	881a      	ldrh	r2, [r3, #0]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0a:	1c9a      	adds	r2, r3, #2
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	3b01      	subs	r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a1e:	e053      	b.n	8006ac8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d11b      	bne.n	8006a66 <HAL_SPI_TransmitReceive+0x176>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d016      	beq.n	8006a66 <HAL_SPI_TransmitReceive+0x176>
 8006a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d113      	bne.n	8006a66 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a42:	881a      	ldrh	r2, [r3, #0]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a4e:	1c9a      	adds	r2, r3, #2
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d119      	bne.n	8006aa8 <HAL_SPI_TransmitReceive+0x1b8>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d014      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a88:	b292      	uxth	r2, r2
 8006a8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a90:	1c9a      	adds	r2, r3, #2
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	b29a      	uxth	r2, r3
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006aa8:	f7fc fd0c 	bl	80034c4 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d807      	bhi.n	8006ac8 <HAL_SPI_TransmitReceive+0x1d8>
 8006ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006abe:	d003      	beq.n	8006ac8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ac6:	e0a7      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1a6      	bne.n	8006a20 <HAL_SPI_TransmitReceive+0x130>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1a1      	bne.n	8006a20 <HAL_SPI_TransmitReceive+0x130>
 8006adc:	e07c      	b.n	8006bd8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d002      	beq.n	8006aec <HAL_SPI_TransmitReceive+0x1fc>
 8006ae6:	8b7b      	ldrh	r3, [r7, #26]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d16b      	bne.n	8006bc4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	330c      	adds	r3, #12
 8006af6:	7812      	ldrb	r2, [r2, #0]
 8006af8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b12:	e057      	b.n	8006bc4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f003 0302 	and.w	r3, r3, #2
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d11c      	bne.n	8006b5c <HAL_SPI_TransmitReceive+0x26c>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d017      	beq.n	8006b5c <HAL_SPI_TransmitReceive+0x26c>
 8006b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d114      	bne.n	8006b5c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	330c      	adds	r3, #12
 8006b3c:	7812      	ldrb	r2, [r2, #0]
 8006b3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b44:	1c5a      	adds	r2, r3, #1
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	3b01      	subs	r3, #1
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d119      	bne.n	8006b9e <HAL_SPI_TransmitReceive+0x2ae>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d014      	beq.n	8006b9e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7e:	b2d2      	uxtb	r2, r2
 8006b80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b86:	1c5a      	adds	r2, r3, #1
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	3b01      	subs	r3, #1
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b9e:	f7fc fc91 	bl	80034c4 <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d803      	bhi.n	8006bb6 <HAL_SPI_TransmitReceive+0x2c6>
 8006bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb4:	d102      	bne.n	8006bbc <HAL_SPI_TransmitReceive+0x2cc>
 8006bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d103      	bne.n	8006bc4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006bc2:	e029      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1a2      	bne.n	8006b14 <HAL_SPI_TransmitReceive+0x224>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d19d      	bne.n	8006b14 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 f917 	bl	8006e10 <SPI_EndRxTxTransaction>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d006      	beq.n	8006bf6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2220      	movs	r2, #32
 8006bf2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006bf4:	e010      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10b      	bne.n	8006c16 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bfe:	2300      	movs	r3, #0
 8006c00:	617b      	str	r3, [r7, #20]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	617b      	str	r3, [r7, #20]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	617b      	str	r3, [r7, #20]
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	e000      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006c16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3730      	adds	r7, #48	; 0x30
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b088      	sub	sp, #32
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	4613      	mov	r3, r2
 8006c42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c44:	f7fc fc3e 	bl	80034c4 <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c4c:	1a9b      	subs	r3, r3, r2
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	4413      	add	r3, r2
 8006c52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c54:	f7fc fc36 	bl	80034c4 <HAL_GetTick>
 8006c58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c5a:	4b39      	ldr	r3, [pc, #228]	; (8006d40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	015b      	lsls	r3, r3, #5
 8006c60:	0d1b      	lsrs	r3, r3, #20
 8006c62:	69fa      	ldr	r2, [r7, #28]
 8006c64:	fb02 f303 	mul.w	r3, r2, r3
 8006c68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c6a:	e054      	b.n	8006d16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c72:	d050      	beq.n	8006d16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c74:	f7fc fc26 	bl	80034c4 <HAL_GetTick>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d902      	bls.n	8006c8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d13d      	bne.n	8006d06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ca2:	d111      	bne.n	8006cc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cac:	d004      	beq.n	8006cb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cb6:	d107      	bne.n	8006cc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ccc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cd0:	d10f      	bne.n	8006cf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ce0:	601a      	str	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e017      	b.n	8006d36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689a      	ldr	r2, [r3, #8]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	4013      	ands	r3, r2
 8006d20:	68ba      	ldr	r2, [r7, #8]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	bf0c      	ite	eq
 8006d26:	2301      	moveq	r3, #1
 8006d28:	2300      	movne	r3, #0
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	79fb      	ldrb	r3, [r7, #7]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d19b      	bne.n	8006c6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3720      	adds	r7, #32
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20000020 	.word	0x20000020

08006d44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af02      	add	r7, sp, #8
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d58:	d111      	bne.n	8006d7e <SPI_EndRxTransaction+0x3a>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d62:	d004      	beq.n	8006d6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d6c:	d107      	bne.n	8006d7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d86:	d12a      	bne.n	8006dde <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d90:	d012      	beq.n	8006db8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	2180      	movs	r1, #128	; 0x80
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f7ff ff49 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d02d      	beq.n	8006e04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dac:	f043 0220 	orr.w	r2, r3, #32
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006db4:	2303      	movs	r3, #3
 8006db6:	e026      	b.n	8006e06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f7ff ff36 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d01a      	beq.n	8006e04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd2:	f043 0220 	orr.w	r2, r3, #32
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e013      	b.n	8006e06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	9300      	str	r3, [sp, #0]
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	2200      	movs	r2, #0
 8006de6:	2101      	movs	r1, #1
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	f7ff ff23 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d007      	beq.n	8006e04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006df8:	f043 0220 	orr.w	r2, r3, #32
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e000      	b.n	8006e06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
	...

08006e10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b088      	sub	sp, #32
 8006e14:	af02      	add	r7, sp, #8
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006e1c:	4b1b      	ldr	r3, [pc, #108]	; (8006e8c <SPI_EndRxTxTransaction+0x7c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1b      	ldr	r2, [pc, #108]	; (8006e90 <SPI_EndRxTxTransaction+0x80>)
 8006e22:	fba2 2303 	umull	r2, r3, r2, r3
 8006e26:	0d5b      	lsrs	r3, r3, #21
 8006e28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e2c:	fb02 f303 	mul.w	r3, r2, r3
 8006e30:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e3a:	d112      	bne.n	8006e62 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	2200      	movs	r2, #0
 8006e44:	2180      	movs	r1, #128	; 0x80
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f7ff fef4 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d016      	beq.n	8006e80 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e56:	f043 0220 	orr.w	r2, r3, #32
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e00f      	b.n	8006e82 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d00a      	beq.n	8006e7e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e78:	2b80      	cmp	r3, #128	; 0x80
 8006e7a:	d0f2      	beq.n	8006e62 <SPI_EndRxTxTransaction+0x52>
 8006e7c:	e000      	b.n	8006e80 <SPI_EndRxTxTransaction+0x70>
        break;
 8006e7e:	bf00      	nop
  }

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3718      	adds	r7, #24
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	20000020 	.word	0x20000020
 8006e90:	165e9f81 	.word	0x165e9f81

08006e94 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b084      	sub	sp, #16
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e034      	b.n	8006f14 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d106      	bne.n	8006ec4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f7fa fa80 	bl	80013c4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	3308      	adds	r3, #8
 8006ecc:	4619      	mov	r1, r3
 8006ece:	4610      	mov	r0, r2
 8006ed0:	f002 f828 	bl	8008f24 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6818      	ldr	r0, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	461a      	mov	r2, r3
 8006ede:	68b9      	ldr	r1, [r7, #8]
 8006ee0:	f002 f872 	bl	8008fc8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6858      	ldr	r0, [r3, #4]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	689a      	ldr	r2, [r3, #8]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ef0:	6879      	ldr	r1, [r7, #4]
 8006ef2:	f002 f8a7 	bl	8009044 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	6892      	ldr	r2, [r2, #8]
 8006efe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	6892      	ldr	r2, [r2, #8]
 8006f0a:	f041 0101 	orr.w	r1, r1, #1
 8006f0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e041      	b.n	8006fb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d106      	bne.n	8006f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7fc f87e 	bl	8003044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	3304      	adds	r3, #4
 8006f58:	4619      	mov	r1, r3
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	f000 fc7a 	bl	8007854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3708      	adds	r7, #8
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
	...

08006fbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d001      	beq.n	8006fd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e04e      	b.n	8007072 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0201 	orr.w	r2, r2, #1
 8006fea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a23      	ldr	r2, [pc, #140]	; (8007080 <HAL_TIM_Base_Start_IT+0xc4>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d022      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ffe:	d01d      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a1f      	ldr	r2, [pc, #124]	; (8007084 <HAL_TIM_Base_Start_IT+0xc8>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d018      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a1e      	ldr	r2, [pc, #120]	; (8007088 <HAL_TIM_Base_Start_IT+0xcc>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d013      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a1c      	ldr	r2, [pc, #112]	; (800708c <HAL_TIM_Base_Start_IT+0xd0>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d00e      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a1b      	ldr	r2, [pc, #108]	; (8007090 <HAL_TIM_Base_Start_IT+0xd4>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d009      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a19      	ldr	r2, [pc, #100]	; (8007094 <HAL_TIM_Base_Start_IT+0xd8>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d004      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x80>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a18      	ldr	r2, [pc, #96]	; (8007098 <HAL_TIM_Base_Start_IT+0xdc>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d111      	bne.n	8007060 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	f003 0307 	and.w	r3, r3, #7
 8007046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2b06      	cmp	r3, #6
 800704c:	d010      	beq.n	8007070 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f042 0201 	orr.w	r2, r2, #1
 800705c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800705e:	e007      	b.n	8007070 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f042 0201 	orr.w	r2, r2, #1
 800706e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	40010000 	.word	0x40010000
 8007084:	40000400 	.word	0x40000400
 8007088:	40000800 	.word	0x40000800
 800708c:	40000c00 	.word	0x40000c00
 8007090:	40010400 	.word	0x40010400
 8007094:	40014000 	.word	0x40014000
 8007098:	40001800 	.word	0x40001800

0800709c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d101      	bne.n	80070ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e041      	b.n	8007132 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d106      	bne.n	80070c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f839 	bl	800713a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	3304      	adds	r3, #4
 80070d8:	4619      	mov	r1, r3
 80070da:	4610      	mov	r0, r2
 80070dc:	f000 fbba 	bl	8007854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3708      	adds	r7, #8
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800713a:	b480      	push	{r7}
 800713c:	b083      	sub	sp, #12
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007142:	bf00      	nop
 8007144:	370c      	adds	r7, #12
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
	...

08007150 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d109      	bne.n	8007174 <HAL_TIM_PWM_Start+0x24>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007166:	b2db      	uxtb	r3, r3
 8007168:	2b01      	cmp	r3, #1
 800716a:	bf14      	ite	ne
 800716c:	2301      	movne	r3, #1
 800716e:	2300      	moveq	r3, #0
 8007170:	b2db      	uxtb	r3, r3
 8007172:	e022      	b.n	80071ba <HAL_TIM_PWM_Start+0x6a>
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	2b04      	cmp	r3, #4
 8007178:	d109      	bne.n	800718e <HAL_TIM_PWM_Start+0x3e>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b01      	cmp	r3, #1
 8007184:	bf14      	ite	ne
 8007186:	2301      	movne	r3, #1
 8007188:	2300      	moveq	r3, #0
 800718a:	b2db      	uxtb	r3, r3
 800718c:	e015      	b.n	80071ba <HAL_TIM_PWM_Start+0x6a>
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	2b08      	cmp	r3, #8
 8007192:	d109      	bne.n	80071a8 <HAL_TIM_PWM_Start+0x58>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800719a:	b2db      	uxtb	r3, r3
 800719c:	2b01      	cmp	r3, #1
 800719e:	bf14      	ite	ne
 80071a0:	2301      	movne	r3, #1
 80071a2:	2300      	moveq	r3, #0
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	e008      	b.n	80071ba <HAL_TIM_PWM_Start+0x6a>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	bf14      	ite	ne
 80071b4:	2301      	movne	r3, #1
 80071b6:	2300      	moveq	r3, #0
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e07c      	b.n	80072bc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d104      	bne.n	80071d2 <HAL_TIM_PWM_Start+0x82>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071d0:	e013      	b.n	80071fa <HAL_TIM_PWM_Start+0xaa>
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b04      	cmp	r3, #4
 80071d6:	d104      	bne.n	80071e2 <HAL_TIM_PWM_Start+0x92>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071e0:	e00b      	b.n	80071fa <HAL_TIM_PWM_Start+0xaa>
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	2b08      	cmp	r3, #8
 80071e6:	d104      	bne.n	80071f2 <HAL_TIM_PWM_Start+0xa2>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071f0:	e003      	b.n	80071fa <HAL_TIM_PWM_Start+0xaa>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2201      	movs	r2, #1
 8007200:	6839      	ldr	r1, [r7, #0]
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fe10 	bl	8007e28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a2d      	ldr	r2, [pc, #180]	; (80072c4 <HAL_TIM_PWM_Start+0x174>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d004      	beq.n	800721c <HAL_TIM_PWM_Start+0xcc>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a2c      	ldr	r2, [pc, #176]	; (80072c8 <HAL_TIM_PWM_Start+0x178>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d101      	bne.n	8007220 <HAL_TIM_PWM_Start+0xd0>
 800721c:	2301      	movs	r3, #1
 800721e:	e000      	b.n	8007222 <HAL_TIM_PWM_Start+0xd2>
 8007220:	2300      	movs	r3, #0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d007      	beq.n	8007236 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007234:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a22      	ldr	r2, [pc, #136]	; (80072c4 <HAL_TIM_PWM_Start+0x174>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d022      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007248:	d01d      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a1f      	ldr	r2, [pc, #124]	; (80072cc <HAL_TIM_PWM_Start+0x17c>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d018      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a1d      	ldr	r2, [pc, #116]	; (80072d0 <HAL_TIM_PWM_Start+0x180>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d013      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a1c      	ldr	r2, [pc, #112]	; (80072d4 <HAL_TIM_PWM_Start+0x184>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d00e      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a16      	ldr	r2, [pc, #88]	; (80072c8 <HAL_TIM_PWM_Start+0x178>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d009      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a18      	ldr	r2, [pc, #96]	; (80072d8 <HAL_TIM_PWM_Start+0x188>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d004      	beq.n	8007286 <HAL_TIM_PWM_Start+0x136>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a16      	ldr	r2, [pc, #88]	; (80072dc <HAL_TIM_PWM_Start+0x18c>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d111      	bne.n	80072aa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f003 0307 	and.w	r3, r3, #7
 8007290:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b06      	cmp	r3, #6
 8007296:	d010      	beq.n	80072ba <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0201 	orr.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072a8:	e007      	b.n	80072ba <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f042 0201 	orr.w	r2, r2, #1
 80072b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	40010000 	.word	0x40010000
 80072c8:	40010400 	.word	0x40010400
 80072cc:	40000400 	.word	0x40000400
 80072d0:	40000800 	.word	0x40000800
 80072d4:	40000c00 	.word	0x40000c00
 80072d8:	40014000 	.word	0x40014000
 80072dc:	40001800 	.word	0x40001800

080072e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d122      	bne.n	800733c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b02      	cmp	r3, #2
 8007302:	d11b      	bne.n	800733c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f06f 0202 	mvn.w	r2, #2
 800730c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2201      	movs	r2, #1
 8007312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	f003 0303 	and.w	r3, r3, #3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d003      	beq.n	800732a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 fa77 	bl	8007816 <HAL_TIM_IC_CaptureCallback>
 8007328:	e005      	b.n	8007336 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 fa69 	bl	8007802 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 fa7a 	bl	800782a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	f003 0304 	and.w	r3, r3, #4
 8007346:	2b04      	cmp	r3, #4
 8007348:	d122      	bne.n	8007390 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	f003 0304 	and.w	r3, r3, #4
 8007354:	2b04      	cmp	r3, #4
 8007356:	d11b      	bne.n	8007390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f06f 0204 	mvn.w	r2, #4
 8007360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2202      	movs	r2, #2
 8007366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 fa4d 	bl	8007816 <HAL_TIM_IC_CaptureCallback>
 800737c:	e005      	b.n	800738a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 fa3f 	bl	8007802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 fa50 	bl	800782a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	f003 0308 	and.w	r3, r3, #8
 800739a:	2b08      	cmp	r3, #8
 800739c:	d122      	bne.n	80073e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f003 0308 	and.w	r3, r3, #8
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	d11b      	bne.n	80073e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f06f 0208 	mvn.w	r2, #8
 80073b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2204      	movs	r2, #4
 80073ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	69db      	ldr	r3, [r3, #28]
 80073c2:	f003 0303 	and.w	r3, r3, #3
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d003      	beq.n	80073d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 fa23 	bl	8007816 <HAL_TIM_IC_CaptureCallback>
 80073d0:	e005      	b.n	80073de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 fa15 	bl	8007802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 fa26 	bl	800782a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	f003 0310 	and.w	r3, r3, #16
 80073ee:	2b10      	cmp	r3, #16
 80073f0:	d122      	bne.n	8007438 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	f003 0310 	and.w	r3, r3, #16
 80073fc:	2b10      	cmp	r3, #16
 80073fe:	d11b      	bne.n	8007438 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f06f 0210 	mvn.w	r2, #16
 8007408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2208      	movs	r2, #8
 800740e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	69db      	ldr	r3, [r3, #28]
 8007416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f9f9 	bl	8007816 <HAL_TIM_IC_CaptureCallback>
 8007424:	e005      	b.n	8007432 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f9eb 	bl	8007802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 f9fc 	bl	800782a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	691b      	ldr	r3, [r3, #16]
 800743e:	f003 0301 	and.w	r3, r3, #1
 8007442:	2b01      	cmp	r3, #1
 8007444:	d10e      	bne.n	8007464 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	f003 0301 	and.w	r3, r3, #1
 8007450:	2b01      	cmp	r3, #1
 8007452:	d107      	bne.n	8007464 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f06f 0201 	mvn.w	r2, #1
 800745c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f7fb faca 	bl	80029f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800746e:	2b80      	cmp	r3, #128	; 0x80
 8007470:	d10e      	bne.n	8007490 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800747c:	2b80      	cmp	r3, #128	; 0x80
 800747e:	d107      	bne.n	8007490 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fd78 	bl	8007f80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749a:	2b40      	cmp	r3, #64	; 0x40
 800749c:	d10e      	bne.n	80074bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074a8:	2b40      	cmp	r3, #64	; 0x40
 80074aa:	d107      	bne.n	80074bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80074b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f9c1 	bl	800783e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f003 0320 	and.w	r3, r3, #32
 80074c6:	2b20      	cmp	r3, #32
 80074c8:	d10e      	bne.n	80074e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	f003 0320 	and.w	r3, r3, #32
 80074d4:	2b20      	cmp	r3, #32
 80074d6:	d107      	bne.n	80074e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0220 	mvn.w	r2, #32
 80074e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fd42 	bl	8007f6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074e8:	bf00      	nop
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007506:	2b01      	cmp	r3, #1
 8007508:	d101      	bne.n	800750e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800750a:	2302      	movs	r3, #2
 800750c:	e0ae      	b.n	800766c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2201      	movs	r2, #1
 8007512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b0c      	cmp	r3, #12
 800751a:	f200 809f 	bhi.w	800765c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800751e:	a201      	add	r2, pc, #4	; (adr r2, 8007524 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007524:	08007559 	.word	0x08007559
 8007528:	0800765d 	.word	0x0800765d
 800752c:	0800765d 	.word	0x0800765d
 8007530:	0800765d 	.word	0x0800765d
 8007534:	08007599 	.word	0x08007599
 8007538:	0800765d 	.word	0x0800765d
 800753c:	0800765d 	.word	0x0800765d
 8007540:	0800765d 	.word	0x0800765d
 8007544:	080075db 	.word	0x080075db
 8007548:	0800765d 	.word	0x0800765d
 800754c:	0800765d 	.word	0x0800765d
 8007550:	0800765d 	.word	0x0800765d
 8007554:	0800761b 	.word	0x0800761b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68b9      	ldr	r1, [r7, #8]
 800755e:	4618      	mov	r0, r3
 8007560:	f000 fa18 	bl	8007994 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	699a      	ldr	r2, [r3, #24]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f042 0208 	orr.w	r2, r2, #8
 8007572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	699a      	ldr	r2, [r3, #24]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0204 	bic.w	r2, r2, #4
 8007582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6999      	ldr	r1, [r3, #24]
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	691a      	ldr	r2, [r3, #16]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	619a      	str	r2, [r3, #24]
      break;
 8007596:	e064      	b.n	8007662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68b9      	ldr	r1, [r7, #8]
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 fa68 	bl	8007a74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	699a      	ldr	r2, [r3, #24]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	699a      	ldr	r2, [r3, #24]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	6999      	ldr	r1, [r3, #24]
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	021a      	lsls	r2, r3, #8
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	430a      	orrs	r2, r1
 80075d6:	619a      	str	r2, [r3, #24]
      break;
 80075d8:	e043      	b.n	8007662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68b9      	ldr	r1, [r7, #8]
 80075e0:	4618      	mov	r0, r3
 80075e2:	f000 fabd 	bl	8007b60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69da      	ldr	r2, [r3, #28]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0208 	orr.w	r2, r2, #8
 80075f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	69da      	ldr	r2, [r3, #28]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f022 0204 	bic.w	r2, r2, #4
 8007604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	69d9      	ldr	r1, [r3, #28]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	691a      	ldr	r2, [r3, #16]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	430a      	orrs	r2, r1
 8007616:	61da      	str	r2, [r3, #28]
      break;
 8007618:	e023      	b.n	8007662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68b9      	ldr	r1, [r7, #8]
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fb11 	bl	8007c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69da      	ldr	r2, [r3, #28]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69da      	ldr	r2, [r3, #28]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	69d9      	ldr	r1, [r3, #28]
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	021a      	lsls	r2, r3, #8
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	430a      	orrs	r2, r1
 8007658:	61da      	str	r2, [r3, #28]
      break;
 800765a:	e002      	b.n	8007662 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	75fb      	strb	r3, [r7, #23]
      break;
 8007660:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800766a:	7dfb      	ldrb	r3, [r7, #23]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3718      	adds	r7, #24
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800767e:	2300      	movs	r3, #0
 8007680:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007688:	2b01      	cmp	r3, #1
 800768a:	d101      	bne.n	8007690 <HAL_TIM_ConfigClockSource+0x1c>
 800768c:	2302      	movs	r3, #2
 800768e:	e0b4      	b.n	80077fa <HAL_TIM_ConfigClockSource+0x186>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2202      	movs	r2, #2
 800769c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80076ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076c8:	d03e      	beq.n	8007748 <HAL_TIM_ConfigClockSource+0xd4>
 80076ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ce:	f200 8087 	bhi.w	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 80076d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076d6:	f000 8086 	beq.w	80077e6 <HAL_TIM_ConfigClockSource+0x172>
 80076da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076de:	d87f      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 80076e0:	2b70      	cmp	r3, #112	; 0x70
 80076e2:	d01a      	beq.n	800771a <HAL_TIM_ConfigClockSource+0xa6>
 80076e4:	2b70      	cmp	r3, #112	; 0x70
 80076e6:	d87b      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 80076e8:	2b60      	cmp	r3, #96	; 0x60
 80076ea:	d050      	beq.n	800778e <HAL_TIM_ConfigClockSource+0x11a>
 80076ec:	2b60      	cmp	r3, #96	; 0x60
 80076ee:	d877      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 80076f0:	2b50      	cmp	r3, #80	; 0x50
 80076f2:	d03c      	beq.n	800776e <HAL_TIM_ConfigClockSource+0xfa>
 80076f4:	2b50      	cmp	r3, #80	; 0x50
 80076f6:	d873      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 80076f8:	2b40      	cmp	r3, #64	; 0x40
 80076fa:	d058      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x13a>
 80076fc:	2b40      	cmp	r3, #64	; 0x40
 80076fe:	d86f      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007700:	2b30      	cmp	r3, #48	; 0x30
 8007702:	d064      	beq.n	80077ce <HAL_TIM_ConfigClockSource+0x15a>
 8007704:	2b30      	cmp	r3, #48	; 0x30
 8007706:	d86b      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007708:	2b20      	cmp	r3, #32
 800770a:	d060      	beq.n	80077ce <HAL_TIM_ConfigClockSource+0x15a>
 800770c:	2b20      	cmp	r3, #32
 800770e:	d867      	bhi.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007710:	2b00      	cmp	r3, #0
 8007712:	d05c      	beq.n	80077ce <HAL_TIM_ConfigClockSource+0x15a>
 8007714:	2b10      	cmp	r3, #16
 8007716:	d05a      	beq.n	80077ce <HAL_TIM_ConfigClockSource+0x15a>
 8007718:	e062      	b.n	80077e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6818      	ldr	r0, [r3, #0]
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	6899      	ldr	r1, [r3, #8]
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	f000 fb5d 	bl	8007de8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800773c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	609a      	str	r2, [r3, #8]
      break;
 8007746:	e04f      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6818      	ldr	r0, [r3, #0]
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	6899      	ldr	r1, [r3, #8]
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	685a      	ldr	r2, [r3, #4]
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f000 fb46 	bl	8007de8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800776a:	609a      	str	r2, [r3, #8]
      break;
 800776c:	e03c      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6818      	ldr	r0, [r3, #0]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	6859      	ldr	r1, [r3, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	461a      	mov	r2, r3
 800777c:	f000 faba 	bl	8007cf4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2150      	movs	r1, #80	; 0x50
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fb13 	bl	8007db2 <TIM_ITRx_SetConfig>
      break;
 800778c:	e02c      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6818      	ldr	r0, [r3, #0]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	6859      	ldr	r1, [r3, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	461a      	mov	r2, r3
 800779c:	f000 fad9 	bl	8007d52 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2160      	movs	r1, #96	; 0x60
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fb03 	bl	8007db2 <TIM_ITRx_SetConfig>
      break;
 80077ac:	e01c      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6818      	ldr	r0, [r3, #0]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	6859      	ldr	r1, [r3, #4]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	461a      	mov	r2, r3
 80077bc:	f000 fa9a 	bl	8007cf4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2140      	movs	r1, #64	; 0x40
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 faf3 	bl	8007db2 <TIM_ITRx_SetConfig>
      break;
 80077cc:	e00c      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4619      	mov	r1, r3
 80077d8:	4610      	mov	r0, r2
 80077da:	f000 faea 	bl	8007db2 <TIM_ITRx_SetConfig>
      break;
 80077de:	e003      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	73fb      	strb	r3, [r7, #15]
      break;
 80077e4:	e000      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3710      	adds	r7, #16
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}

08007802 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007802:	b480      	push	{r7}
 8007804:	b083      	sub	sp, #12
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800780a:	bf00      	nop
 800780c:	370c      	adds	r7, #12
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr

08007816 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007816:	b480      	push	{r7}
 8007818:	b083      	sub	sp, #12
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800781e:	bf00      	nop
 8007820:	370c      	adds	r7, #12
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr

0800782a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800782a:	b480      	push	{r7}
 800782c:	b083      	sub	sp, #12
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007832:	bf00      	nop
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007846:	bf00      	nop
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
	...

08007854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a40      	ldr	r2, [pc, #256]	; (8007968 <TIM_Base_SetConfig+0x114>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d013      	beq.n	8007894 <TIM_Base_SetConfig+0x40>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007872:	d00f      	beq.n	8007894 <TIM_Base_SetConfig+0x40>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a3d      	ldr	r2, [pc, #244]	; (800796c <TIM_Base_SetConfig+0x118>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d00b      	beq.n	8007894 <TIM_Base_SetConfig+0x40>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a3c      	ldr	r2, [pc, #240]	; (8007970 <TIM_Base_SetConfig+0x11c>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d007      	beq.n	8007894 <TIM_Base_SetConfig+0x40>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a3b      	ldr	r2, [pc, #236]	; (8007974 <TIM_Base_SetConfig+0x120>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d003      	beq.n	8007894 <TIM_Base_SetConfig+0x40>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a3a      	ldr	r2, [pc, #232]	; (8007978 <TIM_Base_SetConfig+0x124>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d108      	bne.n	80078a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800789a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a2f      	ldr	r2, [pc, #188]	; (8007968 <TIM_Base_SetConfig+0x114>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d02b      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078b4:	d027      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4a2c      	ldr	r2, [pc, #176]	; (800796c <TIM_Base_SetConfig+0x118>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d023      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a2b      	ldr	r2, [pc, #172]	; (8007970 <TIM_Base_SetConfig+0x11c>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d01f      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	4a2a      	ldr	r2, [pc, #168]	; (8007974 <TIM_Base_SetConfig+0x120>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d01b      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a29      	ldr	r2, [pc, #164]	; (8007978 <TIM_Base_SetConfig+0x124>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d017      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a28      	ldr	r2, [pc, #160]	; (800797c <TIM_Base_SetConfig+0x128>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d013      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a27      	ldr	r2, [pc, #156]	; (8007980 <TIM_Base_SetConfig+0x12c>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d00f      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a26      	ldr	r2, [pc, #152]	; (8007984 <TIM_Base_SetConfig+0x130>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d00b      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a25      	ldr	r2, [pc, #148]	; (8007988 <TIM_Base_SetConfig+0x134>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d007      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a24      	ldr	r2, [pc, #144]	; (800798c <TIM_Base_SetConfig+0x138>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d003      	beq.n	8007906 <TIM_Base_SetConfig+0xb2>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a23      	ldr	r2, [pc, #140]	; (8007990 <TIM_Base_SetConfig+0x13c>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d108      	bne.n	8007918 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800790c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	4313      	orrs	r3, r2
 8007916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	689a      	ldr	r2, [r3, #8]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a0a      	ldr	r2, [pc, #40]	; (8007968 <TIM_Base_SetConfig+0x114>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d003      	beq.n	800794c <TIM_Base_SetConfig+0xf8>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a0c      	ldr	r2, [pc, #48]	; (8007978 <TIM_Base_SetConfig+0x124>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d103      	bne.n	8007954 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	691a      	ldr	r2, [r3, #16]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	615a      	str	r2, [r3, #20]
}
 800795a:	bf00      	nop
 800795c:	3714      	adds	r7, #20
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	40010000 	.word	0x40010000
 800796c:	40000400 	.word	0x40000400
 8007970:	40000800 	.word	0x40000800
 8007974:	40000c00 	.word	0x40000c00
 8007978:	40010400 	.word	0x40010400
 800797c:	40014000 	.word	0x40014000
 8007980:	40014400 	.word	0x40014400
 8007984:	40014800 	.word	0x40014800
 8007988:	40001800 	.word	0x40001800
 800798c:	40001c00 	.word	0x40001c00
 8007990:	40002000 	.word	0x40002000

08007994 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007994:	b480      	push	{r7}
 8007996:	b087      	sub	sp, #28
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	f023 0201 	bic.w	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f023 0303 	bic.w	r3, r3, #3
 80079ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f023 0302 	bic.w	r3, r3, #2
 80079dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	697a      	ldr	r2, [r7, #20]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a20      	ldr	r2, [pc, #128]	; (8007a6c <TIM_OC1_SetConfig+0xd8>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d003      	beq.n	80079f8 <TIM_OC1_SetConfig+0x64>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a1f      	ldr	r2, [pc, #124]	; (8007a70 <TIM_OC1_SetConfig+0xdc>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d10c      	bne.n	8007a12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	f023 0308 	bic.w	r3, r3, #8
 80079fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f023 0304 	bic.w	r3, r3, #4
 8007a10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a15      	ldr	r2, [pc, #84]	; (8007a6c <TIM_OC1_SetConfig+0xd8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d003      	beq.n	8007a22 <TIM_OC1_SetConfig+0x8e>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a14      	ldr	r2, [pc, #80]	; (8007a70 <TIM_OC1_SetConfig+0xdc>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d111      	bne.n	8007a46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	693a      	ldr	r2, [r7, #16]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	621a      	str	r2, [r3, #32]
}
 8007a60:	bf00      	nop
 8007a62:	371c      	adds	r7, #28
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr
 8007a6c:	40010000 	.word	0x40010000
 8007a70:	40010400 	.word	0x40010400

08007a74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	f023 0210 	bic.w	r2, r3, #16
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	699b      	ldr	r3, [r3, #24]
 8007a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	021b      	lsls	r3, r3, #8
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f023 0320 	bic.w	r3, r3, #32
 8007abe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	011b      	lsls	r3, r3, #4
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a22      	ldr	r2, [pc, #136]	; (8007b58 <TIM_OC2_SetConfig+0xe4>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d003      	beq.n	8007adc <TIM_OC2_SetConfig+0x68>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a21      	ldr	r2, [pc, #132]	; (8007b5c <TIM_OC2_SetConfig+0xe8>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d10d      	bne.n	8007af8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007af6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a17      	ldr	r2, [pc, #92]	; (8007b58 <TIM_OC2_SetConfig+0xe4>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d003      	beq.n	8007b08 <TIM_OC2_SetConfig+0x94>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a16      	ldr	r2, [pc, #88]	; (8007b5c <TIM_OC2_SetConfig+0xe8>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d113      	bne.n	8007b30 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	695b      	ldr	r3, [r3, #20]
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	693a      	ldr	r2, [r7, #16]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	621a      	str	r2, [r3, #32]
}
 8007b4a:	bf00      	nop
 8007b4c:	371c      	adds	r7, #28
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	40010000 	.word	0x40010000
 8007b5c:	40010400 	.word	0x40010400

08007b60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b087      	sub	sp, #28
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a1b      	ldr	r3, [r3, #32]
 8007b6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a1b      	ldr	r3, [r3, #32]
 8007b7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	69db      	ldr	r3, [r3, #28]
 8007b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f023 0303 	bic.w	r3, r3, #3
 8007b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	021b      	lsls	r3, r3, #8
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a21      	ldr	r2, [pc, #132]	; (8007c40 <TIM_OC3_SetConfig+0xe0>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d003      	beq.n	8007bc6 <TIM_OC3_SetConfig+0x66>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a20      	ldr	r2, [pc, #128]	; (8007c44 <TIM_OC3_SetConfig+0xe4>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d10d      	bne.n	8007be2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	021b      	lsls	r3, r3, #8
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007be0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a16      	ldr	r2, [pc, #88]	; (8007c40 <TIM_OC3_SetConfig+0xe0>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d003      	beq.n	8007bf2 <TIM_OC3_SetConfig+0x92>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a15      	ldr	r2, [pc, #84]	; (8007c44 <TIM_OC3_SetConfig+0xe4>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d113      	bne.n	8007c1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	695b      	ldr	r3, [r3, #20]
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	699b      	ldr	r3, [r3, #24]
 8007c12:	011b      	lsls	r3, r3, #4
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	621a      	str	r2, [r3, #32]
}
 8007c34:	bf00      	nop
 8007c36:	371c      	adds	r7, #28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr
 8007c40:	40010000 	.word	0x40010000
 8007c44:	40010400 	.word	0x40010400

08007c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b087      	sub	sp, #28
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	021b      	lsls	r3, r3, #8
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	031b      	lsls	r3, r3, #12
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a12      	ldr	r2, [pc, #72]	; (8007cec <TIM_OC4_SetConfig+0xa4>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d003      	beq.n	8007cb0 <TIM_OC4_SetConfig+0x68>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a11      	ldr	r2, [pc, #68]	; (8007cf0 <TIM_OC4_SetConfig+0xa8>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d109      	bne.n	8007cc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	019b      	lsls	r3, r3, #6
 8007cbe:	697a      	ldr	r2, [r7, #20]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	697a      	ldr	r2, [r7, #20]
 8007cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	685a      	ldr	r2, [r3, #4]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	621a      	str	r2, [r3, #32]
}
 8007cde:	bf00      	nop
 8007ce0:	371c      	adds	r7, #28
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40010000 	.word	0x40010000
 8007cf0:	40010400 	.word	0x40010400

08007cf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b087      	sub	sp, #28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6a1b      	ldr	r3, [r3, #32]
 8007d04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a1b      	ldr	r3, [r3, #32]
 8007d0a:	f023 0201 	bic.w	r2, r3, #1
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	011b      	lsls	r3, r3, #4
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	f023 030a 	bic.w	r3, r3, #10
 8007d30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d32:	697a      	ldr	r2, [r7, #20]
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	693a      	ldr	r2, [r7, #16]
 8007d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	697a      	ldr	r2, [r7, #20]
 8007d44:	621a      	str	r2, [r3, #32]
}
 8007d46:	bf00      	nop
 8007d48:	371c      	adds	r7, #28
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b087      	sub	sp, #28
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	60f8      	str	r0, [r7, #12]
 8007d5a:	60b9      	str	r1, [r7, #8]
 8007d5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	f023 0210 	bic.w	r2, r3, #16
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6a1b      	ldr	r3, [r3, #32]
 8007d74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	031b      	lsls	r3, r3, #12
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	011b      	lsls	r3, r3, #4
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	697a      	ldr	r2, [r7, #20]
 8007d9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	621a      	str	r2, [r3, #32]
}
 8007da6:	bf00      	nop
 8007da8:	371c      	adds	r7, #28
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b085      	sub	sp, #20
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
 8007dba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007dca:	683a      	ldr	r2, [r7, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	f043 0307 	orr.w	r3, r3, #7
 8007dd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	609a      	str	r2, [r3, #8]
}
 8007ddc:	bf00      	nop
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b087      	sub	sp, #28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	607a      	str	r2, [r7, #4]
 8007df4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	021a      	lsls	r2, r3, #8
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	431a      	orrs	r2, r3
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	609a      	str	r2, [r3, #8]
}
 8007e1c:	bf00      	nop
 8007e1e:	371c      	adds	r7, #28
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b087      	sub	sp, #28
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	f003 031f 	and.w	r3, r3, #31
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6a1a      	ldr	r2, [r3, #32]
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	43db      	mvns	r3, r3
 8007e4a:	401a      	ands	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6a1a      	ldr	r2, [r3, #32]
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	f003 031f 	and.w	r3, r3, #31
 8007e5a:	6879      	ldr	r1, [r7, #4]
 8007e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e60:	431a      	orrs	r2, r3
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	621a      	str	r2, [r3, #32]
}
 8007e66:	bf00      	nop
 8007e68:	371c      	adds	r7, #28
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
	...

08007e74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d101      	bne.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e88:	2302      	movs	r3, #2
 8007e8a:	e05a      	b.n	8007f42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2202      	movs	r2, #2
 8007e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a21      	ldr	r2, [pc, #132]	; (8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d022      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ed8:	d01d      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a1d      	ldr	r2, [pc, #116]	; (8007f54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d018      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a1b      	ldr	r2, [pc, #108]	; (8007f58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d013      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a1a      	ldr	r2, [pc, #104]	; (8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d00e      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a18      	ldr	r2, [pc, #96]	; (8007f60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d009      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a17      	ldr	r2, [pc, #92]	; (8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d004      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a15      	ldr	r2, [pc, #84]	; (8007f68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d10c      	bne.n	8007f30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	40010000 	.word	0x40010000
 8007f54:	40000400 	.word	0x40000400
 8007f58:	40000800 	.word	0x40000800
 8007f5c:	40000c00 	.word	0x40000c00
 8007f60:	40010400 	.word	0x40010400
 8007f64:	40014000 	.word	0x40014000
 8007f68:	40001800 	.word	0x40001800

08007f6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b082      	sub	sp, #8
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e03f      	b.n	8008026 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d106      	bne.n	8007fc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f7fb f964 	bl	8003288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2224      	movs	r2, #36	; 0x24
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68da      	ldr	r2, [r3, #12]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fddb 	bl	8008b94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	691a      	ldr	r2, [r3, #16]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007fec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	695a      	ldr	r2, [r3, #20]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ffc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	68da      	ldr	r2, [r3, #12]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800800c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2220      	movs	r2, #32
 8008018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2220      	movs	r2, #32
 8008020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b08a      	sub	sp, #40	; 0x28
 8008032:	af02      	add	r7, sp, #8
 8008034:	60f8      	str	r0, [r7, #12]
 8008036:	60b9      	str	r1, [r7, #8]
 8008038:	603b      	str	r3, [r7, #0]
 800803a:	4613      	mov	r3, r2
 800803c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800803e:	2300      	movs	r3, #0
 8008040:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008048:	b2db      	uxtb	r3, r3
 800804a:	2b20      	cmp	r3, #32
 800804c:	d17c      	bne.n	8008148 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d002      	beq.n	800805a <HAL_UART_Transmit+0x2c>
 8008054:	88fb      	ldrh	r3, [r7, #6]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e075      	b.n	800814a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008064:	2b01      	cmp	r3, #1
 8008066:	d101      	bne.n	800806c <HAL_UART_Transmit+0x3e>
 8008068:	2302      	movs	r3, #2
 800806a:	e06e      	b.n	800814a <HAL_UART_Transmit+0x11c>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2221      	movs	r2, #33	; 0x21
 800807e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008082:	f7fb fa1f 	bl	80034c4 <HAL_GetTick>
 8008086:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	88fa      	ldrh	r2, [r7, #6]
 800808c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	88fa      	ldrh	r2, [r7, #6]
 8008092:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800809c:	d108      	bne.n	80080b0 <HAL_UART_Transmit+0x82>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d104      	bne.n	80080b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80080a6:	2300      	movs	r3, #0
 80080a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	61bb      	str	r3, [r7, #24]
 80080ae:	e003      	b.n	80080b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080b4:	2300      	movs	r3, #0
 80080b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80080c0:	e02a      	b.n	8008118 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	2200      	movs	r2, #0
 80080ca:	2180      	movs	r1, #128	; 0x80
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f000 fb1f 	bl	8008710 <UART_WaitOnFlagUntilTimeout>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d001      	beq.n	80080dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e036      	b.n	800814a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80080dc:	69fb      	ldr	r3, [r7, #28]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d10b      	bne.n	80080fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	881b      	ldrh	r3, [r3, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	3302      	adds	r3, #2
 80080f6:	61bb      	str	r3, [r7, #24]
 80080f8:	e007      	b.n	800810a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	781a      	ldrb	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	3301      	adds	r3, #1
 8008108:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800810e:	b29b      	uxth	r3, r3
 8008110:	3b01      	subs	r3, #1
 8008112:	b29a      	uxth	r2, r3
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800811c:	b29b      	uxth	r3, r3
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1cf      	bne.n	80080c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	2200      	movs	r2, #0
 800812a:	2140      	movs	r1, #64	; 0x40
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f000 faef 	bl	8008710 <UART_WaitOnFlagUntilTimeout>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008138:	2303      	movs	r3, #3
 800813a:	e006      	b.n	800814a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2220      	movs	r2, #32
 8008140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	e000      	b.n	800814a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008148:	2302      	movs	r3, #2
  }
}
 800814a:	4618      	mov	r0, r3
 800814c:	3720      	adds	r7, #32
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	60f8      	str	r0, [r7, #12]
 800815a:	60b9      	str	r1, [r7, #8]
 800815c:	4613      	mov	r3, r2
 800815e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008166:	b2db      	uxtb	r3, r3
 8008168:	2b20      	cmp	r3, #32
 800816a:	d11d      	bne.n	80081a8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d002      	beq.n	8008178 <HAL_UART_Receive_IT+0x26>
 8008172:	88fb      	ldrh	r3, [r7, #6]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008178:	2301      	movs	r3, #1
 800817a:	e016      	b.n	80081aa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008182:	2b01      	cmp	r3, #1
 8008184:	d101      	bne.n	800818a <HAL_UART_Receive_IT+0x38>
 8008186:	2302      	movs	r3, #2
 8008188:	e00f      	b.n	80081aa <HAL_UART_Receive_IT+0x58>
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2201      	movs	r2, #1
 800818e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	461a      	mov	r2, r3
 800819c:	68b9      	ldr	r1, [r7, #8]
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f000 fb24 	bl	80087ec <UART_Start_Receive_IT>
 80081a4:	4603      	mov	r3, r0
 80081a6:	e000      	b.n	80081aa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80081a8:	2302      	movs	r3, #2
  }
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
	...

080081b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b0ba      	sub	sp, #232	; 0xe8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80081da:	2300      	movs	r3, #0
 80081dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80081e0:	2300      	movs	r3, #0
 80081e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ea:	f003 030f 	and.w	r3, r3, #15
 80081ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80081f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10f      	bne.n	800821a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081fe:	f003 0320 	and.w	r3, r3, #32
 8008202:	2b00      	cmp	r3, #0
 8008204:	d009      	beq.n	800821a <HAL_UART_IRQHandler+0x66>
 8008206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800820a:	f003 0320 	and.w	r3, r3, #32
 800820e:	2b00      	cmp	r3, #0
 8008210:	d003      	beq.n	800821a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fc03 	bl	8008a1e <UART_Receive_IT>
      return;
 8008218:	e256      	b.n	80086c8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800821a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 80de 	beq.w	80083e0 <HAL_UART_IRQHandler+0x22c>
 8008224:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d106      	bne.n	800823e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008234:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008238:	2b00      	cmp	r3, #0
 800823a:	f000 80d1 	beq.w	80083e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800823e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00b      	beq.n	8008262 <HAL_UART_IRQHandler+0xae>
 800824a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800824e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008252:	2b00      	cmp	r3, #0
 8008254:	d005      	beq.n	8008262 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825a:	f043 0201 	orr.w	r2, r3, #1
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008266:	f003 0304 	and.w	r3, r3, #4
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00b      	beq.n	8008286 <HAL_UART_IRQHandler+0xd2>
 800826e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	2b00      	cmp	r3, #0
 8008278:	d005      	beq.n	8008286 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800827e:	f043 0202 	orr.w	r2, r3, #2
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800828a:	f003 0302 	and.w	r3, r3, #2
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00b      	beq.n	80082aa <HAL_UART_IRQHandler+0xf6>
 8008292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008296:	f003 0301 	and.w	r3, r3, #1
 800829a:	2b00      	cmp	r3, #0
 800829c:	d005      	beq.n	80082aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a2:	f043 0204 	orr.w	r2, r3, #4
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ae:	f003 0308 	and.w	r3, r3, #8
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d011      	beq.n	80082da <HAL_UART_IRQHandler+0x126>
 80082b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ba:	f003 0320 	and.w	r3, r3, #32
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d105      	bne.n	80082ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082c6:	f003 0301 	and.w	r3, r3, #1
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d005      	beq.n	80082da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d2:	f043 0208 	orr.w	r2, r3, #8
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	f000 81ed 	beq.w	80086be <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082e8:	f003 0320 	and.w	r3, r3, #32
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d008      	beq.n	8008302 <HAL_UART_IRQHandler+0x14e>
 80082f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082f4:	f003 0320 	and.w	r3, r3, #32
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fb8e 	bl	8008a1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	695b      	ldr	r3, [r3, #20]
 8008308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800830c:	2b40      	cmp	r3, #64	; 0x40
 800830e:	bf0c      	ite	eq
 8008310:	2301      	moveq	r3, #1
 8008312:	2300      	movne	r3, #0
 8008314:	b2db      	uxtb	r3, r3
 8008316:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831e:	f003 0308 	and.w	r3, r3, #8
 8008322:	2b00      	cmp	r3, #0
 8008324:	d103      	bne.n	800832e <HAL_UART_IRQHandler+0x17a>
 8008326:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800832a:	2b00      	cmp	r3, #0
 800832c:	d04f      	beq.n	80083ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 fa96 	bl	8008860 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800833e:	2b40      	cmp	r3, #64	; 0x40
 8008340:	d141      	bne.n	80083c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	3314      	adds	r3, #20
 8008348:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008350:	e853 3f00 	ldrex	r3, [r3]
 8008354:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008358:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800835c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008360:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	3314      	adds	r3, #20
 800836a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800836e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008372:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008376:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800837a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008386:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1d9      	bne.n	8008342 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008392:	2b00      	cmp	r3, #0
 8008394:	d013      	beq.n	80083be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839a:	4a7d      	ldr	r2, [pc, #500]	; (8008590 <HAL_UART_IRQHandler+0x3dc>)
 800839c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7fb ff58 	bl	8004258 <HAL_DMA_Abort_IT>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d016      	beq.n	80083dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80083b8:	4610      	mov	r0, r2
 80083ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083bc:	e00e      	b.n	80083dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f990 	bl	80086e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c4:	e00a      	b.n	80083dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f98c 	bl	80086e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083cc:	e006      	b.n	80083dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 f988 	bl	80086e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80083da:	e170      	b.n	80086be <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083dc:	bf00      	nop
    return;
 80083de:	e16e      	b.n	80086be <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	f040 814a 	bne.w	800867e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ee:	f003 0310 	and.w	r3, r3, #16
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	f000 8143 	beq.w	800867e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80083f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083fc:	f003 0310 	and.w	r3, r3, #16
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 813c 	beq.w	800867e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008406:	2300      	movs	r3, #0
 8008408:	60bb      	str	r3, [r7, #8]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	60bb      	str	r3, [r7, #8]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	60bb      	str	r3, [r7, #8]
 800841a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008426:	2b40      	cmp	r3, #64	; 0x40
 8008428:	f040 80b4 	bne.w	8008594 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008438:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800843c:	2b00      	cmp	r3, #0
 800843e:	f000 8140 	beq.w	80086c2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008446:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800844a:	429a      	cmp	r2, r3
 800844c:	f080 8139 	bcs.w	80086c2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008456:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008462:	f000 8088 	beq.w	8008576 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	330c      	adds	r3, #12
 800846c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008470:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008474:	e853 3f00 	ldrex	r3, [r3]
 8008478:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800847c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008484:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	330c      	adds	r3, #12
 800848e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008492:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008496:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800849e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1d9      	bne.n	8008466 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	3314      	adds	r3, #20
 80084b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084bc:	e853 3f00 	ldrex	r3, [r3]
 80084c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80084c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084c4:	f023 0301 	bic.w	r3, r3, #1
 80084c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	3314      	adds	r3, #20
 80084d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80084d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80084da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80084de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80084e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1e1      	bne.n	80084b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	3314      	adds	r3, #20
 80084f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084f8:	e853 3f00 	ldrex	r3, [r3]
 80084fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80084fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008500:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008504:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3314      	adds	r3, #20
 800850e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008512:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008514:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008516:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008518:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800851a:	e841 2300 	strex	r3, r2, [r1]
 800851e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008520:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008522:	2b00      	cmp	r3, #0
 8008524:	d1e3      	bne.n	80084ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2220      	movs	r2, #32
 800852a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	330c      	adds	r3, #12
 800853a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800853e:	e853 3f00 	ldrex	r3, [r3]
 8008542:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008544:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008546:	f023 0310 	bic.w	r3, r3, #16
 800854a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	330c      	adds	r3, #12
 8008554:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008558:	65ba      	str	r2, [r7, #88]	; 0x58
 800855a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800855e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008560:	e841 2300 	strex	r3, r2, [r1]
 8008564:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008566:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1e3      	bne.n	8008534 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008570:	4618      	mov	r0, r3
 8008572:	f7fb fe01 	bl	8004178 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800857e:	b29b      	uxth	r3, r3
 8008580:	1ad3      	subs	r3, r2, r3
 8008582:	b29b      	uxth	r3, r3
 8008584:	4619      	mov	r1, r3
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f8b6 	bl	80086f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800858c:	e099      	b.n	80086c2 <HAL_UART_IRQHandler+0x50e>
 800858e:	bf00      	nop
 8008590:	08008927 	.word	0x08008927
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800859c:	b29b      	uxth	r3, r3
 800859e:	1ad3      	subs	r3, r2, r3
 80085a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f000 808b 	beq.w	80086c6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80085b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f000 8086 	beq.w	80086c6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	330c      	adds	r3, #12
 80085c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80085ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	330c      	adds	r3, #12
 80085da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80085de:	647a      	str	r2, [r7, #68]	; 0x44
 80085e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085e6:	e841 2300 	strex	r3, r2, [r1]
 80085ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80085ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1e3      	bne.n	80085ba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	3314      	adds	r3, #20
 80085f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fc:	e853 3f00 	ldrex	r3, [r3]
 8008600:	623b      	str	r3, [r7, #32]
   return(result);
 8008602:	6a3b      	ldr	r3, [r7, #32]
 8008604:	f023 0301 	bic.w	r3, r3, #1
 8008608:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3314      	adds	r3, #20
 8008612:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008616:	633a      	str	r2, [r7, #48]	; 0x30
 8008618:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800861c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e3      	bne.n	80085f2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2220      	movs	r2, #32
 800862e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	330c      	adds	r3, #12
 800863e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	e853 3f00 	ldrex	r3, [r3]
 8008646:	60fb      	str	r3, [r7, #12]
   return(result);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f023 0310 	bic.w	r3, r3, #16
 800864e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	330c      	adds	r3, #12
 8008658:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800865c:	61fa      	str	r2, [r7, #28]
 800865e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008660:	69b9      	ldr	r1, [r7, #24]
 8008662:	69fa      	ldr	r2, [r7, #28]
 8008664:	e841 2300 	strex	r3, r2, [r1]
 8008668:	617b      	str	r3, [r7, #20]
   return(result);
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1e3      	bne.n	8008638 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008674:	4619      	mov	r1, r3
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 f83e 	bl	80086f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800867c:	e023      	b.n	80086c6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800867e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008686:	2b00      	cmp	r3, #0
 8008688:	d009      	beq.n	800869e <HAL_UART_IRQHandler+0x4ea>
 800868a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800868e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008692:	2b00      	cmp	r3, #0
 8008694:	d003      	beq.n	800869e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f959 	bl	800894e <UART_Transmit_IT>
    return;
 800869c:	e014      	b.n	80086c8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800869e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00e      	beq.n	80086c8 <HAL_UART_IRQHandler+0x514>
 80086aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d008      	beq.n	80086c8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 f999 	bl	80089ee <UART_EndTransmit_IT>
    return;
 80086bc:	e004      	b.n	80086c8 <HAL_UART_IRQHandler+0x514>
    return;
 80086be:	bf00      	nop
 80086c0:	e002      	b.n	80086c8 <HAL_UART_IRQHandler+0x514>
      return;
 80086c2:	bf00      	nop
 80086c4:	e000      	b.n	80086c8 <HAL_UART_IRQHandler+0x514>
      return;
 80086c6:	bf00      	nop
  }
}
 80086c8:	37e8      	adds	r7, #232	; 0xe8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop

080086d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086d8:	bf00      	nop
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80086ec:	bf00      	nop
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b083      	sub	sp, #12
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	460b      	mov	r3, r1
 8008702:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b090      	sub	sp, #64	; 0x40
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	603b      	str	r3, [r7, #0]
 800871c:	4613      	mov	r3, r2
 800871e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008720:	e050      	b.n	80087c4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008722:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008728:	d04c      	beq.n	80087c4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800872a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800872c:	2b00      	cmp	r3, #0
 800872e:	d007      	beq.n	8008740 <UART_WaitOnFlagUntilTimeout+0x30>
 8008730:	f7fa fec8 	bl	80034c4 <HAL_GetTick>
 8008734:	4602      	mov	r2, r0
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800873c:	429a      	cmp	r2, r3
 800873e:	d241      	bcs.n	80087c4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	330c      	adds	r3, #12
 8008746:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800874a:	e853 3f00 	ldrex	r3, [r3]
 800874e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008752:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008756:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	330c      	adds	r3, #12
 800875e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008760:	637a      	str	r2, [r7, #52]	; 0x34
 8008762:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008764:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008766:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008768:	e841 2300 	strex	r3, r2, [r1]
 800876c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800876e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1e5      	bne.n	8008740 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	3314      	adds	r3, #20
 800877a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	e853 3f00 	ldrex	r3, [r3]
 8008782:	613b      	str	r3, [r7, #16]
   return(result);
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	f023 0301 	bic.w	r3, r3, #1
 800878a:	63bb      	str	r3, [r7, #56]	; 0x38
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	3314      	adds	r3, #20
 8008792:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008794:	623a      	str	r2, [r7, #32]
 8008796:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008798:	69f9      	ldr	r1, [r7, #28]
 800879a:	6a3a      	ldr	r2, [r7, #32]
 800879c:	e841 2300 	strex	r3, r2, [r1]
 80087a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d1e5      	bne.n	8008774 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2220      	movs	r2, #32
 80087ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2220      	movs	r2, #32
 80087b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e00f      	b.n	80087e4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	4013      	ands	r3, r2
 80087ce:	68ba      	ldr	r2, [r7, #8]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	bf0c      	ite	eq
 80087d4:	2301      	moveq	r3, #1
 80087d6:	2300      	movne	r3, #0
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	461a      	mov	r2, r3
 80087dc:	79fb      	ldrb	r3, [r7, #7]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d09f      	beq.n	8008722 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3740      	adds	r7, #64	; 0x40
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	4613      	mov	r3, r2
 80087f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	88fa      	ldrh	r2, [r7, #6]
 8008804:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	88fa      	ldrh	r2, [r7, #6]
 800880a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2200      	movs	r2, #0
 8008810:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2222      	movs	r2, #34	; 0x22
 8008816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008830:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	695a      	ldr	r2, [r3, #20]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f042 0201 	orr.w	r2, r2, #1
 8008840:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	68da      	ldr	r2, [r3, #12]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f042 0220 	orr.w	r2, r2, #32
 8008850:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008852:	2300      	movs	r3, #0
}
 8008854:	4618      	mov	r0, r3
 8008856:	3714      	adds	r7, #20
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008860:	b480      	push	{r7}
 8008862:	b095      	sub	sp, #84	; 0x54
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	330c      	adds	r3, #12
 800886e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800887e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	330c      	adds	r3, #12
 8008886:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008888:	643a      	str	r2, [r7, #64]	; 0x40
 800888a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800888e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e5      	bne.n	8008868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	3314      	adds	r3, #20
 80088a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a4:	6a3b      	ldr	r3, [r7, #32]
 80088a6:	e853 3f00 	ldrex	r3, [r3]
 80088aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	f023 0301 	bic.w	r3, r3, #1
 80088b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	3314      	adds	r3, #20
 80088ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80088be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088c4:	e841 2300 	strex	r3, r2, [r1]
 80088c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d1e5      	bne.n	800889c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d119      	bne.n	800890c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	330c      	adds	r3, #12
 80088de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	e853 3f00 	ldrex	r3, [r3]
 80088e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	f023 0310 	bic.w	r3, r3, #16
 80088ee:	647b      	str	r3, [r7, #68]	; 0x44
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	330c      	adds	r3, #12
 80088f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088f8:	61ba      	str	r2, [r7, #24]
 80088fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fc:	6979      	ldr	r1, [r7, #20]
 80088fe:	69ba      	ldr	r2, [r7, #24]
 8008900:	e841 2300 	strex	r3, r2, [r1]
 8008904:	613b      	str	r3, [r7, #16]
   return(result);
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1e5      	bne.n	80088d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2220      	movs	r2, #32
 8008910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	631a      	str	r2, [r3, #48]	; 0x30
}
 800891a:	bf00      	nop
 800891c:	3754      	adds	r7, #84	; 0x54
 800891e:	46bd      	mov	sp, r7
 8008920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008924:	4770      	bx	lr

08008926 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008926:	b580      	push	{r7, lr}
 8008928:	b084      	sub	sp, #16
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008932:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2200      	movs	r2, #0
 8008938:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008940:	68f8      	ldr	r0, [r7, #12]
 8008942:	f7ff fecf 	bl	80086e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008946:	bf00      	nop
 8008948:	3710      	adds	r7, #16
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}

0800894e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800894e:	b480      	push	{r7}
 8008950:	b085      	sub	sp, #20
 8008952:	af00      	add	r7, sp, #0
 8008954:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800895c:	b2db      	uxtb	r3, r3
 800895e:	2b21      	cmp	r3, #33	; 0x21
 8008960:	d13e      	bne.n	80089e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800896a:	d114      	bne.n	8008996 <UART_Transmit_IT+0x48>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d110      	bne.n	8008996 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a1b      	ldr	r3, [r3, #32]
 8008978:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	461a      	mov	r2, r3
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008988:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6a1b      	ldr	r3, [r3, #32]
 800898e:	1c9a      	adds	r2, r3, #2
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	621a      	str	r2, [r3, #32]
 8008994:	e008      	b.n	80089a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a1b      	ldr	r3, [r3, #32]
 800899a:	1c59      	adds	r1, r3, #1
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	6211      	str	r1, [r2, #32]
 80089a0:	781a      	ldrb	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	3b01      	subs	r3, #1
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	4619      	mov	r1, r3
 80089b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10f      	bne.n	80089dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	68da      	ldr	r2, [r3, #12]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68da      	ldr	r2, [r3, #12]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089dc:	2300      	movs	r3, #0
 80089de:	e000      	b.n	80089e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089e0:	2302      	movs	r3, #2
  }
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3714      	adds	r7, #20
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr

080089ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b082      	sub	sp, #8
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68da      	ldr	r2, [r3, #12]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2220      	movs	r2, #32
 8008a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7ff fe5e 	bl	80086d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3708      	adds	r7, #8
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}

08008a1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a1e:	b580      	push	{r7, lr}
 8008a20:	b08c      	sub	sp, #48	; 0x30
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	2b22      	cmp	r3, #34	; 0x22
 8008a30:	f040 80ab 	bne.w	8008b8a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a3c:	d117      	bne.n	8008a6e <UART_Receive_IT+0x50>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d113      	bne.n	8008a6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a46:	2300      	movs	r3, #0
 8008a48:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a4e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a66:	1c9a      	adds	r2, r3, #2
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	629a      	str	r2, [r3, #40]	; 0x28
 8008a6c:	e026      	b.n	8008abc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a72:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008a74:	2300      	movs	r3, #0
 8008a76:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a80:	d007      	beq.n	8008a92 <UART_Receive_IT+0x74>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d10a      	bne.n	8008aa0 <UART_Receive_IT+0x82>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d106      	bne.n	8008aa0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a9c:	701a      	strb	r2, [r3, #0]
 8008a9e:	e008      	b.n	8008ab2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008aac:	b2da      	uxtb	r2, r3
 8008aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ab6:	1c5a      	adds	r2, r3, #1
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	3b01      	subs	r3, #1
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	4619      	mov	r1, r3
 8008aca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d15a      	bne.n	8008b86 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	68da      	ldr	r2, [r3, #12]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f022 0220 	bic.w	r2, r2, #32
 8008ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68da      	ldr	r2, [r3, #12]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008aee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	695a      	ldr	r2, [r3, #20]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f022 0201 	bic.w	r2, r2, #1
 8008afe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2220      	movs	r2, #32
 8008b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d135      	bne.n	8008b7c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2200      	movs	r2, #0
 8008b14:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	330c      	adds	r3, #12
 8008b1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	e853 3f00 	ldrex	r3, [r3]
 8008b24:	613b      	str	r3, [r7, #16]
   return(result);
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	f023 0310 	bic.w	r3, r3, #16
 8008b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	330c      	adds	r3, #12
 8008b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b36:	623a      	str	r2, [r7, #32]
 8008b38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3a:	69f9      	ldr	r1, [r7, #28]
 8008b3c:	6a3a      	ldr	r2, [r7, #32]
 8008b3e:	e841 2300 	strex	r3, r2, [r1]
 8008b42:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b44:	69bb      	ldr	r3, [r7, #24]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1e5      	bne.n	8008b16 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 0310 	and.w	r3, r3, #16
 8008b54:	2b10      	cmp	r3, #16
 8008b56:	d10a      	bne.n	8008b6e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b58:	2300      	movs	r3, #0
 8008b5a:	60fb      	str	r3, [r7, #12]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b72:	4619      	mov	r1, r3
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7ff fdbf 	bl	80086f8 <HAL_UARTEx_RxEventCallback>
 8008b7a:	e002      	b.n	8008b82 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f7fa faeb 	bl	8003158 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b82:	2300      	movs	r3, #0
 8008b84:	e002      	b.n	8008b8c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008b86:	2300      	movs	r3, #0
 8008b88:	e000      	b.n	8008b8c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008b8a:	2302      	movs	r3, #2
  }
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3730      	adds	r7, #48	; 0x30
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b98:	b09f      	sub	sp, #124	; 0x7c
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008baa:	68d9      	ldr	r1, [r3, #12]
 8008bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	ea40 0301 	orr.w	r3, r0, r1
 8008bb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bb8:	689a      	ldr	r2, [r3, #8]
 8008bba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	431a      	orrs	r2, r3
 8008bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bc2:	695b      	ldr	r3, [r3, #20]
 8008bc4:	431a      	orrs	r2, r3
 8008bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bc8:	69db      	ldr	r3, [r3, #28]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008bce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008bd8:	f021 010c 	bic.w	r1, r1, #12
 8008bdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008be2:	430b      	orrs	r3, r1
 8008be4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bf2:	6999      	ldr	r1, [r3, #24]
 8008bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	ea40 0301 	orr.w	r3, r0, r1
 8008bfc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	4bc5      	ldr	r3, [pc, #788]	; (8008f18 <UART_SetConfig+0x384>)
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d004      	beq.n	8008c12 <UART_SetConfig+0x7e>
 8008c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	4bc3      	ldr	r3, [pc, #780]	; (8008f1c <UART_SetConfig+0x388>)
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d103      	bne.n	8008c1a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c12:	f7fd fb83 	bl	800631c <HAL_RCC_GetPCLK2Freq>
 8008c16:	6778      	str	r0, [r7, #116]	; 0x74
 8008c18:	e002      	b.n	8008c20 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c1a:	f7fd fb6b 	bl	80062f4 <HAL_RCC_GetPCLK1Freq>
 8008c1e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c22:	69db      	ldr	r3, [r3, #28]
 8008c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c28:	f040 80b6 	bne.w	8008d98 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c2e:	461c      	mov	r4, r3
 8008c30:	f04f 0500 	mov.w	r5, #0
 8008c34:	4622      	mov	r2, r4
 8008c36:	462b      	mov	r3, r5
 8008c38:	1891      	adds	r1, r2, r2
 8008c3a:	6439      	str	r1, [r7, #64]	; 0x40
 8008c3c:	415b      	adcs	r3, r3
 8008c3e:	647b      	str	r3, [r7, #68]	; 0x44
 8008c40:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c44:	1912      	adds	r2, r2, r4
 8008c46:	eb45 0303 	adc.w	r3, r5, r3
 8008c4a:	f04f 0000 	mov.w	r0, #0
 8008c4e:	f04f 0100 	mov.w	r1, #0
 8008c52:	00d9      	lsls	r1, r3, #3
 8008c54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c58:	00d0      	lsls	r0, r2, #3
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	1911      	adds	r1, r2, r4
 8008c60:	6639      	str	r1, [r7, #96]	; 0x60
 8008c62:	416b      	adcs	r3, r5
 8008c64:	667b      	str	r3, [r7, #100]	; 0x64
 8008c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	f04f 0300 	mov.w	r3, #0
 8008c70:	1891      	adds	r1, r2, r2
 8008c72:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c74:	415b      	adcs	r3, r3
 8008c76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c7c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008c80:	f7f7 fec8 	bl	8000a14 <__aeabi_uldivmod>
 8008c84:	4602      	mov	r2, r0
 8008c86:	460b      	mov	r3, r1
 8008c88:	4ba5      	ldr	r3, [pc, #660]	; (8008f20 <UART_SetConfig+0x38c>)
 8008c8a:	fba3 2302 	umull	r2, r3, r3, r2
 8008c8e:	095b      	lsrs	r3, r3, #5
 8008c90:	011e      	lsls	r6, r3, #4
 8008c92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c94:	461c      	mov	r4, r3
 8008c96:	f04f 0500 	mov.w	r5, #0
 8008c9a:	4622      	mov	r2, r4
 8008c9c:	462b      	mov	r3, r5
 8008c9e:	1891      	adds	r1, r2, r2
 8008ca0:	6339      	str	r1, [r7, #48]	; 0x30
 8008ca2:	415b      	adcs	r3, r3
 8008ca4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ca6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008caa:	1912      	adds	r2, r2, r4
 8008cac:	eb45 0303 	adc.w	r3, r5, r3
 8008cb0:	f04f 0000 	mov.w	r0, #0
 8008cb4:	f04f 0100 	mov.w	r1, #0
 8008cb8:	00d9      	lsls	r1, r3, #3
 8008cba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008cbe:	00d0      	lsls	r0, r2, #3
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	460b      	mov	r3, r1
 8008cc4:	1911      	adds	r1, r2, r4
 8008cc6:	65b9      	str	r1, [r7, #88]	; 0x58
 8008cc8:	416b      	adcs	r3, r5
 8008cca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	f04f 0300 	mov.w	r3, #0
 8008cd6:	1891      	adds	r1, r2, r2
 8008cd8:	62b9      	str	r1, [r7, #40]	; 0x28
 8008cda:	415b      	adcs	r3, r3
 8008cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008ce2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008ce6:	f7f7 fe95 	bl	8000a14 <__aeabi_uldivmod>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	4b8c      	ldr	r3, [pc, #560]	; (8008f20 <UART_SetConfig+0x38c>)
 8008cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8008cf4:	095b      	lsrs	r3, r3, #5
 8008cf6:	2164      	movs	r1, #100	; 0x64
 8008cf8:	fb01 f303 	mul.w	r3, r1, r3
 8008cfc:	1ad3      	subs	r3, r2, r3
 8008cfe:	00db      	lsls	r3, r3, #3
 8008d00:	3332      	adds	r3, #50	; 0x32
 8008d02:	4a87      	ldr	r2, [pc, #540]	; (8008f20 <UART_SetConfig+0x38c>)
 8008d04:	fba2 2303 	umull	r2, r3, r2, r3
 8008d08:	095b      	lsrs	r3, r3, #5
 8008d0a:	005b      	lsls	r3, r3, #1
 8008d0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d10:	441e      	add	r6, r3
 8008d12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d14:	4618      	mov	r0, r3
 8008d16:	f04f 0100 	mov.w	r1, #0
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	1894      	adds	r4, r2, r2
 8008d20:	623c      	str	r4, [r7, #32]
 8008d22:	415b      	adcs	r3, r3
 8008d24:	627b      	str	r3, [r7, #36]	; 0x24
 8008d26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d2a:	1812      	adds	r2, r2, r0
 8008d2c:	eb41 0303 	adc.w	r3, r1, r3
 8008d30:	f04f 0400 	mov.w	r4, #0
 8008d34:	f04f 0500 	mov.w	r5, #0
 8008d38:	00dd      	lsls	r5, r3, #3
 8008d3a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008d3e:	00d4      	lsls	r4, r2, #3
 8008d40:	4622      	mov	r2, r4
 8008d42:	462b      	mov	r3, r5
 8008d44:	1814      	adds	r4, r2, r0
 8008d46:	653c      	str	r4, [r7, #80]	; 0x50
 8008d48:	414b      	adcs	r3, r1
 8008d4a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	461a      	mov	r2, r3
 8008d52:	f04f 0300 	mov.w	r3, #0
 8008d56:	1891      	adds	r1, r2, r2
 8008d58:	61b9      	str	r1, [r7, #24]
 8008d5a:	415b      	adcs	r3, r3
 8008d5c:	61fb      	str	r3, [r7, #28]
 8008d5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d62:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008d66:	f7f7 fe55 	bl	8000a14 <__aeabi_uldivmod>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4b6c      	ldr	r3, [pc, #432]	; (8008f20 <UART_SetConfig+0x38c>)
 8008d70:	fba3 1302 	umull	r1, r3, r3, r2
 8008d74:	095b      	lsrs	r3, r3, #5
 8008d76:	2164      	movs	r1, #100	; 0x64
 8008d78:	fb01 f303 	mul.w	r3, r1, r3
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	00db      	lsls	r3, r3, #3
 8008d80:	3332      	adds	r3, #50	; 0x32
 8008d82:	4a67      	ldr	r2, [pc, #412]	; (8008f20 <UART_SetConfig+0x38c>)
 8008d84:	fba2 2303 	umull	r2, r3, r2, r3
 8008d88:	095b      	lsrs	r3, r3, #5
 8008d8a:	f003 0207 	and.w	r2, r3, #7
 8008d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4432      	add	r2, r6
 8008d94:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d96:	e0b9      	b.n	8008f0c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d9a:	461c      	mov	r4, r3
 8008d9c:	f04f 0500 	mov.w	r5, #0
 8008da0:	4622      	mov	r2, r4
 8008da2:	462b      	mov	r3, r5
 8008da4:	1891      	adds	r1, r2, r2
 8008da6:	6139      	str	r1, [r7, #16]
 8008da8:	415b      	adcs	r3, r3
 8008daa:	617b      	str	r3, [r7, #20]
 8008dac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008db0:	1912      	adds	r2, r2, r4
 8008db2:	eb45 0303 	adc.w	r3, r5, r3
 8008db6:	f04f 0000 	mov.w	r0, #0
 8008dba:	f04f 0100 	mov.w	r1, #0
 8008dbe:	00d9      	lsls	r1, r3, #3
 8008dc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008dc4:	00d0      	lsls	r0, r2, #3
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	460b      	mov	r3, r1
 8008dca:	eb12 0804 	adds.w	r8, r2, r4
 8008dce:	eb43 0905 	adc.w	r9, r3, r5
 8008dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f04f 0100 	mov.w	r1, #0
 8008ddc:	f04f 0200 	mov.w	r2, #0
 8008de0:	f04f 0300 	mov.w	r3, #0
 8008de4:	008b      	lsls	r3, r1, #2
 8008de6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008dea:	0082      	lsls	r2, r0, #2
 8008dec:	4640      	mov	r0, r8
 8008dee:	4649      	mov	r1, r9
 8008df0:	f7f7 fe10 	bl	8000a14 <__aeabi_uldivmod>
 8008df4:	4602      	mov	r2, r0
 8008df6:	460b      	mov	r3, r1
 8008df8:	4b49      	ldr	r3, [pc, #292]	; (8008f20 <UART_SetConfig+0x38c>)
 8008dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8008dfe:	095b      	lsrs	r3, r3, #5
 8008e00:	011e      	lsls	r6, r3, #4
 8008e02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e04:	4618      	mov	r0, r3
 8008e06:	f04f 0100 	mov.w	r1, #0
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	1894      	adds	r4, r2, r2
 8008e10:	60bc      	str	r4, [r7, #8]
 8008e12:	415b      	adcs	r3, r3
 8008e14:	60fb      	str	r3, [r7, #12]
 8008e16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e1a:	1812      	adds	r2, r2, r0
 8008e1c:	eb41 0303 	adc.w	r3, r1, r3
 8008e20:	f04f 0400 	mov.w	r4, #0
 8008e24:	f04f 0500 	mov.w	r5, #0
 8008e28:	00dd      	lsls	r5, r3, #3
 8008e2a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008e2e:	00d4      	lsls	r4, r2, #3
 8008e30:	4622      	mov	r2, r4
 8008e32:	462b      	mov	r3, r5
 8008e34:	1814      	adds	r4, r2, r0
 8008e36:	64bc      	str	r4, [r7, #72]	; 0x48
 8008e38:	414b      	adcs	r3, r1
 8008e3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	4618      	mov	r0, r3
 8008e42:	f04f 0100 	mov.w	r1, #0
 8008e46:	f04f 0200 	mov.w	r2, #0
 8008e4a:	f04f 0300 	mov.w	r3, #0
 8008e4e:	008b      	lsls	r3, r1, #2
 8008e50:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008e54:	0082      	lsls	r2, r0, #2
 8008e56:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008e5a:	f7f7 fddb 	bl	8000a14 <__aeabi_uldivmod>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	4b2f      	ldr	r3, [pc, #188]	; (8008f20 <UART_SetConfig+0x38c>)
 8008e64:	fba3 1302 	umull	r1, r3, r3, r2
 8008e68:	095b      	lsrs	r3, r3, #5
 8008e6a:	2164      	movs	r1, #100	; 0x64
 8008e6c:	fb01 f303 	mul.w	r3, r1, r3
 8008e70:	1ad3      	subs	r3, r2, r3
 8008e72:	011b      	lsls	r3, r3, #4
 8008e74:	3332      	adds	r3, #50	; 0x32
 8008e76:	4a2a      	ldr	r2, [pc, #168]	; (8008f20 <UART_SetConfig+0x38c>)
 8008e78:	fba2 2303 	umull	r2, r3, r2, r3
 8008e7c:	095b      	lsrs	r3, r3, #5
 8008e7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e82:	441e      	add	r6, r3
 8008e84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e86:	4618      	mov	r0, r3
 8008e88:	f04f 0100 	mov.w	r1, #0
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	1894      	adds	r4, r2, r2
 8008e92:	603c      	str	r4, [r7, #0]
 8008e94:	415b      	adcs	r3, r3
 8008e96:	607b      	str	r3, [r7, #4]
 8008e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e9c:	1812      	adds	r2, r2, r0
 8008e9e:	eb41 0303 	adc.w	r3, r1, r3
 8008ea2:	f04f 0400 	mov.w	r4, #0
 8008ea6:	f04f 0500 	mov.w	r5, #0
 8008eaa:	00dd      	lsls	r5, r3, #3
 8008eac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008eb0:	00d4      	lsls	r4, r2, #3
 8008eb2:	4622      	mov	r2, r4
 8008eb4:	462b      	mov	r3, r5
 8008eb6:	eb12 0a00 	adds.w	sl, r2, r0
 8008eba:	eb43 0b01 	adc.w	fp, r3, r1
 8008ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f04f 0100 	mov.w	r1, #0
 8008ec8:	f04f 0200 	mov.w	r2, #0
 8008ecc:	f04f 0300 	mov.w	r3, #0
 8008ed0:	008b      	lsls	r3, r1, #2
 8008ed2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008ed6:	0082      	lsls	r2, r0, #2
 8008ed8:	4650      	mov	r0, sl
 8008eda:	4659      	mov	r1, fp
 8008edc:	f7f7 fd9a 	bl	8000a14 <__aeabi_uldivmod>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4b0e      	ldr	r3, [pc, #56]	; (8008f20 <UART_SetConfig+0x38c>)
 8008ee6:	fba3 1302 	umull	r1, r3, r3, r2
 8008eea:	095b      	lsrs	r3, r3, #5
 8008eec:	2164      	movs	r1, #100	; 0x64
 8008eee:	fb01 f303 	mul.w	r3, r1, r3
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	011b      	lsls	r3, r3, #4
 8008ef6:	3332      	adds	r3, #50	; 0x32
 8008ef8:	4a09      	ldr	r2, [pc, #36]	; (8008f20 <UART_SetConfig+0x38c>)
 8008efa:	fba2 2303 	umull	r2, r3, r2, r3
 8008efe:	095b      	lsrs	r3, r3, #5
 8008f00:	f003 020f 	and.w	r2, r3, #15
 8008f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4432      	add	r2, r6
 8008f0a:	609a      	str	r2, [r3, #8]
}
 8008f0c:	bf00      	nop
 8008f0e:	377c      	adds	r7, #124	; 0x7c
 8008f10:	46bd      	mov	sp, r7
 8008f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f16:	bf00      	nop
 8008f18:	40011000 	.word	0x40011000
 8008f1c:	40011400 	.word	0x40011400
 8008f20:	51eb851f 	.word	0x51eb851f

08008f24 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f3c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	4b20      	ldr	r3, [pc, #128]	; (8008fc4 <FSMC_NORSRAM_Init+0xa0>)
 8008f42:	4013      	ands	r3, r2
 8008f44:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008f4e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008f54:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008f5a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008f60:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008f66:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008f6c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008f72:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008f78:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008f7e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008f84:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008f8a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008f90:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008f92:	68fa      	ldr	r2, [r7, #12]
 8008f94:	4313      	orrs	r3, r2
 8008f96:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	2b08      	cmp	r3, #8
 8008f9e:	d103      	bne.n	8008fa8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fa6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	68f9      	ldr	r1, [r7, #12]
 8008fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3714      	adds	r7, #20
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr
 8008fc2:	bf00      	nop
 8008fc4:	fff00080 	.word	0xfff00080

08008fc8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b087      	sub	sp, #28
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	1c5a      	adds	r2, r3, #1
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fe2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008fea:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008ff6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008ffe:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8009006:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	691b      	ldr	r3, [r3, #16]
 800900c:	3b01      	subs	r3, #1
 800900e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009010:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	695b      	ldr	r3, [r3, #20]
 8009016:	3b02      	subs	r3, #2
 8009018:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800901a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009020:	4313      	orrs	r3, r2
 8009022:	697a      	ldr	r2, [r7, #20]
 8009024:	4313      	orrs	r3, r2
 8009026:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	1c5a      	adds	r2, r3, #1
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6979      	ldr	r1, [r7, #20]
 8009030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8009034:	2300      	movs	r3, #0
}
 8009036:	4618      	mov	r0, r3
 8009038:	371c      	adds	r7, #28
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
	...

08009044 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8009044:	b480      	push	{r7}
 8009046:	b087      	sub	sp, #28
 8009048:	af00      	add	r7, sp, #0
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	607a      	str	r2, [r7, #4]
 8009050:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8009052:	2300      	movs	r3, #0
 8009054:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800905c:	d122      	bne.n	80090a4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009066:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8009068:	697a      	ldr	r2, [r7, #20]
 800906a:	4b15      	ldr	r3, [pc, #84]	; (80090c0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800906c:	4013      	ands	r3, r2
 800906e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800907a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009082:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800908a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009090:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009092:	697a      	ldr	r2, [r7, #20]
 8009094:	4313      	orrs	r3, r2
 8009096:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	6979      	ldr	r1, [r7, #20]
 800909e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80090a2:	e005      	b.n	80090b0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80090ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	371c      	adds	r7, #28
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	cff00000 	.word	0xcff00000

080090c4 <__libc_init_array>:
 80090c4:	b570      	push	{r4, r5, r6, lr}
 80090c6:	4d0d      	ldr	r5, [pc, #52]	; (80090fc <__libc_init_array+0x38>)
 80090c8:	4c0d      	ldr	r4, [pc, #52]	; (8009100 <__libc_init_array+0x3c>)
 80090ca:	1b64      	subs	r4, r4, r5
 80090cc:	10a4      	asrs	r4, r4, #2
 80090ce:	2600      	movs	r6, #0
 80090d0:	42a6      	cmp	r6, r4
 80090d2:	d109      	bne.n	80090e8 <__libc_init_array+0x24>
 80090d4:	4d0b      	ldr	r5, [pc, #44]	; (8009104 <__libc_init_array+0x40>)
 80090d6:	4c0c      	ldr	r4, [pc, #48]	; (8009108 <__libc_init_array+0x44>)
 80090d8:	f000 f820 	bl	800911c <_init>
 80090dc:	1b64      	subs	r4, r4, r5
 80090de:	10a4      	asrs	r4, r4, #2
 80090e0:	2600      	movs	r6, #0
 80090e2:	42a6      	cmp	r6, r4
 80090e4:	d105      	bne.n	80090f2 <__libc_init_array+0x2e>
 80090e6:	bd70      	pop	{r4, r5, r6, pc}
 80090e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80090ec:	4798      	blx	r3
 80090ee:	3601      	adds	r6, #1
 80090f0:	e7ee      	b.n	80090d0 <__libc_init_array+0xc>
 80090f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80090f6:	4798      	blx	r3
 80090f8:	3601      	adds	r6, #1
 80090fa:	e7f2      	b.n	80090e2 <__libc_init_array+0x1e>
 80090fc:	0800c164 	.word	0x0800c164
 8009100:	0800c164 	.word	0x0800c164
 8009104:	0800c164 	.word	0x0800c164
 8009108:	0800c168 	.word	0x0800c168

0800910c <memset>:
 800910c:	4402      	add	r2, r0
 800910e:	4603      	mov	r3, r0
 8009110:	4293      	cmp	r3, r2
 8009112:	d100      	bne.n	8009116 <memset+0xa>
 8009114:	4770      	bx	lr
 8009116:	f803 1b01 	strb.w	r1, [r3], #1
 800911a:	e7f9      	b.n	8009110 <memset+0x4>

0800911c <_init>:
 800911c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911e:	bf00      	nop
 8009120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009122:	bc08      	pop	{r3}
 8009124:	469e      	mov	lr, r3
 8009126:	4770      	bx	lr

08009128 <_fini>:
 8009128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912a:	bf00      	nop
 800912c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800912e:	bc08      	pop	{r3}
 8009130:	469e      	mov	lr, r3
 8009132:	4770      	bx	lr
