# AIEplace
Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.

# TODO
* Python: Add convergence detection (e.g. < 10% change)
* Collect data on program execution
* Find and test AIE array benchmarks
* Collect data on hyperparameters
* Explore using Sparse Matrices for HPWL computation
* 10min Progress presentation

![Python implementation of AIEplace 8x48](images/AIEplace_8x48.gif)
![Python implementation of AIEplace 8x8](images/AIEplace_8x8.gif)
![Python implementation of AIEplace 16x16](images/AIEplace_16x16.gif)
![Python implementation of AIEplace 24x24](images/AIEplace_24x24.gif)
