<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>23934976</Best-caseLatency>
            <Average-caseLatency>23934976</Average-caseLatency>
            <Worst-caseLatency>23934976</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.239 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.239 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.239 sec</Worst-caseRealTimeLatency>
            <Interval-min>23934977</Interval-min>
            <Interval-max>23934977</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>251</BRAM_18K>
            <DSP>505</DSP>
            <FF>100116</FF>
            <LUT>93750</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WSTRB</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WSTRB</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WSTRB</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_conv1_params_fu_582</InstName>
                    <ModuleName>load_conv1_params</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>582</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_conv1_params_Pipeline_VITIS_LOOP_180_3_VITIS_LOOP_181_4_fu_449</InstName>
                            <ModuleName>load_conv1_params_Pipeline_VITIS_LOOP_180_3_VITIS_LOOP_181_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>449</ID>
                            <BindInstances>add_ln180_1_fu_3101_p2 add_ln180_3_fu_3113_p2 add_ln180_fu_3122_p2 add_ln180_2_fu_3154_p2 add_ln183_2_fu_3190_p2 add_ln181_fu_3216_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln177_1_fu_823_p2 add_ln177_fu_835_p2 add_ln178_fu_845_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_conv2_params_fu_916</InstName>
                    <ModuleName>load_conv2_params</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>916</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123</InstName>
                            <ModuleName>load_conv2_params_Pipeline_VITIS_LOOP_200_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <BindInstances>add_ln200_fu_226_p2 add_ln202_1_fu_250_p2 add_ln202_fu_260_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln198_fu_184_p2 add_ln199_fu_194_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_conv3_params_fu_934</InstName>
                    <ModuleName>load_conv3_params</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>934</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_conv3_params_Pipeline_VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4_fu_144</InstName>
                            <ModuleName>load_conv3_params_Pipeline_VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln217_1_fu_773_p2 add_ln217_fu_816_p2 sub_ln221_fu_874_p2 add_ln218_fu_916_p2 add_ln221_fu_970_p2 add_ln219_fu_1020_p2 add_ln218_1_fu_1026_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_parent_loop_proc_fu_1008</InstName>
                    <ModuleName>dataflow_parent_loop_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1008</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_tile_height_loop_MAIN_1_U0</InstName>
                            <ModuleName>dataflow_in_loop_tile_height_loop_MAIN_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>476</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_U0</InstName>
                                    <ModuleName>dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>530</ID>
                                    <BindInstances>mul_8ns_10ns_17_1_1_U424 pixel_h_fu_64_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>conv1_tile_U0</InstName>
                                    <ModuleName>conv1_tile</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>536</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_fu_1773</InstName>
                                            <ModuleName>conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1773</ID>
                                            <BindInstances>empty_258_fu_6062_p2 p_cast_fu_6068_p2 indvars_iv_next366_i_fu_6082_p2 empty_259_fu_6088_p2 p_cast2_fu_6094_p2 empty_260_fu_6108_p2 p_cast3_fu_6114_p2 empty_261_fu_6128_p2 p_cast4_fu_6134_p2 empty_262_fu_6154_p2 empty_263_fu_6166_p2 empty_264_fu_6178_p2 add_ln280_1_fu_5959_p2 add_ln280_fu_5968_p2 indvars_iv_next366_i_dup_fu_6349_p2 p_mid120_fu_6380_p2 p_cast_mid1_fu_6386_p2 indvars_iv_next366_i_mid1_fu_6416_p2 p_mid126_fu_6422_p2 p_cast2_mid1_fu_6428_p2 p_mid132_fu_6458_p2 p_cast3_mid1_fu_6464_p2 p_cast4_mid1_fu_6494_p2 p_mid144_fu_6546_p2 p_mid148_fu_6574_p2 p_mid152_fu_6602_p2 add_ln304_fu_6634_p2 add_ln305_fu_6640_p2 fmul_32ns_32ns_32_3_max_dsp_1_U510 fadd_32ns_32ns_32_4_full_dsp_1_U429 tw_fu_7083_p2 add_ln304_2_fu_7417_p2 add_ln305_1_fu_7422_p2 fmul_32ns_32ns_32_3_max_dsp_1_U511 fadd_32ns_32ns_32_4_full_dsp_1_U430 add_ln304_3_fu_8169_p2 add_ln305_2_fu_8174_p2 fmul_32ns_32ns_32_3_max_dsp_1_U512 fadd_32ns_32ns_32_4_full_dsp_1_U431 add_ln304_4_fu_8921_p2 add_ln305_3_fu_8926_p2 fmul_32ns_32ns_32_3_max_dsp_1_U513 fadd_32ns_32ns_32_4_full_dsp_1_U432 fmul_32ns_32ns_32_3_max_dsp_1_U514 fadd_32ns_32ns_32_4_full_dsp_1_U433 fmul_32ns_32ns_32_3_max_dsp_1_U515 fadd_32ns_32ns_32_4_full_dsp_1_U434 add_ln304_5_fu_11171_p2 fmul_32ns_32ns_32_3_max_dsp_1_U516 fadd_32ns_32ns_32_4_full_dsp_1_U435 add_ln304_6_fu_11967_p2 fmul_32ns_32ns_32_3_max_dsp_1_U517 fadd_32ns_32ns_32_4_full_dsp_1_U436 add_ln304_7_fu_12836_p2 fmul_32ns_32ns_32_3_max_dsp_1_U518 fadd_32ns_32ns_32_4_full_dsp_1_U437 fmul_32ns_32ns_32_3_max_dsp_1_U519 fadd_32ns_32ns_32_4_full_dsp_1_U438 fmul_32ns_32ns_32_3_max_dsp_1_U520 fadd_32ns_32ns_32_4_full_dsp_1_U439 fmul_32ns_32ns_32_3_max_dsp_1_U521 fadd_32ns_32ns_32_4_full_dsp_1_U440 fmul_32ns_32ns_32_3_max_dsp_1_U522 fadd_32ns_32ns_32_4_full_dsp_1_U441 fmul_32ns_32ns_32_3_max_dsp_1_U523 fadd_32ns_32ns_32_4_full_dsp_1_U442 fmul_32ns_32ns_32_3_max_dsp_1_U524 fadd_32ns_32ns_32_4_full_dsp_1_U443 fmul_32ns_32ns_32_3_max_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U444 fmul_32ns_32ns_32_3_max_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U445 fmul_32ns_32ns_32_3_max_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U446 fmul_32ns_32ns_32_3_max_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U447 fmul_32ns_32ns_32_3_max_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U448 fmul_32ns_32ns_32_3_max_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U449 fmul_32ns_32ns_32_3_max_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U450 fmul_32ns_32ns_32_3_max_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U451 fmul_32ns_32ns_32_3_max_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U452 fmul_32ns_32ns_32_3_max_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U453 fmul_32ns_32ns_32_3_max_dsp_1_U535 fadd_32ns_32ns_32_4_full_dsp_1_U454 fmul_32ns_32ns_32_3_max_dsp_1_U536 fadd_32ns_32ns_32_4_full_dsp_1_U455 fmul_32ns_32ns_32_3_max_dsp_1_U537 fadd_32ns_32ns_32_4_full_dsp_1_U456 fmul_32ns_32ns_32_3_max_dsp_1_U538 fadd_32ns_32ns_32_4_full_dsp_1_U457 fmul_32ns_32ns_32_3_max_dsp_1_U539 fadd_32ns_32ns_32_4_full_dsp_1_U458 fmul_32ns_32ns_32_3_max_dsp_1_U540 fadd_32ns_32ns_32_4_full_dsp_1_U459 fmul_32ns_32ns_32_3_max_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U460 fmul_32ns_32ns_32_3_max_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U461 fmul_32ns_32ns_32_3_max_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U462 fmul_32ns_32ns_32_3_max_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U463 fmul_32ns_32ns_32_3_max_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U464 fmul_32ns_32ns_32_3_max_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U465 fmul_32ns_32ns_32_3_max_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U466 fmul_32ns_32ns_32_3_max_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U467 fmul_32ns_32ns_32_3_max_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U468 fmul_32ns_32ns_32_3_max_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U469 fmul_32ns_32ns_32_3_max_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U470 fmul_32ns_32ns_32_3_max_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U471 fmul_32ns_32ns_32_3_max_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U472 fmul_32ns_32ns_32_3_max_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U473 fmul_32ns_32ns_32_3_max_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U474 fmul_32ns_32ns_32_3_max_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U475 fmul_32ns_32ns_32_3_max_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U476 fmul_32ns_32ns_32_3_max_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U477 fmul_32ns_32ns_32_3_max_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U478 fmul_32ns_32ns_32_3_max_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U479 fmul_32ns_32ns_32_3_max_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U480 fmul_32ns_32ns_32_3_max_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U481 fmul_32ns_32ns_32_3_max_dsp_1_U563 fadd_32ns_32ns_32_4_full_dsp_1_U482 fmul_32ns_32ns_32_3_max_dsp_1_U564 fadd_32ns_32ns_32_4_full_dsp_1_U483 fmul_32ns_32ns_32_3_max_dsp_1_U565 fadd_32ns_32ns_32_4_full_dsp_1_U484 fmul_32ns_32ns_32_3_max_dsp_1_U566 fadd_32ns_32ns_32_4_full_dsp_1_U485 fmul_32ns_32ns_32_3_max_dsp_1_U567 fadd_32ns_32ns_32_4_full_dsp_1_U486 fmul_32ns_32ns_32_3_max_dsp_1_U568 fadd_32ns_32ns_32_4_full_dsp_1_U487 fmul_32ns_32ns_32_3_max_dsp_1_U569 fadd_32ns_32ns_32_4_full_dsp_1_U488 fmul_32ns_32ns_32_3_max_dsp_1_U570 fadd_32ns_32ns_32_4_full_dsp_1_U489 fmul_32ns_32ns_32_3_max_dsp_1_U571 fadd_32ns_32ns_32_4_full_dsp_1_U490 fmul_32ns_32ns_32_3_max_dsp_1_U572 fadd_32ns_32ns_32_4_full_dsp_1_U491 fmul_32ns_32ns_32_3_max_dsp_1_U573 fadd_32ns_32ns_32_4_full_dsp_1_U492 fmul_32ns_32ns_32_3_max_dsp_1_U574 fadd_32ns_32ns_32_4_full_dsp_1_U493 fmul_32ns_32ns_32_3_max_dsp_1_U575 fadd_32ns_32ns_32_4_full_dsp_1_U494 fmul_32ns_32ns_32_3_max_dsp_1_U576 fadd_32ns_32ns_32_4_full_dsp_1_U495 fmul_32ns_32ns_32_3_max_dsp_1_U577 fadd_32ns_32ns_32_4_full_dsp_1_U496 fmul_32ns_32ns_32_3_max_dsp_1_U578 fadd_32ns_32ns_32_4_full_dsp_1_U497 fmul_32ns_32ns_32_3_max_dsp_1_U579 fadd_32ns_32ns_32_4_full_dsp_1_U498 fmul_32ns_32ns_32_3_max_dsp_1_U580 fadd_32ns_32ns_32_4_full_dsp_1_U499 fmul_32ns_32ns_32_3_max_dsp_1_U581 fadd_32ns_32ns_32_4_full_dsp_1_U500 fmul_32ns_32ns_32_3_max_dsp_1_U582 fadd_32ns_32ns_32_4_full_dsp_1_U501 fmul_32ns_32ns_32_3_max_dsp_1_U583 fadd_32ns_32ns_32_4_full_dsp_1_U502 fmul_32ns_32ns_32_3_max_dsp_1_U584 fadd_32ns_32ns_32_4_full_dsp_1_U503 fmul_32ns_32ns_32_3_max_dsp_1_U585 fadd_32ns_32ns_32_4_full_dsp_1_U504 fmul_32ns_32ns_32_3_max_dsp_1_U586 fadd_32ns_32ns_32_4_full_dsp_1_U505 fmul_32ns_32ns_32_3_max_dsp_1_U587 fadd_32ns_32ns_32_4_full_dsp_1_U506 fmul_32ns_32ns_32_3_max_dsp_1_U588 fadd_32ns_32ns_32_4_full_dsp_1_U507 fmul_32ns_32ns_32_3_max_dsp_1_U589 fadd_32ns_32ns_32_4_full_dsp_1_U508 fmul_32ns_32ns_32_3_max_dsp_1_U590 fadd_32ns_32ns_32_4_full_dsp_1_U509 add_ln282_fu_6026_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>layer1_output_tile_U layer1_output_tile_1_U add_ln262_3_fu_2428_p2 add_ln262_fu_2434_p2 sub_ln262_fu_2463_p2 add_ln262_1_fu_2473_p2 add_ln262_2_fu_2482_p2 add_ln263_fu_3674_p2 add_ln330_fu_5146_p2 add_ln334_fu_5178_p2 add_ln334_1_fu_5188_p2 add_ln334_2_fu_5205_p2 add_ln331_fu_5217_p2 add_ln334_3_fu_5231_p2 add_ln332_fu_5248_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>conv2_U0</InstName>
                                    <ModuleName>conv2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>875</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_fu_344</InstName>
                                            <ModuleName>conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>344</ID>
                                            <BindInstances>add_ln356_1_fu_416_p2 add_ln356_fu_461_p2 add_ln357_fu_516_p2 add_ln358_fu_595_p2 add_ln357_1_fu_428_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4_fu_384</InstName>
                                            <ModuleName>conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>384</ID>
                                            <BindInstances>add_ln366_1_fu_430_p2 add_ln366_fu_439_p2 add_ln367_fu_539_p2 add_ln368_fu_597_p2 add_ln367_1_fu_464_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8_fu_407</InstName>
                                            <ModuleName>conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>407</ID>
                                            <BindInstances>add_ln408_1_fu_388_p2 add_ln408_fu_406_p2 add_ln409_fu_470_p2 add_ln410_fu_529_p2 add_ln409_1_fu_535_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430</InstName>
                                            <ModuleName>conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>430</ID>
                                            <BindInstances>add_ln396_1_fu_465_p2 add_ln396_fu_477_p2 add_ln399_fu_509_p2 add_ln397_fu_536_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_tile_height_loop_fu_452</InstName>
                                            <ModuleName>conv2_Pipeline_tile_height_loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>452</ID>
                                            <BindInstances>add_ln382_fu_786_p2 add_ln389_1_fu_796_p2 add_ln387_1_fu_831_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_tile_height_loop4_fu_493</InstName>
                                            <ModuleName>conv2_Pipeline_tile_height_loop4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>493</ID>
                                            <BindInstances>add_ln382_fu_786_p2 add_ln389_fu_796_p2 add_ln387_2_fu_831_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_tile_height_loop5_fu_534</InstName>
                                            <ModuleName>conv2_Pipeline_tile_height_loop5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>534</ID>
                                            <BindInstances>add_ln382_fu_786_p2 add_ln389_fu_796_p2 add_ln387_2_fu_831_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv2_Pipeline_tile_height_loop6_fu_575</InstName>
                                            <ModuleName>conv2_Pipeline_tile_height_loop6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>575</ID>
                                            <BindInstances>add_ln382_fu_786_p2 add_ln389_fu_796_p2 add_ln387_1_fu_831_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>input_tile_U input_tile_1_U input_tile_2_U input_tile_3_U input_tile_4_U input_tile_5_U input_tile_6_U input_tile_7_U input_tile_8_U input_tile_9_U input_tile_10_U input_tile_11_U input_tile_12_U input_tile_13_U input_tile_14_U input_tile_15_U input_tile_16_U layer2_output_tile_U layer2_output_tile_1_U layer2_output_tile_2_U layer2_output_tile_3_U layer2_output_tile_4_U layer2_output_tile_5_U layer2_output_tile_6_U layer2_output_tile_7_U layer2_output_tile_8_U layer2_output_tile_9_U layer2_output_tile_10_U layer2_output_tile_11_U layer2_output_tile_12_U layer2_output_tile_13_U layer2_output_tile_14_U layer2_output_tile_15_U layer2_output_tile_16_U add_ln377_fu_662_p2 add_ln387_fu_680_p2 add_ln389_fu_759_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1918 fmul_32ns_32ns_32_3_max_dsp_1_U1919 add_ln389_2_fu_835_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1927 add_ln389_3_fu_863_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1931 fmul_32ns_32ns_32_3_max_dsp_1_U1933</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>conv3_U0</InstName>
                                    <ModuleName>conv3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>891</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3_fu_112</InstName>
                                            <ModuleName>conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>112</ID>
                                            <BindInstances>add_ln435_1_fu_147_p2 add_ln435_fu_170_p2 add_ln436_fu_238_p2 add_ln437_fu_318_p2 add_ln436_1_fu_324_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4_fu_119</InstName>
                                            <ModuleName>conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>119</ID>
                                            <BindInstances>add_ln445_1_fu_98_p2 add_ln445_fu_110_p2 add_ln446_fu_171_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_127</InstName>
                                            <ModuleName>conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>127</ID>
                                            <BindInstances>empty_fu_4879_p2 empty_234_fu_4985_p2 empty_235_fu_5010_p2 empty_237_fu_5429_p2 empty_238_fu_5189_p2 empty_239_fu_5454_p2 empty_240_fu_5572_p2 empty_242_fu_4251_p2 p_cast_fu_4257_p2 th_2_fu_5206_p2 pad_h_1_fu_4271_p2 p_cast1_fu_4277_p2 empty_243_fu_5217_p2 add_ln454_1_fu_4297_p2 add_ln454_fu_4309_p2 add_ln484_fu_4353_p2 empty_244_fu_4924_p2 empty_245_fu_5027_p2 empty_246_fu_5052_p2 empty_248_fu_5471_p2 empty_249_fu_5228_p2 empty_250_fu_5496_p2 empty_251_fu_5589_p2 pad_h_4_dup_fu_4419_p2 add_ln484_1_fu_5072_p2 add_ln484_2_fu_5093_p2 p_mid129_fu_4469_p2 p_cast_mid1_fu_4475_p2 add_ln484_3_fu_4509_p2 add_ln484_4_fu_4531_p2 pad_h_4_mid1_fu_5285_p2 p_cast1_mid1_fu_4537_p2 add_ln484_5_fu_4768_p2 add_ln484_6_fu_4789_p2 add_ln484_7_fu_5315_p2 add_ln484_8_fu_5336_p2 p_mid133_fu_5342_p2 add_ln484_9_fu_5372_p2 add_ln484_10_fu_5393_p2 add_ln484_11_fu_4586_p2 add_ln484_12_fu_4958_p2 add_ln484_13_fu_5162_p2 add_ln484_14_fu_5399_p2 add_ln484_15_fu_5513_p2 add_ln474_fu_4601_p2 add_ln475_fu_4607_p2 add_ln484_16_fu_4633_p2 add_ln484_17_fu_4795_p2 add_ln484_18_fu_5099_p2 add_ln484_19_fu_5409_p2 add_ln484_20_fu_5517_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1947 pad_w_11_fu_4805_p2 pad_w_4_fu_4644_p2 add_ln474_3_fu_4650_p2 add_ln484_21_fu_4676_p2 add_ln484_22_fu_4967_p2 add_ln484_23_fu_5109_p2 add_ln484_24_fu_5419_p2 add_ln484_25_fu_5526_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1947 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1947 add_ln484_26_fu_4828_p2 add_ln484_27_fu_4976_p2 add_ln484_28_fu_5171_p2 add_ln484_29_fu_5530_p2 add_ln484_30_fu_5539_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1947 add_ln474_4_fu_4838_p2 add_ln484_31_fu_4861_p2 add_ln484_32_fu_5119_p2 add_ln484_33_fu_5180_p2 add_ln484_34_fu_5543_p2 add_ln484_35_fu_5552_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1947 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1947 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1947 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1947 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1947 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1948 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1949 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1949 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1949 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1949 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1949 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1949 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1949 add_ln456_fu_4687_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>input_tile_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>963</ID>
                                </Instance>
                                <Instance>
                                    <InstName>reconstructor_U0</InstName>
                                    <ModuleName>reconstructor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>970</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66</InstName>
                                            <ModuleName>reconstructor_Pipeline_VITIS_LOOP_502_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>66</ID>
                                            <BindInstances>empty_fu_201_p2 empty_227_fu_231_p2 add_ln501_3_fu_243_p2 add_ln501_fu_252_p2 p_mid1_fu_308_p2 p_mid17_fu_338_p2 add_ln501_1_fu_356_p2 add_ln501_2_fu_366_p2 add_ln502_fu_397_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>output_ftmap_c_U pixel_h_loc_c_U pixel_w_loc_c_U conv2_to_conv3_U conv1_to_conv2_U layer3_output_tile_0_U pixel_w_loc_c14_channel_U pixel_h_loc_c15_channel_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_biases_local_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_U conv2_biases_local_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_U conv3_biases_local_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_conv1_params_Pipeline_VITIS_LOOP_180_3_VITIS_LOOP_181_4</Name>
            <Loops>
                <VITIS_LOOP_180_3_VITIS_LOOP_181_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_3_VITIS_LOOP_181_4>
                        <Name>VITIS_LOOP_180_3_VITIS_LOOP_181_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_3_VITIS_LOOP_181_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1148</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>442</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3_VITIS_LOOP_181_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_3101_p2" SOURCE="src/srcnn.cpp:180" URAM="0" VARIABLE="add_ln180_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3_VITIS_LOOP_181_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_3_fu_3113_p2" SOURCE="src/srcnn.cpp:180" URAM="0" VARIABLE="add_ln180_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3_VITIS_LOOP_181_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_3122_p2" SOURCE="src/srcnn.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3_VITIS_LOOP_181_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_2_fu_3154_p2" SOURCE="src/srcnn.cpp:180" URAM="0" VARIABLE="add_ln180_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3_VITIS_LOOP_181_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_2_fu_3190_p2" SOURCE="src/srcnn.cpp:183" URAM="0" VARIABLE="add_ln183_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3_VITIS_LOOP_181_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_3216_p2" SOURCE="src/srcnn.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_conv1_params</Name>
            <Loops>
                <VITIS_LOOP_177_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6657</Best-caseLatency>
                    <Average-caseLatency>6657</Average-caseLatency>
                    <Worst-caseLatency>6657</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6657</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_1>
                        <Name>VITIS_LOOP_177_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>6656</Latency>
                        <AbsoluteTimeLatency>66.560 us</AbsoluteTimeLatency>
                        <IterationLatency>104</IterationLatency>
                        <PipelineDepth>104</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_conv1_params_Pipeline_VITIS_LOOP_180_3_VITIS_LOOP_181_4_fu_449</Instance>
                        </InstanceList>
                    </VITIS_LOOP_177_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1429</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>799</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_823_p2" SOURCE="src/srcnn.cpp:177" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_835_p2" SOURCE="src/srcnn.cpp:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_845_p2" SOURCE="src/srcnn.cpp:178" URAM="0" VARIABLE="add_ln178"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_conv2_params_Pipeline_VITIS_LOOP_200_2</Name>
            <Loops>
                <VITIS_LOOP_200_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>75</Average-caseLatency>
                    <Worst-caseLatency>75</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_200_2>
                        <Name>VITIS_LOOP_200_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>73</Latency>
                        <AbsoluteTimeLatency>0.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_200_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>258</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>240</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_226_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_1_fu_250_p2" SOURCE="src/srcnn.cpp:202" URAM="0" VARIABLE="add_ln202_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_260_p2" SOURCE="src/srcnn.cpp:202" URAM="0" VARIABLE="add_ln202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_conv2_params</Name>
            <Loops>
                <VITIS_LOOP_198_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2785</Best-caseLatency>
                    <Average-caseLatency>2785</Average-caseLatency>
                    <Worst-caseLatency>2785</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2785</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_198_1>
                        <Name>VITIS_LOOP_198_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2784</Latency>
                        <AbsoluteTimeLatency>27.840 us</AbsoluteTimeLatency>
                        <IterationLatency>87</IterationLatency>
                        <PipelineDepth>87</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_conv2_params_Pipeline_VITIS_LOOP_200_2_fu_123</Instance>
                        </InstanceList>
                    </VITIS_LOOP_198_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>517</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>566</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_184_p2" SOURCE="src/srcnn.cpp:198" URAM="0" VARIABLE="add_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_194_p2" SOURCE="src/srcnn.cpp:199" URAM="0" VARIABLE="add_ln199"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_conv3_params_Pipeline_VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4</Name>
            <Loops>
                <VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4>
                        <Name>VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>77</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_1_fu_773_p2" SOURCE="src/srcnn.cpp:217" URAM="0" VARIABLE="add_ln217_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_816_p2" SOURCE="src/srcnn.cpp:217" URAM="0" VARIABLE="add_ln217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_fu_874_p2" SOURCE="src/srcnn.cpp:221" URAM="0" VARIABLE="sub_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_916_p2" SOURCE="src/srcnn.cpp:218" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_970_p2" SOURCE="src/srcnn.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_1020_p2" SOURCE="src/srcnn.cpp:219" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_1_fu_1026_p2" SOURCE="src/srcnn.cpp:218" URAM="0" VARIABLE="add_ln218_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_conv3_params</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>812</Best-caseLatency>
                    <Average-caseLatency>812</Average-caseLatency>
                    <Worst-caseLatency>812</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>812</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>476</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.214</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>141</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>221</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U424" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="pixel_h_fu_64_p2" SOURCE="src/srcnn.cpp:146" URAM="0" VARIABLE="pixel_h"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co</Name>
            <Loops>
                <feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18827</Best-caseLatency>
                    <Average-caseLatency>18827</Average-caseLatency>
                    <Worst-caseLatency>18827</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18827</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1>
                        <Name>feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18496</TripCount>
                        <Latency>18825</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>331</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>405</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>32</UTIL_DSP>
                    <FF>45675</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>50304</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>42</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_258_fu_6062_p2" SOURCE="" URAM="0" VARIABLE="empty_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast_fu_6068_p2" SOURCE="" URAM="0" VARIABLE="p_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next366_i_fu_6082_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next366_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_259_fu_6088_p2" SOURCE="" URAM="0" VARIABLE="empty_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast2_fu_6094_p2" SOURCE="" URAM="0" VARIABLE="p_cast2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_6108_p2" SOURCE="" URAM="0" VARIABLE="empty_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast3_fu_6114_p2" SOURCE="" URAM="0" VARIABLE="p_cast3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_6128_p2" SOURCE="" URAM="0" VARIABLE="empty_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast4_fu_6134_p2" SOURCE="" URAM="0" VARIABLE="p_cast4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_6154_p2" SOURCE="" URAM="0" VARIABLE="empty_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_6166_p2" SOURCE="" URAM="0" VARIABLE="empty_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_6178_p2" SOURCE="" URAM="0" VARIABLE="empty_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_1_fu_5959_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="add_ln280_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_5968_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next366_i_dup_fu_6349_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="indvars_iv_next366_i_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid120_fu_6380_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_mid120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast_mid1_fu_6386_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_cast_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next366_i_mid1_fu_6416_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="indvars_iv_next366_i_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid126_fu_6422_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_mid126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast2_mid1_fu_6428_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_cast2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid132_fu_6458_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_mid132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast3_mid1_fu_6464_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_cast3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast4_mid1_fu_6494_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_cast4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid144_fu_6546_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_mid144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid148_fu_6574_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_mid148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="p_mid152_fu_6602_p2" SOURCE="src/srcnn.cpp:280" URAM="0" VARIABLE="p_mid152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_6634_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_6640_p2" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="add_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U510" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="tw_fu_7083_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="tw"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_2_fu_7417_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_1_fu_7422_p2" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="add_ln305_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U511" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_3_fu_8169_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_2_fu_8174_p2" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="add_ln305_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U512" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_4_fu_8921_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_3_fu_8926_p2" SOURCE="src/srcnn.cpp:305" URAM="0" VARIABLE="add_ln305_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U513" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U514" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U515" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_5_fu_11171_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U516" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_6_fu_11967_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U517" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_7_fu_12836_p2" SOURCE="src/srcnn.cpp:304" URAM="0" VARIABLE="add_ln304_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U518" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U519" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U520" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U521" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U522" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U523" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U524" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U525" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U526" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U527" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U528" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U529" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U530" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U531" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U532" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U533" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U534" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U535" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U536" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U537" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U538" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U539" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U540" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U541" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U542" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U543" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U544" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U545" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U546" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U547" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U548" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U549" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U550" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U551" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U552" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U553" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U554" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U555" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U556" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U557" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U558" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U559" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U560" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U561" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U562" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U563" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U564" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U565" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U566" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U567" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U568" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U569" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U570" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U571" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U572" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U573" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U574" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U575" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U576" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U577" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U578" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U579" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U580" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U581" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U582" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U583" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U584" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U585" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U586" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U587" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U588" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U589" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U590" SOURCE="src/srcnn.cpp:313" URAM="0" VARIABLE="prod_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="fadd" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="src/srcnn.cpp:316" URAM="0" VARIABLE="acc_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_6026_p2" SOURCE="src/srcnn.cpp:282" URAM="0" VARIABLE="add_ln282"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_tile</Name>
            <Loops>
                <VITIS_LOOP_262_2>
                    <VITIS_LOOP_263_3/>
                </VITIS_LOOP_262_2>
                <STREAM_OUT_CONV1>
                    <VITIS_LOOP_331_4>
                        <VITIS_LOOP_332_5/>
                    </VITIS_LOOP_331_4>
                </STREAM_OUT_CONV1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58874</Best-caseLatency>
                    <Average-caseLatency>58874</Average-caseLatency>
                    <Worst-caseLatency>58874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.589 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.589 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.589 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>58874</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_262_2>
                        <Name>VITIS_LOOP_262_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>748</Latency>
                        <AbsoluteTimeLatency>7.480 us</AbsoluteTimeLatency>
                        <IterationLatency>44</IterationLatency>
                        <PipelineDepth>44</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_263_3>
                            <Name>VITIS_LOOP_263_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>17</TripCount>
                            <Latency>34</Latency>
                            <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_263_3>
                    </VITIS_LOOP_262_2>
                    <STREAM_OUT_CONV1>
                        <Name>STREAM_OUT_CONV1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>39296</Latency>
                        <AbsoluteTimeLatency>0.393 ms</AbsoluteTimeLatency>
                        <IterationLatency>614</IterationLatency>
                        <PipelineDepth>614</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_331_4>
                            <Name>VITIS_LOOP_331_4</Name>
                            <Slack>7.30</Slack>
                            <TripCount>17</TripCount>
                            <Latency>612</Latency>
                            <AbsoluteTimeLatency>6.120 us</AbsoluteTimeLatency>
                            <IterationLatency>36</IterationLatency>
                            <PipelineDepth>36</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_332_5>
                                <Name>VITIS_LOOP_332_5</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>34</Latency>
                                <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_332_5>
                        </VITIS_LOOP_331_4>
                    </STREAM_OUT_CONV1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>405</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>32</UTIL_DSP>
                    <FF>55107</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>50885</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>43</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="layer1_output_tile_U" SOURCE="src/srcnn.cpp:246" URAM="0" VARIABLE="layer1_output_tile"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="layer1_output_tile_1_U" SOURCE="src/srcnn.cpp:246" URAM="0" VARIABLE="layer1_output_tile_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_262_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_3_fu_2428_p2" SOURCE="src/srcnn.cpp:262" URAM="0" VARIABLE="add_ln262_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_262_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_2434_p2" SOURCE="src/srcnn.cpp:262" URAM="0" VARIABLE="add_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_262_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln262_fu_2463_p2" SOURCE="src/srcnn.cpp:262" URAM="0" VARIABLE="sub_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_262_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_1_fu_2473_p2" SOURCE="src/srcnn.cpp:262" URAM="0" VARIABLE="add_ln262_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_262_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_2_fu_2482_p2" SOURCE="src/srcnn.cpp:262" URAM="0" VARIABLE="add_ln262_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_3674_p2" SOURCE="src/srcnn.cpp:263" URAM="0" VARIABLE="add_ln263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_5146_p2" SOURCE="src/srcnn.cpp:330" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_5178_p2" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="add_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_331_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_1_fu_5188_p2" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="add_ln334_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_331_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_2_fu_5205_p2" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="add_ln334_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_331_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_fu_5217_p2" SOURCE="src/srcnn.cpp:331" URAM="0" VARIABLE="add_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_3_fu_5231_p2" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="add_ln334_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_332_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_5248_p2" SOURCE="src/srcnn.cpp:332" URAM="0" VARIABLE="add_ln332"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2</Name>
            <Loops>
                <STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.207</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18498</Best-caseLatency>
                    <Average-caseLatency>18498</Average-caseLatency>
                    <Worst-caseLatency>18498</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.185 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.185 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.185 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18498</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2>
                        <Name>STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18496</TripCount>
                        <Latency>18496</Latency>
                        <AbsoluteTimeLatency>0.185 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_1_fu_416_p2" SOURCE="src/srcnn.cpp:356" URAM="0" VARIABLE="add_ln356_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_461_p2" SOURCE="src/srcnn.cpp:356" URAM="0" VARIABLE="add_ln356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_fu_516_p2" SOURCE="src/srcnn.cpp:357" URAM="0" VARIABLE="add_ln357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_595_p2" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_1_fu_428_p2" SOURCE="src/srcnn.cpp:357" URAM="0" VARIABLE="add_ln357_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4</Name>
            <Loops>
                <OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.814</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9250</Best-caseLatency>
                    <Average-caseLatency>9250</Average-caseLatency>
                    <Worst-caseLatency>9250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4>
                        <Name>OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>9248</Latency>
                        <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>290</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_1_fu_430_p2" SOURCE="src/srcnn.cpp:366" URAM="0" VARIABLE="add_ln366_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_439_p2" SOURCE="src/srcnn.cpp:366" URAM="0" VARIABLE="add_ln366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_539_p2" SOURCE="src/srcnn.cpp:367" URAM="0" VARIABLE="add_ln367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_597_p2" SOURCE="src/srcnn.cpp:368" URAM="0" VARIABLE="add_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_1_fu_464_p2" SOURCE="src/srcnn.cpp:367" URAM="0" VARIABLE="add_ln367_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_tile_height_loop</Name>
            <Loops>
                <tile_height_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_height_loop>
                        <Name>tile_height_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tile_height_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3527</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>673</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_786_p2" SOURCE="src/srcnn.cpp:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_1_fu_796_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_1_fu_831_p2" SOURCE="src/srcnn.cpp:387" URAM="0" VARIABLE="add_ln387_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_tile_height_loop4</Name>
            <Loops>
                <tile_height_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_height_loop>
                        <Name>tile_height_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tile_height_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3527</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>673</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_786_p2" SOURCE="src/srcnn.cpp:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_fu_796_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_2_fu_831_p2" SOURCE="src/srcnn.cpp:387" URAM="0" VARIABLE="add_ln387_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_tile_height_loop5</Name>
            <Loops>
                <tile_height_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_height_loop>
                        <Name>tile_height_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tile_height_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3527</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>673</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_786_p2" SOURCE="src/srcnn.cpp:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_fu_796_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_2_fu_831_p2" SOURCE="src/srcnn.cpp:387" URAM="0" VARIABLE="add_ln387_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_tile_height_loop6</Name>
            <Loops>
                <tile_height_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_height_loop>
                        <Name>tile_height_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tile_height_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3527</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>673</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_786_p2" SOURCE="src/srcnn.cpp:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_fu_796_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_height_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_1_fu_831_p2" SOURCE="src/srcnn.cpp:387" URAM="0" VARIABLE="add_ln387_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6</Name>
            <Loops>
                <RELU_CONV2_VITIS_LOOP_397_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.785</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>292</Best-caseLatency>
                    <Average-caseLatency>292</Average-caseLatency>
                    <Worst-caseLatency>292</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>292</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU_CONV2_VITIS_LOOP_397_6>
                        <Name>RELU_CONV2_VITIS_LOOP_397_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>290</Latency>
                        <AbsoluteTimeLatency>2.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU_CONV2_VITIS_LOOP_397_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>376</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU_CONV2_VITIS_LOOP_397_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_1_fu_465_p2" SOURCE="src/srcnn.cpp:396" URAM="0" VARIABLE="add_ln396_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU_CONV2_VITIS_LOOP_397_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_fu_477_p2" SOURCE="src/srcnn.cpp:396" URAM="0" VARIABLE="add_ln396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU_CONV2_VITIS_LOOP_397_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_509_p2" SOURCE="src/srcnn.cpp:399" URAM="0" VARIABLE="add_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU_CONV2_VITIS_LOOP_397_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_536_p2" SOURCE="src/srcnn.cpp:397" URAM="0" VARIABLE="add_ln397"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8</Name>
            <Loops>
                <STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.973</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9250</Best-caseLatency>
                    <Average-caseLatency>9250</Average-caseLatency>
                    <Worst-caseLatency>9250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8>
                        <Name>STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>9248</Latency>
                        <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>364</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln408_1_fu_388_p2" SOURCE="src/srcnn.cpp:408" URAM="0" VARIABLE="add_ln408_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln408_fu_406_p2" SOURCE="src/srcnn.cpp:408" URAM="0" VARIABLE="add_ln408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_fu_470_p2" SOURCE="src/srcnn.cpp:409" URAM="0" VARIABLE="add_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln410_fu_529_p2" SOURCE="src/srcnn.cpp:410" URAM="0" VARIABLE="add_ln410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_1_fu_535_p2" SOURCE="src/srcnn.cpp:409" URAM="0" VARIABLE="add_ln409_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <out_feature_loop_CONV2>
                    <in_feature_loop_conv2/>
                </out_feature_loop_CONV2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>106347</Best-caseLatency>
                    <Average-caseLatency>106347</Average-caseLatency>
                    <Worst-caseLatency>106347</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.063 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.063 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.063 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>106347</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <out_feature_loop_CONV2>
                        <Name>out_feature_loop_CONV2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>69344</Latency>
                        <AbsoluteTimeLatency>0.693 ms</AbsoluteTimeLatency>
                        <IterationLatency>2167</IterationLatency>
                        <PipelineDepth>2167</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6_fu_430</Instance>
                        </InstanceList>
                        <in_feature_loop_conv2>
                            <Name>in_feature_loop_conv2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <Latency>1872</Latency>
                            <AbsoluteTimeLatency>18.720 us</AbsoluteTimeLatency>
                            <IterationLatency>117</IterationLatency>
                            <PipelineDepth>117</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_tile_height_loop_fu_452</Instance>
                                <Instance>grp_conv2_Pipeline_tile_height_loop4_fu_493</Instance>
                                <Instance>grp_conv2_Pipeline_tile_height_loop5_fu_534</Instance>
                                <Instance>grp_conv2_Pipeline_tile_height_loop6_fu_575</Instance>
                            </InstanceList>
                        </in_feature_loop_conv2>
                    </out_feature_loop_CONV2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>102</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>35</UTIL_BRAM>
                    <DSP>85</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>20846</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>17860</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_1_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_2_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_3_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_4_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_5_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_6_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_7_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_8_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_9_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_10_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_11_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_12_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_13_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_14_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_15_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_16_U" SOURCE="src/srcnn.cpp:351" URAM="0" VARIABLE="input_tile_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_1_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_2_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_3_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_4_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_5_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_6_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_7_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_8_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_9_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_10_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_11_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_12_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_13_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_14_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_15_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="layer2_output_tile_16_U" SOURCE="src/srcnn.cpp:352" URAM="0" VARIABLE="layer2_output_tile_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="out_feature_loop_CONV2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_662_p2" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add_ln377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="out_feature_loop_CONV2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_680_p2" SOURCE="src/srcnn.cpp:387" URAM="0" VARIABLE="add_ln387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feature_loop_conv2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_fu_759_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feature_loop_conv2" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1918" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="in_feature_loop_conv2" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1919" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feature_loop_conv2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_2_fu_835_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="in_feature_loop_conv2" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1927" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feature_loop_conv2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_3_fu_863_p2" SOURCE="src/srcnn.cpp:389" URAM="0" VARIABLE="add_ln389_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="in_feature_loop_conv2" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1931" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feature_loop_conv2" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1933" SOURCE="src/srcnn.cpp:379" URAM="0" VARIABLE="add_ln379"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3</Name>
            <Loops>
                <VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.334</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9250</Best-caseLatency>
                    <Average-caseLatency>9250</Average-caseLatency>
                    <Worst-caseLatency>9250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3>
                        <Name>VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>9248</Latency>
                        <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln435_1_fu_147_p2" SOURCE="src/srcnn.cpp:435" URAM="0" VARIABLE="add_ln435_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln435_fu_170_p2" SOURCE="src/srcnn.cpp:435" URAM="0" VARIABLE="add_ln435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_238_p2" SOURCE="src/srcnn.cpp:436" URAM="0" VARIABLE="add_ln436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_318_p2" SOURCE="src/srcnn.cpp:437" URAM="0" VARIABLE="add_ln437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_1_fu_324_p2" SOURCE="src/srcnn.cpp:436" URAM="0" VARIABLE="add_ln436_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4</Name>
            <Loops>
                <OUT_STATIONARY_CONV3_VITIS_LOOP_446_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.446</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>291</Best-caseLatency>
                    <Average-caseLatency>291</Average-caseLatency>
                    <Worst-caseLatency>291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_STATIONARY_CONV3_VITIS_LOOP_446_4>
                        <Name>OUT_STATIONARY_CONV3_VITIS_LOOP_446_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>289</Latency>
                        <AbsoluteTimeLatency>2.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_STATIONARY_CONV3_VITIS_LOOP_446_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV3_VITIS_LOOP_446_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_1_fu_98_p2" SOURCE="src/srcnn.cpp:445" URAM="0" VARIABLE="add_ln445_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV3_VITIS_LOOP_446_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_110_p2" SOURCE="src/srcnn.cpp:445" URAM="0" VARIABLE="add_ln445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_STATIONARY_CONV3_VITIS_LOOP_446_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_fu_171_p2" SOURCE="src/srcnn.cpp:446" URAM="0" VARIABLE="add_ln446"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3</Name>
            <Loops>
                <in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83331</Best-caseLatency>
                    <Average-caseLatency>83331</Average-caseLatency>
                    <Worst-caseLatency>83331</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.833 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.833 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.833 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83331</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3>
                        <Name>in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>83329</Latency>
                        <AbsoluteTimeLatency>0.833 ms</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>107</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5002</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7227</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_4879_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_4985_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_5010_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_5429_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_5189_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_5454_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_5572_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_4251_p2" SOURCE="" URAM="0" VARIABLE="empty_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="p_cast_fu_4257_p2" SOURCE="" URAM="0" VARIABLE="p_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="th_2_fu_5206_p2" SOURCE="" URAM="0" VARIABLE="th_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="pad_h_1_fu_4271_p2" SOURCE="" URAM="0" VARIABLE="pad_h_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="p_cast1_fu_4277_p2" SOURCE="" URAM="0" VARIABLE="p_cast1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_243_fu_5217_p2" SOURCE="" URAM="0" VARIABLE="empty_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln454_1_fu_4297_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="add_ln454_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln454_fu_4309_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="add_ln454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_fu_4353_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_4924_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_245_fu_5027_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_246_fu_5052_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_5471_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_249_fu_5228_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_250_fu_5496_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="empty_251_fu_5589_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="empty_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="pad_h_4_dup_fu_4419_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="pad_h_4_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_1_fu_5072_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_2_fu_5093_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid129_fu_4469_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="p_cast_mid1_fu_4475_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="p_cast_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_3_fu_4509_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_4_fu_4531_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="pad_h_4_mid1_fu_5285_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="pad_h_4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="p_cast1_mid1_fu_4537_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="p_cast1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_5_fu_4768_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_6_fu_4789_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_7_fu_5315_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_8_fu_5336_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid133_fu_5342_p2" SOURCE="src/srcnn.cpp:454" URAM="0" VARIABLE="p_mid133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_9_fu_5372_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_10_fu_5393_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_11_fu_4586_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_12_fu_4958_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_13_fu_5162_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_14_fu_5399_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_15_fu_5513_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln474_fu_4601_p2" SOURCE="src/srcnn.cpp:474" URAM="0" VARIABLE="add_ln474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln475_fu_4607_p2" SOURCE="src/srcnn.cpp:475" URAM="0" VARIABLE="add_ln475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_16_fu_4633_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_17_fu_4795_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_18_fu_5099_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_19_fu_5409_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_20_fu_5517_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="pad_w_11_fu_4805_p2" SOURCE="src/srcnn.cpp:474" URAM="0" VARIABLE="pad_w_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="pad_w_4_fu_4644_p2" SOURCE="src/srcnn.cpp:474" URAM="0" VARIABLE="pad_w_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln474_3_fu_4650_p2" SOURCE="src/srcnn.cpp:474" URAM="0" VARIABLE="add_ln474_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_21_fu_4676_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_22_fu_4967_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_23_fu_5109_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_24_fu_5419_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_25_fu_5526_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_26_fu_4828_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_27_fu_4976_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_28_fu_5171_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_29_fu_5530_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_30_fu_5539_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln474_4_fu_4838_p2" SOURCE="src/srcnn.cpp:474" URAM="0" VARIABLE="add_ln474_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_31_fu_4861_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_32_fu_5119_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_33_fu_5180_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_34_fu_5543_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_35_fu_5552_p2" SOURCE="src/srcnn.cpp:484" URAM="0" VARIABLE="add_ln484_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="src/srcnn.cpp:483" URAM="0" VARIABLE="add92_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln456_fu_4687_p2" SOURCE="src/srcnn.cpp:456" URAM="0" VARIABLE="add_ln456"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92585</Best-caseLatency>
                    <Average-caseLatency>92585</Average-caseLatency>
                    <Worst-caseLatency>92585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.926 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.926 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.926 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5107</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7881</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_tile_U" SOURCE="src/srcnn.cpp:432" URAM="0" VARIABLE="input_tile"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reconstructor_Pipeline_VITIS_LOOP_502_2</Name>
            <Loops>
                <VITIS_LOOP_501_1_VITIS_LOOP_502_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>297</Best-caseLatency>
                    <Average-caseLatency>297</Average-caseLatency>
                    <Worst-caseLatency>297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>297</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_501_1_VITIS_LOOP_502_2>
                        <Name>VITIS_LOOP_501_1_VITIS_LOOP_502_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>295</Latency>
                        <AbsoluteTimeLatency>2.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_501_1_VITIS_LOOP_502_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>195</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>481</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_201_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_227_fu_231_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_3_fu_243_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="add_ln501_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_fu_252_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="add_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_308_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_338_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="p_mid17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_1_fu_356_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="add_ln501_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_2_fu_366_p2" SOURCE="src/srcnn.cpp:501" URAM="0" VARIABLE="add_ln501_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_501_1_VITIS_LOOP_502_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln502_fu_397_p2" SOURCE="src/srcnn.cpp:502" URAM="0" VARIABLE="add_ln502"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reconstructor</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>298</Best-caseLatency>
                    <Average-caseLatency>298</Average-caseLatency>
                    <Worst-caseLatency>298</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>298</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>280</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>560</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_tile_height_loop_MAIN_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>106352</Best-caseLatency>
                    <Average-caseLatency>106352</Average-caseLatency>
                    <Worst-caseLatency>106352</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.064 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.064 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.064 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>106348</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>106348</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>66</UTIL_BRAM>
                    <DSP>505</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>40</UTIL_DSP>
                    <FF>82183</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>35</UTIL_FF>
                    <LUT>79084</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>67</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_ftmap_c_U" SOURCE="" URAM="0" VARIABLE="output_ftmap_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pixel_h_loc_c_U" SOURCE="" URAM="0" VARIABLE="pixel_h_loc_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pixel_w_loc_c_U" SOURCE="" URAM="0" VARIABLE="pixel_w_loc_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="conv2_to_conv3_U" SOURCE="src/srcnn.cpp:152" URAM="0" VARIABLE="conv2_to_conv3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="conv1_to_conv2_U" SOURCE="src/srcnn.cpp:151" URAM="0" VARIABLE="conv1_to_conv2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer3_output_tile_0_U" SOURCE="src/srcnn.cpp:148" URAM="0" VARIABLE="layer3_output_tile_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pixel_w_loc_c14_channel_U" SOURCE="" URAM="0" VARIABLE="pixel_w_loc_c14_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pixel_h_loc_c15_channel_U" SOURCE="" URAM="0" VARIABLE="pixel_h_loc_c15_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc</Name>
            <Loops>
                <tile_height_loop_MAIN/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23928306</Best-caseLatency>
                    <Average-caseLatency>23928306</Average-caseLatency>
                    <Worst-caseLatency>23928306</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.239 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.239 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.239 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23928306</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_height_loop_MAIN>
                        <Name>tile_height_loop_MAIN</Name>
                        <Slack>7.30</Slack>
                        <TripCount>225</TripCount>
                        <Latency>23928305</Latency>
                        <AbsoluteTimeLatency>0.239 sec</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>106348</DataflowPipelineThroughput>
                        <PipelineDepth>23928305</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_tile_height_loop_MAIN_1_U0</Instance>
                        </InstanceList>
                    </tile_height_loop_MAIN>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>66</UTIL_BRAM>
                    <DSP>505</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>40</UTIL_DSP>
                    <FF>82310</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>35</UTIL_FF>
                    <LUT>79130</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>67</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23934976</Best-caseLatency>
                    <Average-caseLatency>23934976</Average-caseLatency>
                    <Worst-caseLatency>23934976</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.239 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.239 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.239 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23934977</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>251</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>87</UTIL_BRAM>
                    <DSP>505</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>40</UTIL_DSP>
                    <FF>100116</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>42</UTIL_FF>
                    <LUT>93750</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>80</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="conv1_biases_local_U" SOURCE="src/srcnn.cpp:109" URAM="0" VARIABLE="conv1_biases_local"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_U" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="conv2_biases_local_U" SOURCE="src/srcnn.cpp:116" URAM="0" VARIABLE="conv2_biases_local"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_U" SOURCE="src/srcnn.cpp:115" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_U" SOURCE="src/srcnn.cpp:115" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_U" SOURCE="src/srcnn.cpp:115" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_U" SOURCE="src/srcnn.cpp:115" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_U" SOURCE="src/srcnn.cpp:121" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="conv3_biases_local_U" SOURCE="src/srcnn.cpp:122" URAM="0" VARIABLE="conv3_biases_local"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>conv1_to_conv2_U</Name>
            <ParentInst>dataflow_in_loop_tile_height_loop_MAIN_1_U0</ParentInst>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv2_to_conv3_U</Name>
            <ParentInst>dataflow_in_loop_tile_height_loop_MAIN_1_U0</ParentInst>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x64" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x68" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:m_axi_gmem_in:m_axi_gmem_w1:m_axi_gmem_w2:m_axi_gmem_w3:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w1_" paramPrefix="C_M_AXI_GMEM_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w1_ARADDR</port>
                <port>m_axi_gmem_w1_ARBURST</port>
                <port>m_axi_gmem_w1_ARCACHE</port>
                <port>m_axi_gmem_w1_ARID</port>
                <port>m_axi_gmem_w1_ARLEN</port>
                <port>m_axi_gmem_w1_ARLOCK</port>
                <port>m_axi_gmem_w1_ARPROT</port>
                <port>m_axi_gmem_w1_ARQOS</port>
                <port>m_axi_gmem_w1_ARREADY</port>
                <port>m_axi_gmem_w1_ARREGION</port>
                <port>m_axi_gmem_w1_ARSIZE</port>
                <port>m_axi_gmem_w1_ARUSER</port>
                <port>m_axi_gmem_w1_ARVALID</port>
                <port>m_axi_gmem_w1_AWADDR</port>
                <port>m_axi_gmem_w1_AWBURST</port>
                <port>m_axi_gmem_w1_AWCACHE</port>
                <port>m_axi_gmem_w1_AWID</port>
                <port>m_axi_gmem_w1_AWLEN</port>
                <port>m_axi_gmem_w1_AWLOCK</port>
                <port>m_axi_gmem_w1_AWPROT</port>
                <port>m_axi_gmem_w1_AWQOS</port>
                <port>m_axi_gmem_w1_AWREADY</port>
                <port>m_axi_gmem_w1_AWREGION</port>
                <port>m_axi_gmem_w1_AWSIZE</port>
                <port>m_axi_gmem_w1_AWUSER</port>
                <port>m_axi_gmem_w1_AWVALID</port>
                <port>m_axi_gmem_w1_BID</port>
                <port>m_axi_gmem_w1_BREADY</port>
                <port>m_axi_gmem_w1_BRESP</port>
                <port>m_axi_gmem_w1_BUSER</port>
                <port>m_axi_gmem_w1_BVALID</port>
                <port>m_axi_gmem_w1_RDATA</port>
                <port>m_axi_gmem_w1_RID</port>
                <port>m_axi_gmem_w1_RLAST</port>
                <port>m_axi_gmem_w1_RREADY</port>
                <port>m_axi_gmem_w1_RRESP</port>
                <port>m_axi_gmem_w1_RUSER</port>
                <port>m_axi_gmem_w1_RVALID</port>
                <port>m_axi_gmem_w1_WDATA</port>
                <port>m_axi_gmem_w1_WID</port>
                <port>m_axi_gmem_w1_WLAST</port>
                <port>m_axi_gmem_w1_WREADY</port>
                <port>m_axi_gmem_w1_WSTRB</port>
                <port>m_axi_gmem_w1_WUSER</port>
                <port>m_axi_gmem_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w2_" paramPrefix="C_M_AXI_GMEM_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w2_ARADDR</port>
                <port>m_axi_gmem_w2_ARBURST</port>
                <port>m_axi_gmem_w2_ARCACHE</port>
                <port>m_axi_gmem_w2_ARID</port>
                <port>m_axi_gmem_w2_ARLEN</port>
                <port>m_axi_gmem_w2_ARLOCK</port>
                <port>m_axi_gmem_w2_ARPROT</port>
                <port>m_axi_gmem_w2_ARQOS</port>
                <port>m_axi_gmem_w2_ARREADY</port>
                <port>m_axi_gmem_w2_ARREGION</port>
                <port>m_axi_gmem_w2_ARSIZE</port>
                <port>m_axi_gmem_w2_ARUSER</port>
                <port>m_axi_gmem_w2_ARVALID</port>
                <port>m_axi_gmem_w2_AWADDR</port>
                <port>m_axi_gmem_w2_AWBURST</port>
                <port>m_axi_gmem_w2_AWCACHE</port>
                <port>m_axi_gmem_w2_AWID</port>
                <port>m_axi_gmem_w2_AWLEN</port>
                <port>m_axi_gmem_w2_AWLOCK</port>
                <port>m_axi_gmem_w2_AWPROT</port>
                <port>m_axi_gmem_w2_AWQOS</port>
                <port>m_axi_gmem_w2_AWREADY</port>
                <port>m_axi_gmem_w2_AWREGION</port>
                <port>m_axi_gmem_w2_AWSIZE</port>
                <port>m_axi_gmem_w2_AWUSER</port>
                <port>m_axi_gmem_w2_AWVALID</port>
                <port>m_axi_gmem_w2_BID</port>
                <port>m_axi_gmem_w2_BREADY</port>
                <port>m_axi_gmem_w2_BRESP</port>
                <port>m_axi_gmem_w2_BUSER</port>
                <port>m_axi_gmem_w2_BVALID</port>
                <port>m_axi_gmem_w2_RDATA</port>
                <port>m_axi_gmem_w2_RID</port>
                <port>m_axi_gmem_w2_RLAST</port>
                <port>m_axi_gmem_w2_RREADY</port>
                <port>m_axi_gmem_w2_RRESP</port>
                <port>m_axi_gmem_w2_RUSER</port>
                <port>m_axi_gmem_w2_RVALID</port>
                <port>m_axi_gmem_w2_WDATA</port>
                <port>m_axi_gmem_w2_WID</port>
                <port>m_axi_gmem_w2_WLAST</port>
                <port>m_axi_gmem_w2_WREADY</port>
                <port>m_axi_gmem_w2_WSTRB</port>
                <port>m_axi_gmem_w2_WUSER</port>
                <port>m_axi_gmem_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w3_" paramPrefix="C_M_AXI_GMEM_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w3_ARADDR</port>
                <port>m_axi_gmem_w3_ARBURST</port>
                <port>m_axi_gmem_w3_ARCACHE</port>
                <port>m_axi_gmem_w3_ARID</port>
                <port>m_axi_gmem_w3_ARLEN</port>
                <port>m_axi_gmem_w3_ARLOCK</port>
                <port>m_axi_gmem_w3_ARPROT</port>
                <port>m_axi_gmem_w3_ARQOS</port>
                <port>m_axi_gmem_w3_ARREADY</port>
                <port>m_axi_gmem_w3_ARREGION</port>
                <port>m_axi_gmem_w3_ARSIZE</port>
                <port>m_axi_gmem_w3_ARUSER</port>
                <port>m_axi_gmem_w3_ARVALID</port>
                <port>m_axi_gmem_w3_AWADDR</port>
                <port>m_axi_gmem_w3_AWBURST</port>
                <port>m_axi_gmem_w3_AWCACHE</port>
                <port>m_axi_gmem_w3_AWID</port>
                <port>m_axi_gmem_w3_AWLEN</port>
                <port>m_axi_gmem_w3_AWLOCK</port>
                <port>m_axi_gmem_w3_AWPROT</port>
                <port>m_axi_gmem_w3_AWQOS</port>
                <port>m_axi_gmem_w3_AWREADY</port>
                <port>m_axi_gmem_w3_AWREGION</port>
                <port>m_axi_gmem_w3_AWSIZE</port>
                <port>m_axi_gmem_w3_AWUSER</port>
                <port>m_axi_gmem_w3_AWVALID</port>
                <port>m_axi_gmem_w3_BID</port>
                <port>m_axi_gmem_w3_BREADY</port>
                <port>m_axi_gmem_w3_BRESP</port>
                <port>m_axi_gmem_w3_BUSER</port>
                <port>m_axi_gmem_w3_BVALID</port>
                <port>m_axi_gmem_w3_RDATA</port>
                <port>m_axi_gmem_w3_RID</port>
                <port>m_axi_gmem_w3_RLAST</port>
                <port>m_axi_gmem_w3_RREADY</port>
                <port>m_axi_gmem_w3_RRESP</port>
                <port>m_axi_gmem_w3_RUSER</port>
                <port>m_axi_gmem_w3_RVALID</port>
                <port>m_axi_gmem_w3_WDATA</port>
                <port>m_axi_gmem_w3_WID</port>
                <port>m_axi_gmem_w3_WLAST</port>
                <port>m_axi_gmem_w3_WREADY</port>
                <port>m_axi_gmem_w3_WSTRB</port>
                <port>m_axi_gmem_w3_WUSER</port>
                <port>m_axi_gmem_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_out">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_biases_1, 0x40, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv2_biases_2, 0x44, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_biases_1, 0x58, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">conv3_biases_2, 0x5c, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">output_ftmap_1, 0x64, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">output_ftmap_2, 0x68, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem_in, interface, , </column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_1 offset=0x40 range=32</column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_1 offset=0x58 range=32</column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_2 offset=0x5c range=32</column>
                    <column name="output_ftmap">m_axi_gmem_out, interface, , </column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_1 offset=0x64 range=32</column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_2 offset=0x68 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_in">read, 17, 32, VITIS_LOOP_263_3, src/srcnn.cpp:263:32</column>
                    <column name="m_axi_gmem_out">write, 17, 32, VITIS_LOOP_502_2, src/srcnn.cpp:502:27</column>
                    <column name="m_axi_gmem_w3">read, 800, 32, VITIS_LOOP_217_2, src/srcnn.cpp:217:27</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">input_ftmap, src/srcnn.cpp:266:22, read, Widen Fail, , VITIS_LOOP_263_3, src/srcnn.cpp:263:32, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_in">input_ftmap, src/srcnn.cpp:266:22, read, Fail, , VITIS_LOOP_262_2, src/srcnn.cpp:262:28, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_in">input_ftmap, src/srcnn.cpp:266:22, read, Inferred, 17, VITIS_LOOP_263_3, src/srcnn.cpp:263:32, , </column>
                    <column name="m_axi_gmem_out">output_ftmap, src/srcnn.cpp:266:22, write, Widen Fail, , VITIS_LOOP_502_2, src/srcnn.cpp:502:27, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">output_ftmap, src/srcnn.cpp:266:22, write, Fail, , VITIS_LOOP_501_1, src/srcnn.cpp:501:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_out">output_ftmap, src/srcnn.cpp:504:44, write, Inferred, 17, VITIS_LOOP_502_2, src/srcnn.cpp:502:27, , </column>
                    <column name="m_axi_gmem_w1">, src/srcnn.cpp:177:20, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:178:33, read, Widen Fail, , VITIS_LOOP_177_1, src/srcnn.cpp:177:20, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:178:33, read, Inferred, 64, VITIS_LOOP_177_1, src/srcnn.cpp:177:20, , </column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:183:38, read, Widen Fail, , VITIS_LOOP_181_4, src/srcnn.cpp:181:35, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:183:38, read, Inferred, 5184, VITIS_LOOP_177_1, src/srcnn.cpp:177:20, , </column>
                    <column name="m_axi_gmem_w2">, src/srcnn.cpp:177:20, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:199:33, read, Widen Fail, , VITIS_LOOP_198_1, src/srcnn.cpp:198:20, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:199:33, read, Inferred, 32, VITIS_LOOP_198_1, src/srcnn.cpp:198:20, , </column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:202:36, read, Widen Fail, , VITIS_LOOP_200_2, src/srcnn.cpp:200:27, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:202:36, read, Inferred, 2048, VITIS_LOOP_198_1, src/srcnn.cpp:198:20, , </column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:221:38, read, Widen Fail, , VITIS_LOOP_219_4, src/srcnn.cpp:219:35, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:221:38, read, Inferred, 800, VITIS_LOOP_217_2, src/srcnn.cpp:217:27, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="src/srcnn.cpp:64" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:65" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="s_axilite port=input_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:66" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="s_axilite port=conv1_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:67" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="s_axilite port=conv1_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:68" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="s_axilite port=conv2_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:69" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="s_axilite port=conv2_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:70" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="s_axilite port=conv3_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:71" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="s_axilite port=conv3_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:72" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="s_axilite port=output_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:79" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap bundle=gmem_in offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:82" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap bundle=gmem_out offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:85" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights bundle=gmem_w1 offset=slave depth=(64*1*9*9)"/>
        <Pragma type="interface" location="src/srcnn.cpp:86" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases bundle=gmem_w1 offset=slave depth=(64)"/>
        <Pragma type="interface" location="src/srcnn.cpp:89" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights bundle=gmem_w2 offset=slave depth=(32*64*1*1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:90" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases bundle=gmem_w2 offset=slave depth=(32)"/>
        <Pragma type="interface" location="src/srcnn.cpp:93" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights bundle=gmem_w3 offset=slave depth=(1*32*5*5)"/>
        <Pragma type="interface" location="src/srcnn.cpp:94" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases bundle=gmem_w3 offset=slave depth=(1)"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:108" status="valid" parentFunction="srcnn" variable="conv1_weights_local" isDirective="0" options="variable=conv1_weights_local type=RAM_S2P impl=lutram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:109" status="valid" parentFunction="srcnn" variable="conv1_biases_local" isDirective="0" options="variable=conv1_biases_local type=RAM_S2P impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:110" status="valid" parentFunction="srcnn" variable="conv1_weights_local" isDirective="0" options="variable=conv1_weights_local type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:111" status="valid" parentFunction="srcnn" variable="conv1_weights_local" isDirective="0" options="variable=conv1_weights_local complete dim=3"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:112" status="valid" parentFunction="srcnn" variable="conv1_weights_local" isDirective="0" options="variable=conv1_weights_local complete dim=4"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:115" status="valid" parentFunction="srcnn" variable="conv2_weights_local" isDirective="0" options="variable=conv2_weights_local type=RAM_S2P impl=bram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:116" status="valid" parentFunction="srcnn" variable="conv2_biases_local" isDirective="0" options="variable=conv2_biases_local type=RAM_S2P impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:117" status="valid" parentFunction="srcnn" variable="conv2_weights_local" isDirective="0" options="variable=conv2_weights_local type=cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:118" status="valid" parentFunction="srcnn" variable="conv2_weights_local" isDirective="0" options="variable=conv2_weights_local type=cyclic factor=2 dim=2"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:121" status="valid" parentFunction="srcnn" variable="conv3_weights_local" isDirective="0" options="variable=conv3_weights_local type=RAM_S2P impl=bram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:122" status="valid" parentFunction="srcnn" variable="conv3_biases_local" isDirective="0" options="variable=conv3_biases_local type=RAM_S2P impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:123" status="valid" parentFunction="srcnn" variable="conv3_weights_local" isDirective="0" options="variable=conv3_weights_local type=cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:124" status="valid" parentFunction="srcnn" variable="conv3_weights_local" isDirective="0" options="variable=conv3_weights_local type=cyclic factor=2 dim=3"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:125" status="valid" parentFunction="srcnn" variable="conv3_weights_local" isDirective="0" options="variable=conv3_weights_local type=cyclic factor=2 dim=4"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:143" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/srcnn.cpp:153" status="valid" parentFunction="srcnn" variable="conv1_to_conv2" isDirective="0" options="variable=conv1_to_conv2 depth=64"/>
        <Pragma type="stream" location="src/srcnn.cpp:154" status="valid" parentFunction="srcnn" variable="conv2_to_conv3" isDirective="0" options="variable=conv2_to_conv3 depth=64"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:155" status="valid" parentFunction="srcnn" variable="conv1_to_conv2" isDirective="0" options="variable=conv1_to_conv2 type=fifo impl=lutram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:156" status="valid" parentFunction="srcnn" variable="conv2_to_conv3" isDirective="0" options="variable=conv2_to_conv3 type=fifo impl=lutram"/>
        <Pragma type="inline" location="src/srcnn.cpp:175" status="valid" parentFunction="load_conv1_params" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:182" status="valid" parentFunction="load_conv1_params" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/srcnn.cpp:196" status="valid" parentFunction="load_conv2_params" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:201" status="valid" parentFunction="load_conv2_params" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/srcnn.cpp:213" status="valid" parentFunction="load_conv3_params" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:220" status="valid" parentFunction="load_conv3_params" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/srcnn.cpp:240" status="valid" parentFunction="conv1_tile" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="src/srcnn.cpp:241" status="valid" parentFunction="conv1_tile" variable="conv1_to_conv2" isDirective="0" options="variable=conv1_to_conv2 depth=512"/>
        <Pragma type="dependence" location="src/srcnn.cpp:247" status="valid" parentFunction="conv1_tile" variable="layer1_output_tile" isDirective="0" options="variable=layer1_output_tile inter false"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:252" status="valid" parentFunction="conv1_tile" variable="input_tile" isDirective="0" options="variable=input_tile type=RAM_S2P impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:254" status="valid" parentFunction="conv1_tile" variable="input_tile" isDirective="0" options="variable=input_tile type=complete dim=2"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:255" status="valid" parentFunction="conv1_tile" variable="input_tile" isDirective="0" options="variable=input_tile type=complete dim=3"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:258" status="valid" parentFunction="conv1_tile" variable="layer1_output_tile" isDirective="0" options="variable=layer1_output_tile type=RAM_S2P impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:259" status="valid" parentFunction="conv1_tile" variable="layer1_output_tile" isDirective="0" options="variable=layer1_output_tile type=cyclic factor=2 dim=1"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:264" status="valid" parentFunction="conv1_tile" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:285" status="valid" parentFunction="conv1_tile" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_op" location="src/srcnn.cpp:288" status="valid" parentFunction="conv1_tile" variable="acc" isDirective="0" options="variable=acc op=fadd impl=dsp"/>
        <Pragma type="unroll" location="src/srcnn.cpp:291" status="valid" parentFunction="conv1_tile" variable="" isDirective="0" options="FACTOR=2"/>
        <Pragma type="unroll" location="src/srcnn.cpp:294" status="valid" parentFunction="conv1_tile" variable="" isDirective="0" options="FACTOR=2"/>
        <Pragma type="bind_op" location="src/srcnn.cpp:314" status="valid" parentFunction="conv1_tile" variable="prod" isDirective="0" options="variable=prod op=fmul impl=dsp"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:333" status="valid" parentFunction="conv1_tile" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/srcnn.cpp:349" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="src/srcnn.cpp:350" status="valid" parentFunction="conv2" variable="conv2_to_conv3" isDirective="0" options="variable=conv2_to_conv3 depth=512"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:369" status="valid" parentFunction="conv2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:380" status="valid" parentFunction="conv2" variable="" isDirective="0" options="FACTOR=4"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:384" status="valid" parentFunction="conv2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:398" status="valid" parentFunction="conv2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="src/srcnn.cpp:426" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="src/srcnn.cpp:427" status="valid" parentFunction="conv3" variable="conv2_to_conv3" isDirective="0" options="variable=conv2_to_conv3 depth=512"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:447" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:459" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II=9"/>
        <Pragma type="unroll" location="src/srcnn.cpp:462" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="unroll" location="src/srcnn.cpp:465" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:503" status="valid" parentFunction="reconstructor" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="conv2" options="dim=3 type=complete  variable=input_tile" pragmaLocId="src/srcnn.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="src/srcnn.cpp:384" srcPragmaSource="pragma" srcIsDirective="0" variable="input_tile" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="conv2" options="dim=3 type=complete  variable=layer2_output_tile" pragmaLocId="src/srcnn.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="src/srcnn.cpp:384" srcPragmaSource="pragma" srcIsDirective="0" variable="layer2_output_tile" varLoc=""/>
    </AutoPragmaReport>
</profile>

