W. C. Yen , K. S. Fu, Analysis of multiprocessor cache organizations with alternative main memory update policies, Proceedings of the 8th annual symposium on Computer Architecture, p.89-105, May 12-14, 1981, Minneapolis, Minnesota, United States
Jeffrey J. Rothschild, Cache organizations, Proceedings of the 17th annual Southeast regional conference, p.106-110, April 09-11, 1979, Orlando, Florida
P. C. C. Yeh , J. H. Patel , E. S. Davidson, Shared Cache for Multiple-Stream Computer Systems, IEEE Transactions on Computers, v.32 n.1, p.38-47, January 1983
J. H. Patel, Analysis of Multiprocessors with Private Cache Memories, IEEE Transactions on Computers, v.31 n.4, p.296-304, April 1982
Donghee Lee , Jongmoo Choi , Jong-Hun Kim , Sam H. Noh , Sang Lyul Min , Yookun Cho , Chong Sang Kim, On the existence of a spectrum of policies that subsumes the least recently used (LRU) and least frequently used (LFU) policies, ACM SIGMETRICS Performance Evaluation Review, v.27 n.1, p.134-143, June 1999
Fayé A. Briggs , Michel Dubois, Performance of cache-based multiprocessors, ACM SIGMETRICS Performance Evaluation Review, v.10 n.3, p.181-190, Fall 1981
A. Hartstein , V. Srinivasan , T. R. Puzak , P. G. Emma, Cache miss behavior: is it √2?, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, 25 years of the international symposia on Computer architecture (selected papers), p.284-290, June 27-July 02, 1998, Barcelona, Spain
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, ACM SIGARCH Computer Architecture News, v.12 n.3, p.348-354, June 1984
James E. Smith , James R. Goodman, A study of instruction cache organizations and replacement policies, ACM SIGARCH Computer Architecture News, v.11 n.3, p.132-137, June 1983
Asit Dan , Don Towsley, An approximate analysis of the LRU and FIFO buffer replacement schemes, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.143-152, May 1990
Le Cai , Yung-Hsiang Lu, Power reduction of multiple disks using dynamic cache resizing and speed control, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
Duane Buck , Mukesh Singhal, An Analytic Study of Caching in Computer Systems, Journal of Parallel and Distributed Computing, v.32 n.2, p.205-214, Feb. 1, 1996
Peter Sanders, Accessing Multiple Sequences Through Set Associative Caches, Proceedings of the 26th International Colloquium on Automata, Languages and Programming, p.655-664, July 11-15, 1999
Jaswinder Pal Singh , Harold S. Stone , Dominique F. Thiébaut, A Model of Workloads and its Use in Miss-Rate Prediction for Fully Associative Caches, IEEE Transactions on Computers, v.41 n.7, p.811-825, July 1992
Richard E. Ladner , James D. Fix , Anthony LaMarca, Cache performance analysis of traversals and random accesses, Proceedings of the tenth annual ACM-SIAM symposium on Discrete algorithms, p.613-622, January 17-19, 1999, Baltimore, Maryland, USA
James R. Goodman, Using cache memory to reduce processor-memory traffic, ACM SIGARCH Computer Architecture News, v.11 n.3, p.124-131, June 1983
James R. Goodman, Using cache memory to reduce processor-memory traffic, 25 years of the international symposia on Computer architecture (selected papers), p.255-262, June 27-July 02, 1998, Barcelona, Spain
Vibhu Saujanya Sharma , Kishor S. Trivedi, Architecture based analysis of performance, reliability and security of software systems, Proceedings of the 5th international workshop on Software and performance, p.217-227, July 12-14, 2005, Palma, Illes Balears, Spain
A. Agarwal , J. Hennessy , M. Horowitz, An analytical cache model, ACM Transactions on Computer Systems (TOCS), v.7 n.2, p.184-215, May 1989
Michel Dubois , Faye A. Briggs, Efficient interprocessor communication for MIMD multiprocessor systems, Proceedings of the 8th annual symposium on Computer Architecture, p.187-196, May 12-14, 1981, Minneapolis, Minnesota, United States
Javed Absar , Francky Catthoor, Analysis of scratch-pad and data-cache performance using statistical methods, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
F. A. Briggs , M. Dubois, Effectiveness of Private Caches in Multiprocessor Systems with Parallel-Pipelined Memories, IEEE Transactions on Computers, v.32 n.1, p.48-59, January 1983
Anthony LaMarca , Richard E. Ladner, The influence of caches on the performance of sorting, Proceedings of the eighth annual ACM-SIAM symposium on Discrete algorithms, p.370-379, January 05-07, 1997, New Orleans, Louisiana, United States
D. Lee , J. Choi , J. H. Kim , S. H. Noh , S. L. Min , Y. Cho , C. S. Kim, LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies, IEEE Transactions on Computers, v.50 n.12, p.1352-1361, December 2001
Vidyadhar Phalke, A time invariant working set model for independent reference, Proceedings of the 33rd annual on Southeast regional conference, March 17-18, 1995, Clemson, South Carolina
Dominique Thiébaut, On the Fractal Dimension of Computer Programs and its Application to the Prediction of the Cache Miss Ratio, IEEE Transactions on Computers, v.38 n.7, p.1012-1026, July 1989
James D. Fix, The set-associative cache performance of search trees, Proceedings of the fourteenth annual ACM-SIAM symposium on Discrete algorithms, January 12-14, 2003, Baltimore, Maryland
Satyajeet Nimgaonkar , Mahadevan Gomathisankaran , Saraju P. Mohanty, TSV: A novel energy efficient Memory Integrity Verification scheme for embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.7, p.400-411, August, 2013
Anthony LaMarca , Richard Ladner, The influence of caches on the performance of heaps, Journal of Experimental Algorithmics (JEA), 1, p.4-es, 1996
A. Padegs, System/360 and beyond, IBM Journal of Research and Development, v.25 n.5, p.377-390, September 1981
Trishul M. Chilimbi , Mark D. Hill , James R. Larus, Cache-conscious structure layout, ACM SIGPLAN Notices, v.34 n.5, p.1-12, May 1999
