Command: /home/ICer/ic_prjs/uvm/ch5/section5.3/5.3.2/./simv -l sim.log +UVM_VERDI_TRACE=UVM_AWARE+HIER+RAL+COMPWAVE +UVM_TESTNAME=my_case0
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Aug 20 10:51 2024
UVM_INFO /home/synopsys/vcs-mx/O-2018.09-1/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

*Verdi* Enable Verdi Message Catcher.
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin dumping the Class Object by file (/home/synopsys/vcs-mx/O-2018.09-1/etc/uvm-1.2/verdi/component.config).
*Verdi* : End of class object dumping.
*Verdi* Enable Verdi Factory Dumping.
UVM_INFO @ 0: reporter [RNTST] Running test my_case0...
UVM_INFO B.sv(24) @ 0: uvm_test_top.B_inst [B] enter into reset phase
UVM_INFO A.sv(18) @ 0: uvm_test_top.A_inst [A] enter into reset phase
UVM_INFO B.sv(30) @ 100000: uvm_test_top.B_inst [B] enter into post reset phase
UVM_INFO B.sv(35) @ 100000: uvm_test_top.B_inst [B] enter into main phase
UVM_INFO A.sv(24) @ 300000: uvm_test_top.A_inst [A] enter into post reset phase
UVM_INFO A.sv(29) @ 300000: uvm_test_top.A_inst [A] enter into main phase
UVM_INFO A.sv(35) @ 500000: uvm_test_top.A_inst [A] enter into post main phase
UVM_INFO B.sv(41) @ 600000: uvm_test_top.B_inst [B] enter into post main phase
TEST CASE PASSED
UVM_INFO /home/synopsys/vcs-mx/O-2018.09-1/etc/uvm-1.2/base/uvm_report_catcher.svh(705) @ 600000: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /home/synopsys/vcs-mx/O-2018.09-1/etc/uvm-1.2/base/uvm_report_server.svh(894) @ 600000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   11
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[A]     4
[B]     4
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1

$finish called from file "/home/synopsys/vcs-mx/O-2018.09-1/etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time               600000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 600000 ps
CPU Time:      0.460 seconds;       Data structure size:   0.4Mb
Tue Aug 20 10:51:31 2024
