/*
 * MYZR Technology Co.,Ltd
 * http://www.myzr.com.cn
 * Tang Bin <tangb@myzr.com.cn>
 */

&iomuxc {
	myimx6a7-enet-pad {
		pinctrl_gpio_enet2_smi: gpioenet2smigrp {
 			fsl,pins = <
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO                0x1b0b0
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC                 0x1b0b0
 			>;
		};
		pinctrl_enet1_enet1: enet1_enet1_grp {
  			fsl,pins = <
  				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
  				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
  				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN		0x1b0b0
  				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031 /* 0x4001b0a0 ? */
  				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
  				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
  				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER		0x1b0b0
  				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN		0x1b0b0
  			>;
  		};
		pinctrl_uart1_enet1_int: uart1_enet1_int_grp {
 			fsl,pins = <
 				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18		0x80000000	/* ENET1 INT */
 			>;
 		};
	
		pinctrl_enet2_enet2: enet2enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
			>;
		};
		pinctrl_uart1_enet2_int: uart1_enet2_int_grp {
 			fsl,pins = <
 				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x80000000	/* ENET2 INT */
 			>;
 		};
	};
};

&fec1 {
    pinctrl-names = "default";
    pinctrl-0 = <
        &pinctrl_enet1_enet1
        &pinctrl_snvs_enet_rst
        &pinctrl_uart1_enet1_int
    >;
    phy-mode = "rmii";
    phy-reset-gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>;
    phy-handle = <&ethphy0>;
    status = "okay";
};

&fec2 {
    pinctrl-names = "default";
    pinctrl-0 = <
        &pinctrl_gpio_enet2_smi
        &pinctrl_enet2_enet2
        &pinctrl_uart1_enet2_int
    >;
    phy-mode = "rmii";
    phy-handle = <&ethphy1>;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethphy0: ethernet-phy@0 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <0>;
            max-speed = <100>;
        };

        ethphy1: ethernet-phy@1 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <1>;
            max-speed = <100>;
        };
    };
};

&uart6 {
	status = "disabled";
};

&uart7 {
	status = "disabled";
};

&uart8 {
	status = "disabled";
};
