
BH17.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005df8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005ff8  08005ff8  00015ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080060c4  080060c4  000160c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080060cc  080060cc  000160cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080060d0  080060d0  000160d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20020000  080060d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcmram      00000000  20000000  20000000  0002007c  2**0
                  CONTENTS
  8 .sram2        00000000  2007c000  2007c000  0002007c  2**0
                  CONTENTS
  9 .bss          00000718  2002007c  2002007c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20020794  20020794  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f93  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000281e  00000000  00000000  0003703f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c0  00000000  00000000  00039860  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a8  00000000  00000000  0003ac20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009e55  00000000  00000000  0003bec8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000684e  00000000  00000000  00045d1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004c56b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000058a4  00000000  00000000  0004c5e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2002007c 	.word	0x2002007c
 800021c:	00000000 	.word	0x00000000
 8000220:	08005fe0 	.word	0x08005fe0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20020080 	.word	0x20020080
 800023c:	08005fe0 	.word	0x08005fe0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f092 0f00 	teq	r2, #0
 80005da:	bf14      	ite	ne
 80005dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005e0:	4770      	bxeq	lr
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	e720      	b.n	8000434 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_ul2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	e00a      	b.n	800061a <__aeabi_l2d+0x16>

08000604 <__aeabi_l2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000612:	d502      	bpl.n	800061a <__aeabi_l2d+0x16>
 8000614:	4240      	negs	r0, r0
 8000616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800061a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800061e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000626:	f43f aedc 	beq.w	80003e2 <__adddf3+0xe6>
 800062a:	f04f 0203 	mov.w	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000642:	f1c2 0320 	rsb	r3, r2, #32
 8000646:	fa00 fc03 	lsl.w	ip, r0, r3
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000652:	ea40 000e 	orr.w	r0, r0, lr
 8000656:	fa21 f102 	lsr.w	r1, r1, r2
 800065a:	4414      	add	r4, r2
 800065c:	e6c1      	b.n	80003e2 <__adddf3+0xe6>
 800065e:	bf00      	nop

08000660 <__aeabi_dmul>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000666:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800066a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800066e:	bf1d      	ittte	ne
 8000670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000674:	ea94 0f0c 	teqne	r4, ip
 8000678:	ea95 0f0c 	teqne	r5, ip
 800067c:	f000 f8de 	bleq	800083c <__aeabi_dmul+0x1dc>
 8000680:	442c      	add	r4, r5
 8000682:	ea81 0603 	eor.w	r6, r1, r3
 8000686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800068a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800068e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000692:	bf18      	it	ne
 8000694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a0:	d038      	beq.n	8000714 <__aeabi_dmul+0xb4>
 80006a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006b6:	f04f 0600 	mov.w	r6, #0
 80006ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006be:	f09c 0f00 	teq	ip, #0
 80006c2:	bf18      	it	ne
 80006c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006d4:	d204      	bcs.n	80006e0 <__aeabi_dmul+0x80>
 80006d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006da:	416d      	adcs	r5, r5
 80006dc:	eb46 0606 	adc.w	r6, r6, r6
 80006e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f8:	bf88      	it	hi
 80006fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006fe:	d81e      	bhi.n	800073e <__aeabi_dmul+0xde>
 8000700:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000704:	bf08      	it	eq
 8000706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800070a:	f150 0000 	adcs.w	r0, r0, #0
 800070e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000718:	ea46 0101 	orr.w	r1, r6, r1
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000728:	bfc2      	ittt	gt
 800072a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800072e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000732:	bd70      	popgt	{r4, r5, r6, pc}
 8000734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000738:	f04f 0e00 	mov.w	lr, #0
 800073c:	3c01      	subs	r4, #1
 800073e:	f300 80ab 	bgt.w	8000898 <__aeabi_dmul+0x238>
 8000742:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000746:	bfde      	ittt	le
 8000748:	2000      	movle	r0, #0
 800074a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd70      	pople	{r4, r5, r6, pc}
 8000750:	f1c4 0400 	rsb	r4, r4, #0
 8000754:	3c20      	subs	r4, #32
 8000756:	da35      	bge.n	80007c4 <__aeabi_dmul+0x164>
 8000758:	340c      	adds	r4, #12
 800075a:	dc1b      	bgt.n	8000794 <__aeabi_dmul+0x134>
 800075c:	f104 0414 	add.w	r4, r4, #20
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f305 	lsl.w	r3, r0, r5
 8000768:	fa20 f004 	lsr.w	r0, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	fa21 f604 	lsr.w	r6, r1, r4
 8000784:	eb42 0106 	adc.w	r1, r2, r6
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 040c 	rsb	r4, r4, #12
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f304 	lsl.w	r3, r0, r4
 80007a0:	fa20 f005 	lsr.w	r0, r0, r5
 80007a4:	fa01 f204 	lsl.w	r2, r1, r4
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b4:	f141 0100 	adc.w	r1, r1, #0
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 0520 	rsb	r5, r4, #32
 80007c8:	fa00 f205 	lsl.w	r2, r0, r5
 80007cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d0:	fa20 f304 	lsr.w	r3, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea43 0302 	orr.w	r3, r3, r2
 80007dc:	fa21 f004 	lsr.w	r0, r1, r4
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	fa21 f204 	lsr.w	r2, r1, r4
 80007e8:	ea20 0002 	bic.w	r0, r0, r2
 80007ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f094 0f00 	teq	r4, #0
 8000800:	d10f      	bne.n	8000822 <__aeabi_dmul+0x1c2>
 8000802:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000806:	0040      	lsls	r0, r0, #1
 8000808:	eb41 0101 	adc.w	r1, r1, r1
 800080c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3c01      	subeq	r4, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1a6>
 8000816:	ea41 0106 	orr.w	r1, r1, r6
 800081a:	f095 0f00 	teq	r5, #0
 800081e:	bf18      	it	ne
 8000820:	4770      	bxne	lr
 8000822:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000826:	0052      	lsls	r2, r2, #1
 8000828:	eb43 0303 	adc.w	r3, r3, r3
 800082c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000830:	bf08      	it	eq
 8000832:	3d01      	subeq	r5, #1
 8000834:	d0f7      	beq.n	8000826 <__aeabi_dmul+0x1c6>
 8000836:	ea43 0306 	orr.w	r3, r3, r6
 800083a:	4770      	bx	lr
 800083c:	ea94 0f0c 	teq	r4, ip
 8000840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000844:	bf18      	it	ne
 8000846:	ea95 0f0c 	teqne	r5, ip
 800084a:	d00c      	beq.n	8000866 <__aeabi_dmul+0x206>
 800084c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000850:	bf18      	it	ne
 8000852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000856:	d1d1      	bne.n	80007fc <__aeabi_dmul+0x19c>
 8000858:	ea81 0103 	eor.w	r1, r1, r3
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086a:	bf06      	itte	eq
 800086c:	4610      	moveq	r0, r2
 800086e:	4619      	moveq	r1, r3
 8000870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000874:	d019      	beq.n	80008aa <__aeabi_dmul+0x24a>
 8000876:	ea94 0f0c 	teq	r4, ip
 800087a:	d102      	bne.n	8000882 <__aeabi_dmul+0x222>
 800087c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000880:	d113      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000882:	ea95 0f0c 	teq	r5, ip
 8000886:	d105      	bne.n	8000894 <__aeabi_dmul+0x234>
 8000888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800088c:	bf1c      	itt	ne
 800088e:	4610      	movne	r0, r2
 8000890:	4619      	movne	r1, r3
 8000892:	d10a      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000894:	ea81 0103 	eor.w	r1, r1, r3
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008b2:	bd70      	pop	{r4, r5, r6, pc}

080008b4 <__aeabi_ddiv>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008c2:	bf1d      	ittte	ne
 80008c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c8:	ea94 0f0c 	teqne	r4, ip
 80008cc:	ea95 0f0c 	teqne	r5, ip
 80008d0:	f000 f8a7 	bleq	8000a22 <__aeabi_ddiv+0x16e>
 80008d4:	eba4 0405 	sub.w	r4, r4, r5
 80008d8:	ea81 0e03 	eor.w	lr, r1, r3
 80008dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008e4:	f000 8088 	beq.w	80009f8 <__aeabi_ddiv+0x144>
 80008e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000908:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800090c:	429d      	cmp	r5, r3
 800090e:	bf08      	it	eq
 8000910:	4296      	cmpeq	r6, r2
 8000912:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000916:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800091a:	d202      	bcs.n	8000922 <__aeabi_ddiv+0x6e>
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	eb65 0503 	sbc.w	r5, r5, r3
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000932:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000990:	ea55 0e06 	orrs.w	lr, r5, r6
 8000994:	d018      	beq.n	80009c8 <__aeabi_ddiv+0x114>
 8000996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800099a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800099e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009b2:	d1c0      	bne.n	8000936 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b8:	d10b      	bne.n	80009d2 <__aeabi_ddiv+0x11e>
 80009ba:	ea41 0100 	orr.w	r1, r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009c6:	e7b6      	b.n	8000936 <__aeabi_ddiv+0x82>
 80009c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009cc:	bf04      	itt	eq
 80009ce:	4301      	orreq	r1, r0
 80009d0:	2000      	moveq	r0, #0
 80009d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009d6:	bf88      	it	hi
 80009d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009dc:	f63f aeaf 	bhi.w	800073e <__aeabi_dmul+0xde>
 80009e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009e4:	bf04      	itt	eq
 80009e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ee:	f150 0000 	adcs.w	r0, r0, #0
 80009f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a04:	bfc2      	ittt	gt
 8000a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a14:	f04f 0e00 	mov.w	lr, #0
 8000a18:	3c01      	subs	r4, #1
 8000a1a:	e690      	b.n	800073e <__aeabi_dmul+0xde>
 8000a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a20:	e68d      	b.n	800073e <__aeabi_dmul+0xde>
 8000a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a26:	ea94 0f0c 	teq	r4, ip
 8000a2a:	bf08      	it	eq
 8000a2c:	ea95 0f0c 	teqeq	r5, ip
 8000a30:	f43f af3b 	beq.w	80008aa <__aeabi_dmul+0x24a>
 8000a34:	ea94 0f0c 	teq	r4, ip
 8000a38:	d10a      	bne.n	8000a50 <__aeabi_ddiv+0x19c>
 8000a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a3e:	f47f af34 	bne.w	80008aa <__aeabi_dmul+0x24a>
 8000a42:	ea95 0f0c 	teq	r5, ip
 8000a46:	f47f af25 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e72c      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a50:	ea95 0f0c 	teq	r5, ip
 8000a54:	d106      	bne.n	8000a64 <__aeabi_ddiv+0x1b0>
 8000a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a5a:	f43f aefd 	beq.w	8000858 <__aeabi_dmul+0x1f8>
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4619      	mov	r1, r3
 8000a62:	e722      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	f47f aec5 	bne.w	80007fc <__aeabi_dmul+0x19c>
 8000a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a76:	f47f af0d 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a7e:	f47f aeeb 	bne.w	8000858 <__aeabi_dmul+0x1f8>
 8000a82:	e712      	b.n	80008aa <__aeabi_dmul+0x24a>

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b97a 	b.w	8000dd0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	468c      	mov	ip, r1
 8000afa:	460d      	mov	r5, r1
 8000afc:	4604      	mov	r4, r0
 8000afe:	9e08      	ldr	r6, [sp, #32]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d151      	bne.n	8000ba8 <__udivmoddi4+0xb4>
 8000b04:	428a      	cmp	r2, r1
 8000b06:	4617      	mov	r7, r2
 8000b08:	d96d      	bls.n	8000be6 <__udivmoddi4+0xf2>
 8000b0a:	fab2 fe82 	clz	lr, r2
 8000b0e:	f1be 0f00 	cmp.w	lr, #0
 8000b12:	d00b      	beq.n	8000b2c <__udivmoddi4+0x38>
 8000b14:	f1ce 0c20 	rsb	ip, lr, #32
 8000b18:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b1c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b20:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b24:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b28:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b2c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b30:	0c25      	lsrs	r5, r4, #16
 8000b32:	fbbc f8fa 	udiv	r8, ip, sl
 8000b36:	fa1f f987 	uxth.w	r9, r7
 8000b3a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b3e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b42:	fb08 f309 	mul.w	r3, r8, r9
 8000b46:	42ab      	cmp	r3, r5
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x6c>
 8000b4a:	19ed      	adds	r5, r5, r7
 8000b4c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b50:	f080 8123 	bcs.w	8000d9a <__udivmoddi4+0x2a6>
 8000b54:	42ab      	cmp	r3, r5
 8000b56:	f240 8120 	bls.w	8000d9a <__udivmoddi4+0x2a6>
 8000b5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b5e:	443d      	add	r5, r7
 8000b60:	1aed      	subs	r5, r5, r3
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b68:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b70:	fb00 f909 	mul.w	r9, r0, r9
 8000b74:	45a1      	cmp	r9, r4
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x98>
 8000b78:	19e4      	adds	r4, r4, r7
 8000b7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b7e:	f080 810a 	bcs.w	8000d96 <__udivmoddi4+0x2a2>
 8000b82:	45a1      	cmp	r9, r4
 8000b84:	f240 8107 	bls.w	8000d96 <__udivmoddi4+0x2a2>
 8000b88:	3802      	subs	r0, #2
 8000b8a:	443c      	add	r4, r7
 8000b8c:	eba4 0409 	sub.w	r4, r4, r9
 8000b90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b94:	2100      	movs	r1, #0
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	d061      	beq.n	8000c5e <__udivmoddi4+0x16a>
 8000b9a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	6034      	str	r4, [r6, #0]
 8000ba2:	6073      	str	r3, [r6, #4]
 8000ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	d907      	bls.n	8000bbc <__udivmoddi4+0xc8>
 8000bac:	2e00      	cmp	r6, #0
 8000bae:	d054      	beq.n	8000c5a <__udivmoddi4+0x166>
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bb6:	4608      	mov	r0, r1
 8000bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbc:	fab3 f183 	clz	r1, r3
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	f040 808e 	bne.w	8000ce2 <__udivmoddi4+0x1ee>
 8000bc6:	42ab      	cmp	r3, r5
 8000bc8:	d302      	bcc.n	8000bd0 <__udivmoddi4+0xdc>
 8000bca:	4282      	cmp	r2, r0
 8000bcc:	f200 80fa 	bhi.w	8000dc4 <__udivmoddi4+0x2d0>
 8000bd0:	1a84      	subs	r4, r0, r2
 8000bd2:	eb65 0503 	sbc.w	r5, r5, r3
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	46ac      	mov	ip, r5
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	d03f      	beq.n	8000c5e <__udivmoddi4+0x16a>
 8000bde:	e886 1010 	stmia.w	r6, {r4, ip}
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	b912      	cbnz	r2, 8000bee <__udivmoddi4+0xfa>
 8000be8:	2701      	movs	r7, #1
 8000bea:	fbb7 f7f2 	udiv	r7, r7, r2
 8000bee:	fab7 fe87 	clz	lr, r7
 8000bf2:	f1be 0f00 	cmp.w	lr, #0
 8000bf6:	d134      	bne.n	8000c62 <__udivmoddi4+0x16e>
 8000bf8:	1beb      	subs	r3, r5, r7
 8000bfa:	0c3a      	lsrs	r2, r7, #16
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	2101      	movs	r1, #1
 8000c02:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c06:	0c25      	lsrs	r5, r4, #16
 8000c08:	fb02 3318 	mls	r3, r2, r8, r3
 8000c0c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c10:	fb0c f308 	mul.w	r3, ip, r8
 8000c14:	42ab      	cmp	r3, r5
 8000c16:	d907      	bls.n	8000c28 <__udivmoddi4+0x134>
 8000c18:	19ed      	adds	r5, r5, r7
 8000c1a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x132>
 8000c20:	42ab      	cmp	r3, r5
 8000c22:	f200 80d1 	bhi.w	8000dc8 <__udivmoddi4+0x2d4>
 8000c26:	4680      	mov	r8, r0
 8000c28:	1aed      	subs	r5, r5, r3
 8000c2a:	b2a3      	uxth	r3, r4
 8000c2c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c30:	fb02 5510 	mls	r5, r2, r0, r5
 8000c34:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c38:	fb0c fc00 	mul.w	ip, ip, r0
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x15c>
 8000c40:	19e4      	adds	r4, r4, r7
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x15a>
 8000c48:	45a4      	cmp	ip, r4
 8000c4a:	f200 80b8 	bhi.w	8000dbe <__udivmoddi4+0x2ca>
 8000c4e:	4618      	mov	r0, r3
 8000c50:	eba4 040c 	sub.w	r4, r4, ip
 8000c54:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c58:	e79d      	b.n	8000b96 <__udivmoddi4+0xa2>
 8000c5a:	4631      	mov	r1, r6
 8000c5c:	4630      	mov	r0, r6
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	f1ce 0420 	rsb	r4, lr, #32
 8000c66:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c6a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c6e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c72:	0c3a      	lsrs	r2, r7, #16
 8000c74:	fa25 f404 	lsr.w	r4, r5, r4
 8000c78:	ea48 0803 	orr.w	r8, r8, r3
 8000c7c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c80:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c84:	fb02 4411 	mls	r4, r2, r1, r4
 8000c88:	fa1f fc87 	uxth.w	ip, r7
 8000c8c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c90:	fb01 f30c 	mul.w	r3, r1, ip
 8000c94:	42ab      	cmp	r3, r5
 8000c96:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c9a:	d909      	bls.n	8000cb0 <__udivmoddi4+0x1bc>
 8000c9c:	19ed      	adds	r5, r5, r7
 8000c9e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ca2:	f080 808a 	bcs.w	8000dba <__udivmoddi4+0x2c6>
 8000ca6:	42ab      	cmp	r3, r5
 8000ca8:	f240 8087 	bls.w	8000dba <__udivmoddi4+0x2c6>
 8000cac:	3902      	subs	r1, #2
 8000cae:	443d      	add	r5, r7
 8000cb0:	1aeb      	subs	r3, r5, r3
 8000cb2:	fa1f f588 	uxth.w	r5, r8
 8000cb6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cba:	fb02 3310 	mls	r3, r2, r0, r3
 8000cbe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cc2:	fb00 f30c 	mul.w	r3, r0, ip
 8000cc6:	42ab      	cmp	r3, r5
 8000cc8:	d907      	bls.n	8000cda <__udivmoddi4+0x1e6>
 8000cca:	19ed      	adds	r5, r5, r7
 8000ccc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cd0:	d26f      	bcs.n	8000db2 <__udivmoddi4+0x2be>
 8000cd2:	42ab      	cmp	r3, r5
 8000cd4:	d96d      	bls.n	8000db2 <__udivmoddi4+0x2be>
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	443d      	add	r5, r7
 8000cda:	1aeb      	subs	r3, r5, r3
 8000cdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce0:	e78f      	b.n	8000c02 <__udivmoddi4+0x10e>
 8000ce2:	f1c1 0720 	rsb	r7, r1, #32
 8000ce6:	fa22 f807 	lsr.w	r8, r2, r7
 8000cea:	408b      	lsls	r3, r1
 8000cec:	fa05 f401 	lsl.w	r4, r5, r1
 8000cf0:	ea48 0303 	orr.w	r3, r8, r3
 8000cf4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000cf8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cfc:	40fd      	lsrs	r5, r7
 8000cfe:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d02:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d06:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d0a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d0e:	fa1f f883 	uxth.w	r8, r3
 8000d12:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d16:	fb09 f408 	mul.w	r4, r9, r8
 8000d1a:	42ac      	cmp	r4, r5
 8000d1c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d20:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x244>
 8000d26:	18ed      	adds	r5, r5, r3
 8000d28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d2c:	d243      	bcs.n	8000db6 <__udivmoddi4+0x2c2>
 8000d2e:	42ac      	cmp	r4, r5
 8000d30:	d941      	bls.n	8000db6 <__udivmoddi4+0x2c2>
 8000d32:	f1a9 0902 	sub.w	r9, r9, #2
 8000d36:	441d      	add	r5, r3
 8000d38:	1b2d      	subs	r5, r5, r4
 8000d3a:	fa1f fe8e 	uxth.w	lr, lr
 8000d3e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d42:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d46:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d4a:	fb00 f808 	mul.w	r8, r0, r8
 8000d4e:	45a0      	cmp	r8, r4
 8000d50:	d907      	bls.n	8000d62 <__udivmoddi4+0x26e>
 8000d52:	18e4      	adds	r4, r4, r3
 8000d54:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d58:	d229      	bcs.n	8000dae <__udivmoddi4+0x2ba>
 8000d5a:	45a0      	cmp	r8, r4
 8000d5c:	d927      	bls.n	8000dae <__udivmoddi4+0x2ba>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	441c      	add	r4, r3
 8000d62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d66:	eba4 0408 	sub.w	r4, r4, r8
 8000d6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d6e:	454c      	cmp	r4, r9
 8000d70:	46c6      	mov	lr, r8
 8000d72:	464d      	mov	r5, r9
 8000d74:	d315      	bcc.n	8000da2 <__udivmoddi4+0x2ae>
 8000d76:	d012      	beq.n	8000d9e <__udivmoddi4+0x2aa>
 8000d78:	b156      	cbz	r6, 8000d90 <__udivmoddi4+0x29c>
 8000d7a:	ebba 030e 	subs.w	r3, sl, lr
 8000d7e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d82:	fa04 f707 	lsl.w	r7, r4, r7
 8000d86:	40cb      	lsrs	r3, r1
 8000d88:	431f      	orrs	r7, r3
 8000d8a:	40cc      	lsrs	r4, r1
 8000d8c:	6037      	str	r7, [r6, #0]
 8000d8e:	6074      	str	r4, [r6, #4]
 8000d90:	2100      	movs	r1, #0
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	4618      	mov	r0, r3
 8000d98:	e6f8      	b.n	8000b8c <__udivmoddi4+0x98>
 8000d9a:	4690      	mov	r8, r2
 8000d9c:	e6e0      	b.n	8000b60 <__udivmoddi4+0x6c>
 8000d9e:	45c2      	cmp	sl, r8
 8000da0:	d2ea      	bcs.n	8000d78 <__udivmoddi4+0x284>
 8000da2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000da6:	eb69 0503 	sbc.w	r5, r9, r3
 8000daa:	3801      	subs	r0, #1
 8000dac:	e7e4      	b.n	8000d78 <__udivmoddi4+0x284>
 8000dae:	4628      	mov	r0, r5
 8000db0:	e7d7      	b.n	8000d62 <__udivmoddi4+0x26e>
 8000db2:	4640      	mov	r0, r8
 8000db4:	e791      	b.n	8000cda <__udivmoddi4+0x1e6>
 8000db6:	4681      	mov	r9, r0
 8000db8:	e7be      	b.n	8000d38 <__udivmoddi4+0x244>
 8000dba:	4601      	mov	r1, r0
 8000dbc:	e778      	b.n	8000cb0 <__udivmoddi4+0x1bc>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	443c      	add	r4, r7
 8000dc2:	e745      	b.n	8000c50 <__udivmoddi4+0x15c>
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e708      	b.n	8000bda <__udivmoddi4+0xe6>
 8000dc8:	f1a8 0802 	sub.w	r8, r8, #2
 8000dcc:	443d      	add	r5, r7
 8000dce:	e72b      	b.n	8000c28 <__udivmoddi4+0x134>

08000dd0 <__aeabi_idiv0>:
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop

08000dd4 <BH1750_send_command>:
  }
}


HAL_StatusTypeDef BH1750_send_command(BH1750_device_t* dev, uint8_t cmd)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af02      	add	r7, sp, #8
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	70fb      	strb	r3, [r7, #3]
	//TODO hal checks
	uint8_t u;
	if(u=HAL_I2C_Master_Transmit(
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6858      	ldr	r0, [r3, #4]
			dev->i2c_handle,	//I2C Handle
			dev->address_w,		//I2C addr of dev
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	7a5b      	ldrb	r3, [r3, #9]
	if(u=HAL_I2C_Master_Transmit(
 8000de8:	b299      	uxth	r1, r3
 8000dea:	1cfa      	adds	r2, r7, #3
 8000dec:	230a      	movs	r3, #10
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2301      	movs	r3, #1
 8000df2:	f001 fc91 	bl	8002718 <HAL_I2C_Master_Transmit>
 8000df6:	4603      	mov	r3, r0
			&cmd,				//CMD to be executed
			1,					//8bit addr
			10					//Wait time
		) != HAL_OK) return HAL_ERROR;
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	bf14      	ite	ne
 8000dfc:	2301      	movne	r3, #1
 8000dfe:	2300      	moveq	r3, #0
 8000e00:	b2db      	uxtb	r3, r3
	if(u=HAL_I2C_Master_Transmit(
 8000e02:	73fb      	strb	r3, [r7, #15]
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <BH1750_send_command+0x3a>
		) != HAL_OK) return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e000      	b.n	8000e10 <BH1750_send_command+0x3c>

	return HAL_OK;
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <BH1750_poll_self>:

void BH1750_poll_self(BH1750_device_t* self)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	BH1750_get_lumen(self);
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f000 f8c1 	bl	8000fa8 <BH1750_get_lumen>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <BH1750_init_dev_struct>:

BH1750_device_t* BH1750_init_dev_struct(I2C_HandleTypeDef* i2c_handle,
		char* name, bool addr_grounded)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	71fb      	strb	r3, [r7, #7]
	BH1750_device_t* init =
 8000e3e:	2114      	movs	r1, #20
 8000e40:	2001      	movs	r0, #1
 8000e42:	f004 fc59 	bl	80056f8 <calloc>
 8000e46:	4603      	mov	r3, r0
 8000e48:	617b      	str	r3, [r7, #20]
			(BH1750_device_t*)calloc(1, sizeof(BH1750_device_t));

	if(init == NULL) return NULL;
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d101      	bne.n	8000e54 <BH1750_init_dev_struct+0x24>
 8000e50:	2300      	movs	r3, #0
 8000e52:	e02d      	b.n	8000eb0 <BH1750_init_dev_struct+0x80>

	if(addr_grounded){
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <BH1750_init_dev_struct+0x38>
		init->address_r = BH1750_GROUND_ADDR_READ;
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	2247      	movs	r2, #71	; 0x47
 8000e5e:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_GROUND_ADDR_WRITE;
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	2246      	movs	r2, #70	; 0x46
 8000e64:	725a      	strb	r2, [r3, #9]
 8000e66:	e005      	b.n	8000e74 <BH1750_init_dev_struct+0x44>
	}else{
		init->address_r = BH1750_NO_GROUND_ADDR_READ;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	22ba      	movs	r2, #186	; 0xba
 8000e6c:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_NO_GROUND_ADDR_WRITE;
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	22b9      	movs	r2, #185	; 0xb9
 8000e72:	725a      	strb	r2, [r3, #9]
	}

	init->name = (char*)malloc(sizeof(char) * strlen(name));
 8000e74:	68b8      	ldr	r0, [r7, #8]
 8000e76:	f7ff f9e3 	bl	8000240 <strlen>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f004 fc6d 	bl	800575c <malloc>
 8000e82:	4603      	mov	r3, r0
 8000e84:	461a      	mov	r2, r3
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	601a      	str	r2, [r3, #0]

	if(init->name == NULL) return NULL;
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d101      	bne.n	8000e96 <BH1750_init_dev_struct+0x66>
 8000e92:	2300      	movs	r3, #0
 8000e94:	e00c      	b.n	8000eb0 <BH1750_init_dev_struct+0x80>

	init->i2c_handle = i2c_handle;
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	68fa      	ldr	r2, [r7, #12]
 8000e9a:	605a      	str	r2, [r3, #4]

	strcpy(init->name, name);
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f004 fd58 	bl	8005958 <strcpy>

	init->poll = &BH1750_poll_self;
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	4a03      	ldr	r2, [pc, #12]	; (8000eb8 <BH1750_init_dev_struct+0x88>)
 8000eac:	611a      	str	r2, [r3, #16]

	return init;
 8000eae:	697b      	ldr	r3, [r7, #20]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	08000e19 	.word	0x08000e19

08000ebc <BH1750_init_dev>:

HAL_StatusTypeDef BH1750_init_dev(BH1750_device_t* dev)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	BH1750_send_command(dev, CMD_POWER_ON);
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff ff84 	bl	8000dd4 <BH1750_send_command>
	BH1750_send_command(dev, CMD_RESET);
 8000ecc:	2103      	movs	r1, #3
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff ff80 	bl	8000dd4 <BH1750_send_command>
	BH1750_send_command(dev, CMD_H_RES_MODE);
 8000ed4:	2110      	movs	r1, #16
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ff7c 	bl	8000dd4 <BH1750_send_command>

	return HAL_OK;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <BH1750_read_dev>:

HAL_StatusTypeDef BH1750_read_dev(BH1750_device_t* dev)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b084      	sub	sp, #16
 8000eea:	af02      	add	r7, sp, #8
 8000eec:	6078      	str	r0, [r7, #4]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6858      	ldr	r0, [r3, #4]
			dev->address_r,
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	7a1b      	ldrb	r3, [r3, #8]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8000ef6:	b299      	uxth	r1, r3
			dev->buffer,
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f103 020c 	add.w	r2, r3, #12
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8000efe:	230a      	movs	r3, #10
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	2302      	movs	r3, #2
 8000f04:	f001 fcfc 	bl	8002900 <HAL_I2C_Master_Receive>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <BH1750_read_dev+0x2c>
			2,
			10
	) != HAL_OK) return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <BH1750_read_dev+0x2e>

	return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <BH1750_convert>:

HAL_StatusTypeDef BH1750_convert(BH1750_device_t* dev)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	dev->value = dev->buffer[0];
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	7b1b      	ldrb	r3, [r3, #12]
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	815a      	strh	r2, [r3, #10]
	dev->value = (dev->value << 8) | dev->buffer[1];
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	895b      	ldrh	r3, [r3, #10]
 8000f32:	021b      	lsls	r3, r3, #8
 8000f34:	b21a      	sxth	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	7b5b      	ldrb	r3, [r3, #13]
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	b21b      	sxth	r3, r3
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	815a      	strh	r2, [r3, #10]
	  uint8_t size;
	//TODO check float stuff
	dev->value/=1.2;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	895b      	ldrh	r3, [r3, #10]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fb22 	bl	8000594 <__aeabi_i2d>
 8000f50:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000f54:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <BH1750_convert+0x7c>)
 8000f56:	f7ff fcad 	bl	80008b4 <__aeabi_ddiv>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	460c      	mov	r4, r1
 8000f5e:	4618      	mov	r0, r3
 8000f60:	4621      	mov	r1, r4
 8000f62:	f7ff fd8f 	bl	8000a84 <__aeabi_d2uiz>
 8000f66:	4603      	mov	r3, r0
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	815a      	strh	r2, [r3, #10]
	  size = sprintf(buffer, "Lux: %d\n\r", dev->value);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	895b      	ldrh	r3, [r3, #10]
 8000f72:	461a      	mov	r2, r3
 8000f74:	4909      	ldr	r1, [pc, #36]	; (8000f9c <BH1750_convert+0x80>)
 8000f76:	480a      	ldr	r0, [pc, #40]	; (8000fa0 <BH1750_convert+0x84>)
 8000f78:	f004 fcca 	bl	8005910 <siprintf>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	73fb      	strb	r3, [r7, #15]
	  HAL_UART_Transmit(&huart3, (uint8_t*)buffer, size, 100);
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	2364      	movs	r3, #100	; 0x64
 8000f86:	4906      	ldr	r1, [pc, #24]	; (8000fa0 <BH1750_convert+0x84>)
 8000f88:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <BH1750_convert+0x88>)
 8000f8a:	f003 ff31 	bl	8004df0 <HAL_UART_Transmit>
	return HAL_OK;
 8000f8e:	2300      	movs	r3, #0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd90      	pop	{r4, r7, pc}
 8000f98:	3ff33333 	.word	0x3ff33333
 8000f9c:	08005ff8 	.word	0x08005ff8
 8000fa0:	20020614 	.word	0x20020614
 8000fa4:	200200a4 	.word	0x200200a4

08000fa8 <BH1750_get_lumen>:

HAL_StatusTypeDef BH1750_get_lumen(BH1750_device_t* dev)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	BH1750_read_dev(dev);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff ff98 	bl	8000ee6 <BH1750_read_dev>
	BH1750_convert(dev);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ffb0 	bl	8000f1c <BH1750_convert>
	return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fcc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000fd0:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <SCB_EnableICache+0x3c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000fdc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000fe0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000fe4:	4a07      	ldr	r2, [pc, #28]	; (8001004 <SCB_EnableICache+0x3c>)
 8000fe6:	4b07      	ldr	r3, [pc, #28]	; (8001004 <SCB_EnableICache+0x3c>)
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fee:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ff4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800100e:	4b1d      	ldr	r3, [pc, #116]	; (8001084 <SCB_EnableDCache+0x7c>)
 8001010:	2200      	movs	r2, #0
 8001012:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001016:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <SCB_EnableDCache+0x7c>)
 800101c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001020:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0b5b      	lsrs	r3, r3, #13
 8001026:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800102a:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	08db      	lsrs	r3, r3, #3
 8001030:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001034:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001036:	4913      	ldr	r1, [pc, #76]	; (8001084 <SCB_EnableDCache+0x7c>)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	015a      	lsls	r2, r3, #5
 800103c:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001040:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001046:	4313      	orrs	r3, r2
 8001048:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	1e5a      	subs	r2, r3, #1
 8001050:	60ba      	str	r2, [r7, #8]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d1ef      	bne.n	8001036 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	1e5a      	subs	r2, r3, #1
 800105a:	60fa      	str	r2, [r7, #12]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1e5      	bne.n	800102c <SCB_EnableDCache+0x24>
 8001060:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001064:	4a07      	ldr	r2, [pc, #28]	; (8001084 <SCB_EnableDCache+0x7c>)
 8001066:	4b07      	ldr	r3, [pc, #28]	; (8001084 <SCB_EnableDCache+0x7c>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800106e:	6153      	str	r3, [r2, #20]
 8001070:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001074:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8001078:	bf00      	nop
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001088:	b5b0      	push	{r4, r5, r7, lr}
 800108a:	b0a2      	sub	sp, #136	; 0x88
 800108c:	af02      	add	r7, sp, #8
	    char data_read[2];
	    int tempval;
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
 MPU_Config();
 800108e:	f000 fc77 	bl	8001980 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001092:	f7ff ff99 	bl	8000fc8 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
 SCB_EnableDCache();
 8001096:	f7ff ffb7 	bl	8001008 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109a:	f000 ff29 	bl	8001ef0 <HAL_Init>

  /* USER CODE BEGIN Init */
  uint8_t buf[100];
  data_write[0] = MCP9808_REG_CONF;
 800109e:	2301      	movs	r3, #1
 80010a0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
   data_write[1] = 0x00;  // config msb
 80010a4:	2300      	movs	r3, #0
 80010a6:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
   data_write[2] = 0x00;  // config lsb
 80010aa:	2300      	movs	r3, #0
 80010ac:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
   int stat=0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	67bb      	str	r3, [r7, #120]	; 0x78
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b4:	f000 f992 	bl	80013dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b8:	f000 fbb4 	bl	8001824 <MX_GPIO_Init>
 // MX_ETH_Init();
  MX_I2C1_Init();
 80010bc:	f000 fa28 	bl	8001510 <MX_I2C1_Init>
  MX_I2C2_Init();
 80010c0:	f000 fa66 	bl	8001590 <MX_I2C2_Init>
  MX_SPI1_Init();
 80010c4:	f000 faa4 	bl	8001610 <MX_SPI1_Init>
  MX_TIM2_Init();
 80010c8:	f000 fae0 	bl	800168c <MX_TIM2_Init>
  MX_TIM5_Init();
 80010cc:	f000 fb2c 	bl	8001728 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 80010d0:	f000 fb78 	bl	80017c4 <MX_USART3_UART_Init>
 // MX_USB_OTG_FS_PCD_Init();
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  HAL_Delay(3000);
 80010d4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80010d8:	f000 ff38 	bl	8001f4c <HAL_Delay>
   if(HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010dc:	48b0      	ldr	r0, [pc, #704]	; (80013a0 <main+0x318>)
 80010de:	f001 fa8d 	bl	80025fc <HAL_I2C_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d010      	beq.n	800110a <main+0x82>
   {
     /* Initialization Error */
 		sprintf(buf,"error Initiate  %d\r\n");
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	49ae      	ldr	r1, [pc, #696]	; (80013a4 <main+0x31c>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f004 fc0f 	bl	8005910 <siprintf>
 		HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff f8a3 	bl	8000240 <strlen>
 80010fa:	4603      	mov	r3, r0
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	1d39      	adds	r1, r7, #4
 8001100:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001104:	48a8      	ldr	r0, [pc, #672]	; (80013a8 <main+0x320>)
 8001106:	f003 fe73 	bl	8004df0 <HAL_UART_Transmit>
   }
 sprintf(buf,"hello World\n\r");
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	4aa7      	ldr	r2, [pc, #668]	; (80013ac <main+0x324>)
 800110e:	461c      	mov	r4, r3
 8001110:	4613      	mov	r3, r2
 8001112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001114:	c407      	stmia	r4!, {r0, r1, r2}
 8001116:	8023      	strh	r3, [r4, #0]
 if(stat=(HAL_I2C_Master_Transmit(&hi2c1,MCP9808_ADDR,data_write,3,1000))!=HAL_OK)
 8001118:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800111c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2303      	movs	r3, #3
 8001124:	2130      	movs	r1, #48	; 0x30
 8001126:	489e      	ldr	r0, [pc, #632]	; (80013a0 <main+0x318>)
 8001128:	f001 faf6 	bl	8002718 <HAL_I2C_Master_Transmit>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	bf14      	ite	ne
 8001132:	2301      	movne	r3, #1
 8001134:	2300      	moveq	r3, #0
 8001136:	b2db      	uxtb	r3, r3
 8001138:	67bb      	str	r3, [r7, #120]	; 0x78
 800113a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800113c:	2b00      	cmp	r3, #0
 800113e:	d019      	beq.n	8001174 <main+0xec>
 {
 	sprintf(buf,"error sending commmand  %d\r\n",stat);
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001144:	499a      	ldr	r1, [pc, #616]	; (80013b0 <main+0x328>)
 8001146:	4618      	mov	r0, r3
 8001148:	f004 fbe2 	bl	8005910 <siprintf>
 	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff f876 	bl	8000240 <strlen>
 8001154:	4603      	mov	r3, r0
 8001156:	b29a      	uxth	r2, r3
 8001158:	1d39      	adds	r1, r7, #4
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	4892      	ldr	r0, [pc, #584]	; (80013a8 <main+0x320>)
 8001160:	f003 fe46 	bl	8004df0 <HAL_UART_Transmit>
     while (1) {
          HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8001164:	2180      	movs	r1, #128	; 0x80
 8001166:	4893      	ldr	r0, [pc, #588]	; (80013b4 <main+0x32c>)
 8001168:	f001 fa2d 	bl	80025c6 <HAL_GPIO_TogglePin>
          HAL_Delay(200);
 800116c:	20c8      	movs	r0, #200	; 0xc8
 800116e:	f000 feed 	bl	8001f4c <HAL_Delay>
          HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8001172:	e7f7      	b.n	8001164 <main+0xdc>
      }

 }
  size = sprintf(buffer, "BH1750 start \n\r");
 8001174:	4a90      	ldr	r2, [pc, #576]	; (80013b8 <main+0x330>)
 8001176:	4b91      	ldr	r3, [pc, #580]	; (80013bc <main+0x334>)
 8001178:	4614      	mov	r4, r2
 800117a:	461d      	mov	r5, r3
 800117c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800117e:	6020      	str	r0, [r4, #0]
 8001180:	6061      	str	r1, [r4, #4]
 8001182:	60a2      	str	r2, [r4, #8]
 8001184:	60e3      	str	r3, [r4, #12]
 8001186:	230f      	movs	r3, #15
 8001188:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
  HAL_UART_Transmit(&huart3, (uint8_t*)buffer, size, 100);
 800118c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001190:	b29a      	uxth	r2, r3
 8001192:	2364      	movs	r3, #100	; 0x64
 8001194:	4988      	ldr	r1, [pc, #544]	; (80013b8 <main+0x330>)
 8001196:	4884      	ldr	r0, [pc, #528]	; (80013a8 <main+0x320>)
 8001198:	f003 fe2a 	bl	8004df0 <HAL_UART_Transmit>
 // BH1750_init_i2c(&hi2c1);
   BH1750_device_t* test_dev = BH1750_init_dev_struct(&hi2c2, "test device", true);
 800119c:	2201      	movs	r2, #1
 800119e:	4988      	ldr	r1, [pc, #544]	; (80013c0 <main+0x338>)
 80011a0:	4888      	ldr	r0, [pc, #544]	; (80013c4 <main+0x33c>)
 80011a2:	f7ff fe45 	bl	8000e30 <BH1750_init_dev_struct>
 80011a6:	6738      	str	r0, [r7, #112]	; 0x70
   BH1750_init_dev(test_dev);
 80011a8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80011aa:	f7ff fe87 	bl	8000ebc <BH1750_init_dev>
   size = sprintf(buffer, "BH1750 start \n\r");
 80011ae:	4a82      	ldr	r2, [pc, #520]	; (80013b8 <main+0x330>)
 80011b0:	4b82      	ldr	r3, [pc, #520]	; (80013bc <main+0x334>)
 80011b2:	4614      	mov	r4, r2
 80011b4:	461d      	mov	r5, r3
 80011b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011b8:	6020      	str	r0, [r4, #0]
 80011ba:	6061      	str	r1, [r4, #4]
 80011bc:	60a2      	str	r2, [r4, #8]
 80011be:	60e3      	str	r3, [r4, #12]
 80011c0:	230f      	movs	r3, #15
 80011c2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
   HAL_UART_Transmit(&huart3, (uint8_t*)buffer, size, 100);
 80011c6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	2364      	movs	r3, #100	; 0x64
 80011ce:	497a      	ldr	r1, [pc, #488]	; (80013b8 <main+0x330>)
 80011d0:	4875      	ldr	r0, [pc, #468]	; (80013a8 <main+0x320>)
 80011d2:	f003 fe0d 	bl	8004df0 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  data_write[0] = MCP9808_REG_TEMP;
 80011d6:	2305      	movs	r3, #5
 80011d8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
		      HAL_I2C_Master_Transmit(&hi2c1,MCP9808_ADDR,data_write,1,1000);// no stop
 80011dc:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80011e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2301      	movs	r3, #1
 80011e8:	2130      	movs	r1, #48	; 0x30
 80011ea:	486d      	ldr	r0, [pc, #436]	; (80013a0 <main+0x318>)
 80011ec:	f001 fa94 	bl	8002718 <HAL_I2C_Master_Transmit>
		     HAL_I2C_Master_Receive(&hi2c1,MCP9808_ADDR, data_read, 2,1000);
 80011f0:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80011f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2302      	movs	r3, #2
 80011fc:	2130      	movs	r1, #48	; 0x30
 80011fe:	4868      	ldr	r0, [pc, #416]	; (80013a0 <main+0x318>)
 8001200:	f001 fb7e 	bl	8002900 <HAL_I2C_Master_Receive>
		     if(data_read[0] & 0xE0) {
 8001204:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8001208:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d01a      	beq.n	8001246 <main+0x1be>
		    	 sprintf(buf,"\r\n");
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	4a6d      	ldr	r2, [pc, #436]	; (80013c8 <main+0x340>)
 8001214:	6812      	ldr	r2, [r2, #0]
 8001216:	4611      	mov	r1, r2
 8001218:	8019      	strh	r1, [r3, #0]
 800121a:	3302      	adds	r3, #2
 800121c:	0c12      	lsrs	r2, r2, #16
 800121e:	701a      	strb	r2, [r3, #0]
		         HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f80c 	bl	8000240 <strlen>
 8001228:	4603      	mov	r3, r0
 800122a:	b29a      	uxth	r2, r3
 800122c:	1d39      	adds	r1, r7, #4
 800122e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001232:	485d      	ldr	r0, [pc, #372]	; (80013a8 <main+0x320>)
 8001234:	f003 fddc 	bl	8004df0 <HAL_UART_Transmit>
		         data_read[0] = data_read[0] & 0x1F;  // clear flag bits
 8001238:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 800123c:	f003 031f 	and.w	r3, r3, #31
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
		     }
		     if((data_read[0] & 0x10) == 0x10) {
 8001246:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 800124a:	f003 0310 	and.w	r3, r3, #16
 800124e:	2b00      	cmp	r3, #0
 8001250:	d015      	beq.n	800127e <main+0x1f6>
		         data_read[0] = data_read[0] & 0x0F;
 8001252:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	b2db      	uxtb	r3, r3
 800125c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
		         TempCelsiusDisplay[0] = '-';
 8001260:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <main+0x344>)
 8001262:	222d      	movs	r2, #45	; 0x2d
 8001264:	701a      	strb	r2, [r3, #0]
		         tempval = 256 - (data_read[0] << 4) + (data_read[1] >> 4);
 8001266:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 800126a:	011b      	lsls	r3, r3, #4
 800126c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001270:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
 8001274:	0912      	lsrs	r2, r2, #4
 8001276:	b2d2      	uxtb	r2, r2
 8001278:	4413      	add	r3, r2
 800127a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800127c:	e00b      	b.n	8001296 <main+0x20e>
		     } else {
		         TempCelsiusDisplay[0] = '+';
 800127e:	4b53      	ldr	r3, [pc, #332]	; (80013cc <main+0x344>)
 8001280:	222b      	movs	r2, #43	; 0x2b
 8001282:	701a      	strb	r2, [r3, #0]
		         tempval = (data_read[0] << 4) + (data_read[1] >> 4);
 8001284:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8001288:	011b      	lsls	r3, r3, #4
 800128a:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
 800128e:	0912      	lsrs	r2, r2, #4
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	4413      	add	r3, r2
 8001294:	67fb      	str	r3, [r7, #124]	; 0x7c
		     }

		     // fractional part (0.25C precision)
		     if (data_read[1] & 0x08) {
 8001296:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d013      	beq.n	80012ca <main+0x242>
		         if(data_read[1] & 0x04) {
 80012a2:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d006      	beq.n	80012bc <main+0x234>
		             TempCelsiusDisplay[5] = '7';
 80012ae:	4b47      	ldr	r3, [pc, #284]	; (80013cc <main+0x344>)
 80012b0:	2237      	movs	r2, #55	; 0x37
 80012b2:	715a      	strb	r2, [r3, #5]
		             TempCelsiusDisplay[6] = '5';
 80012b4:	4b45      	ldr	r3, [pc, #276]	; (80013cc <main+0x344>)
 80012b6:	2235      	movs	r2, #53	; 0x35
 80012b8:	719a      	strb	r2, [r3, #6]
 80012ba:	e019      	b.n	80012f0 <main+0x268>
		         } else {
		             TempCelsiusDisplay[5] = '5';
 80012bc:	4b43      	ldr	r3, [pc, #268]	; (80013cc <main+0x344>)
 80012be:	2235      	movs	r2, #53	; 0x35
 80012c0:	715a      	strb	r2, [r3, #5]
		             TempCelsiusDisplay[6] = '0';
 80012c2:	4b42      	ldr	r3, [pc, #264]	; (80013cc <main+0x344>)
 80012c4:	2230      	movs	r2, #48	; 0x30
 80012c6:	719a      	strb	r2, [r3, #6]
 80012c8:	e012      	b.n	80012f0 <main+0x268>
		         }
		     } else {
		         if(data_read[1] & 0x04) {
 80012ca:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d006      	beq.n	80012e4 <main+0x25c>
		             TempCelsiusDisplay[5] = '2';
 80012d6:	4b3d      	ldr	r3, [pc, #244]	; (80013cc <main+0x344>)
 80012d8:	2232      	movs	r2, #50	; 0x32
 80012da:	715a      	strb	r2, [r3, #5]
		             TempCelsiusDisplay[6] = '5';
 80012dc:	4b3b      	ldr	r3, [pc, #236]	; (80013cc <main+0x344>)
 80012de:	2235      	movs	r2, #53	; 0x35
 80012e0:	719a      	strb	r2, [r3, #6]
 80012e2:	e005      	b.n	80012f0 <main+0x268>
		         }else{
		             TempCelsiusDisplay[5] = '0';
 80012e4:	4b39      	ldr	r3, [pc, #228]	; (80013cc <main+0x344>)
 80012e6:	2230      	movs	r2, #48	; 0x30
 80012e8:	715a      	strb	r2, [r3, #5]
		             TempCelsiusDisplay[6] = '0';
 80012ea:	4b38      	ldr	r3, [pc, #224]	; (80013cc <main+0x344>)
 80012ec:	2230      	movs	r2, #48	; 0x30
 80012ee:	719a      	strb	r2, [r3, #6]
		         }
		     }

		     // Integer part
		     TempCelsiusDisplay[1] = (tempval / 100) + 0x30;
 80012f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012f2:	4a37      	ldr	r2, [pc, #220]	; (80013d0 <main+0x348>)
 80012f4:	fb82 1203 	smull	r1, r2, r2, r3
 80012f8:	1152      	asrs	r2, r2, #5
 80012fa:	17db      	asrs	r3, r3, #31
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	3330      	adds	r3, #48	; 0x30
 8001302:	b2da      	uxtb	r2, r3
 8001304:	4b31      	ldr	r3, [pc, #196]	; (80013cc <main+0x344>)
 8001306:	705a      	strb	r2, [r3, #1]
		     TempCelsiusDisplay[2] = ((tempval % 100) / 10) + 0x30;
 8001308:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800130a:	4b31      	ldr	r3, [pc, #196]	; (80013d0 <main+0x348>)
 800130c:	fb83 1302 	smull	r1, r3, r3, r2
 8001310:	1159      	asrs	r1, r3, #5
 8001312:	17d3      	asrs	r3, r2, #31
 8001314:	1acb      	subs	r3, r1, r3
 8001316:	2164      	movs	r1, #100	; 0x64
 8001318:	fb01 f303 	mul.w	r3, r1, r3
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	4a2d      	ldr	r2, [pc, #180]	; (80013d4 <main+0x34c>)
 8001320:	fb82 1203 	smull	r1, r2, r2, r3
 8001324:	1092      	asrs	r2, r2, #2
 8001326:	17db      	asrs	r3, r3, #31
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	b2db      	uxtb	r3, r3
 800132c:	3330      	adds	r3, #48	; 0x30
 800132e:	b2da      	uxtb	r2, r3
 8001330:	4b26      	ldr	r3, [pc, #152]	; (80013cc <main+0x344>)
 8001332:	709a      	strb	r2, [r3, #2]
		     TempCelsiusDisplay[3] = ((tempval % 100) % 10) + 0x30;
 8001334:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001336:	4a26      	ldr	r2, [pc, #152]	; (80013d0 <main+0x348>)
 8001338:	fb82 1203 	smull	r1, r2, r2, r3
 800133c:	1151      	asrs	r1, r2, #5
 800133e:	17da      	asrs	r2, r3, #31
 8001340:	1a8a      	subs	r2, r1, r2
 8001342:	2164      	movs	r1, #100	; 0x64
 8001344:	fb01 f202 	mul.w	r2, r1, r2
 8001348:	1a9a      	subs	r2, r3, r2
 800134a:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <main+0x34c>)
 800134c:	fb83 1302 	smull	r1, r3, r3, r2
 8001350:	1099      	asrs	r1, r3, #2
 8001352:	17d3      	asrs	r3, r2, #31
 8001354:	1ac9      	subs	r1, r1, r3
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	1ad1      	subs	r1, r2, r3
 8001360:	b2cb      	uxtb	r3, r1
 8001362:	3330      	adds	r3, #48	; 0x30
 8001364:	b2da      	uxtb	r2, r3
 8001366:	4b19      	ldr	r3, [pc, #100]	; (80013cc <main+0x344>)
 8001368:	70da      	strb	r2, [r3, #3]

		     // Display result
		     sprintf(buf,"temp = %s\r\n", TempCelsiusDisplay);
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4a17      	ldr	r2, [pc, #92]	; (80013cc <main+0x344>)
 800136e:	491a      	ldr	r1, [pc, #104]	; (80013d8 <main+0x350>)
 8001370:	4618      	mov	r0, r3
 8001372:	f004 facd 	bl	8005910 <siprintf>
		     HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4618      	mov	r0, r3
 800137a:	f7fe ff61 	bl	8000240 <strlen>
 800137e:	4603      	mov	r3, r0
 8001380:	b29a      	uxth	r2, r3
 8001382:	1d39      	adds	r1, r7, #4
 8001384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001388:	4807      	ldr	r0, [pc, #28]	; (80013a8 <main+0x320>)
 800138a:	f003 fd31 	bl	8004df0 <HAL_UART_Transmit>
		  test_dev->poll(test_dev);
 800138e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001394:	4798      	blx	r3
		  	  HAL_Delay(1000);
 8001396:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800139a:	f000 fdd7 	bl	8001f4c <HAL_Delay>
  {
 800139e:	e71a      	b.n	80011d6 <main+0x14e>
 80013a0:	20020128 	.word	0x20020128
 80013a4:	08006004 	.word	0x08006004
 80013a8:	200200a4 	.word	0x200200a4
 80013ac:	0800601c 	.word	0x0800601c
 80013b0:	0800602c 	.word	0x0800602c
 80013b4:	40020400 	.word	0x40020400
 80013b8:	20020614 	.word	0x20020614
 80013bc:	0800604c 	.word	0x0800604c
 80013c0:	0800605c 	.word	0x0800605c
 80013c4:	20020578 	.word	0x20020578
 80013c8:	08006068 	.word	0x08006068
 80013cc:	20020000 	.word	0x20020000
 80013d0:	51eb851f 	.word	0x51eb851f
 80013d4:	66666667 	.word	0x66666667
 80013d8:	0800606c 	.word	0x0800606c

080013dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b0b8      	sub	sp, #224	; 0xe0
 80013e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013e6:	2234      	movs	r2, #52	; 0x34
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f004 f9be 	bl	800576c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001400:	f107 0308 	add.w	r3, r7, #8
 8001404:	2290      	movs	r2, #144	; 0x90
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f004 f9af 	bl	800576c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800140e:	f001 fde3 	bl	8002fd8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001412:	4a3c      	ldr	r2, [pc, #240]	; (8001504 <SystemClock_Config+0x128>)
 8001414:	4b3b      	ldr	r3, [pc, #236]	; (8001504 <SystemClock_Config+0x128>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800141c:	6413      	str	r3, [r2, #64]	; 0x40
 800141e:	4b39      	ldr	r3, [pc, #228]	; (8001504 <SystemClock_Config+0x128>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800142a:	4a37      	ldr	r2, [pc, #220]	; (8001508 <SystemClock_Config+0x12c>)
 800142c:	4b36      	ldr	r3, [pc, #216]	; (8001508 <SystemClock_Config+0x12c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	4b34      	ldr	r3, [pc, #208]	; (8001508 <SystemClock_Config+0x12c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001442:	2301      	movs	r3, #1
 8001444:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001448:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800144c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001450:	2302      	movs	r3, #2
 8001452:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001456:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800145a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800145e:	2304      	movs	r3, #4
 8001460:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001464:	23d8      	movs	r3, #216	; 0xd8
 8001466:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800146a:	2302      	movs	r3, #2
 800146c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001470:	2309      	movs	r3, #9
 8001472:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001476:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800147a:	4618      	mov	r0, r3
 800147c:	f001 fe0c 	bl	8003098 <HAL_RCC_OscConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001486:	f000 facf 	bl	8001a28 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800148a:	f001 fdb5 	bl	8002ff8 <HAL_PWREx_EnableOverDrive>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001494:	f000 fac8 	bl	8001a28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001498:	230f      	movs	r3, #15
 800149a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149e:	2302      	movs	r3, #2
 80014a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a4:	2300      	movs	r3, #0
 80014a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80014ba:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014be:	2107      	movs	r1, #7
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 f897 	bl	80035f4 <HAL_RCC_ClockConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80014cc:	f000 faac 	bl	8001a28 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 80014d0:	4b0e      	ldr	r3, [pc, #56]	; (800150c <SystemClock_Config+0x130>)
 80014d2:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014d8:	2300      	movs	r3, #0
 80014da:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80014dc:	2300      	movs	r3, #0
 80014de:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014e6:	f107 0308 	add.w	r3, r7, #8
 80014ea:	4618      	mov	r0, r3
 80014ec:	f002 faac 	bl	8003a48 <HAL_RCCEx_PeriphCLKConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80014f6:	f000 fa97 	bl	8001a28 <Error_Handler>
  }
}
 80014fa:	bf00      	nop
 80014fc:	37e0      	adds	r7, #224	; 0xe0
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40023800 	.word	0x40023800
 8001508:	40007000 	.word	0x40007000
 800150c:	0020c100 	.word	0x0020c100

08001510 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001514:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <MX_I2C1_Init+0x74>)
 8001516:	4a1c      	ldr	r2, [pc, #112]	; (8001588 <MX_I2C1_Init+0x78>)
 8001518:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <MX_I2C1_Init+0x74>)
 800151c:	4a1b      	ldr	r2, [pc, #108]	; (800158c <MX_I2C1_Init+0x7c>)
 800151e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001520:	4b18      	ldr	r3, [pc, #96]	; (8001584 <MX_I2C1_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <MX_I2C1_Init+0x74>)
 8001528:	2201      	movs	r2, #1
 800152a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <MX_I2C1_Init+0x74>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <MX_I2C1_Init+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_I2C1_Init+0x74>)
 800153a:	2200      	movs	r2, #0
 800153c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_I2C1_Init+0x74>)
 8001540:	2200      	movs	r2, #0
 8001542:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_I2C1_Init+0x74>)
 8001546:	2200      	movs	r2, #0
 8001548:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800154a:	480e      	ldr	r0, [pc, #56]	; (8001584 <MX_I2C1_Init+0x74>)
 800154c:	f001 f856 	bl	80025fc <HAL_I2C_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001556:	f000 fa67 	bl	8001a28 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800155a:	2100      	movs	r1, #0
 800155c:	4809      	ldr	r0, [pc, #36]	; (8001584 <MX_I2C1_Init+0x74>)
 800155e:	f001 fca3 	bl	8002ea8 <HAL_I2CEx_ConfigAnalogFilter>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001568:	f000 fa5e 	bl	8001a28 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800156c:	2100      	movs	r1, #0
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <MX_I2C1_Init+0x74>)
 8001570:	f001 fce5 	bl	8002f3e <HAL_I2CEx_ConfigDigitalFilter>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800157a:	f000 fa55 	bl	8001a28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20020128 	.word	0x20020128
 8001588:	40005400 	.word	0x40005400
 800158c:	20303e5d 	.word	0x20303e5d

08001590 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <MX_I2C2_Init+0x74>)
 8001596:	4a1c      	ldr	r2, [pc, #112]	; (8001608 <MX_I2C2_Init+0x78>)
 8001598:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <MX_I2C2_Init+0x74>)
 800159c:	4a1b      	ldr	r2, [pc, #108]	; (800160c <MX_I2C2_Init+0x7c>)
 800159e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80015a0:	4b18      	ldr	r3, [pc, #96]	; (8001604 <MX_I2C2_Init+0x74>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <MX_I2C2_Init+0x74>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <MX_I2C2_Init+0x74>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80015b2:	4b14      	ldr	r3, [pc, #80]	; (8001604 <MX_I2C2_Init+0x74>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015b8:	4b12      	ldr	r3, [pc, #72]	; (8001604 <MX_I2C2_Init+0x74>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015be:	4b11      	ldr	r3, [pc, #68]	; (8001604 <MX_I2C2_Init+0x74>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015c4:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <MX_I2C2_Init+0x74>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015ca:	480e      	ldr	r0, [pc, #56]	; (8001604 <MX_I2C2_Init+0x74>)
 80015cc:	f001 f816 	bl	80025fc <HAL_I2C_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80015d6:	f000 fa27 	bl	8001a28 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015da:	2100      	movs	r1, #0
 80015dc:	4809      	ldr	r0, [pc, #36]	; (8001604 <MX_I2C2_Init+0x74>)
 80015de:	f001 fc63 	bl	8002ea8 <HAL_I2CEx_ConfigAnalogFilter>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80015e8:	f000 fa1e 	bl	8001a28 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80015ec:	2100      	movs	r1, #0
 80015ee:	4805      	ldr	r0, [pc, #20]	; (8001604 <MX_I2C2_Init+0x74>)
 80015f0:	f001 fca5 	bl	8002f3e <HAL_I2CEx_ConfigDigitalFilter>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80015fa:	f000 fa15 	bl	8001a28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20020578 	.word	0x20020578
 8001608:	40005800 	.word	0x40005800
 800160c:	20303e5d 	.word	0x20303e5d

08001610 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001614:	4b1b      	ldr	r3, [pc, #108]	; (8001684 <MX_SPI1_Init+0x74>)
 8001616:	4a1c      	ldr	r2, [pc, #112]	; (8001688 <MX_SPI1_Init+0x78>)
 8001618:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800161a:	4b1a      	ldr	r3, [pc, #104]	; (8001684 <MX_SPI1_Init+0x74>)
 800161c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001620:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001622:	4b18      	ldr	r3, [pc, #96]	; (8001684 <MX_SPI1_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001628:	4b16      	ldr	r3, [pc, #88]	; (8001684 <MX_SPI1_Init+0x74>)
 800162a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800162e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <MX_SPI1_Init+0x74>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001636:	4b13      	ldr	r3, [pc, #76]	; (8001684 <MX_SPI1_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800163c:	4b11      	ldr	r3, [pc, #68]	; (8001684 <MX_SPI1_Init+0x74>)
 800163e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001642:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <MX_SPI1_Init+0x74>)
 8001646:	2210      	movs	r2, #16
 8001648:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_SPI1_Init+0x74>)
 800164c:	2200      	movs	r2, #0
 800164e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001650:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <MX_SPI1_Init+0x74>)
 8001652:	2200      	movs	r2, #0
 8001654:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001656:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <MX_SPI1_Init+0x74>)
 8001658:	2200      	movs	r2, #0
 800165a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800165c:	4b09      	ldr	r3, [pc, #36]	; (8001684 <MX_SPI1_Init+0x74>)
 800165e:	2207      	movs	r2, #7
 8001660:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001662:	4b08      	ldr	r3, [pc, #32]	; (8001684 <MX_SPI1_Init+0x74>)
 8001664:	2200      	movs	r2, #0
 8001666:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <MX_SPI1_Init+0x74>)
 800166a:	2208      	movs	r2, #8
 800166c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800166e:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_SPI1_Init+0x74>)
 8001670:	f002 fe10 	bl	8004294 <HAL_SPI_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800167a:	f000 f9d5 	bl	8001a28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20020648 	.word	0x20020648
 8001688:	40013000 	.word	0x40013000

0800168c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b088      	sub	sp, #32
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001692:	f107 0310 	add.w	r3, r7, #16
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016aa:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <MX_TIM2_Init+0x98>)
 80016ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80016b2:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <MX_TIM2_Init+0x98>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b8:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <MX_TIM2_Init+0x98>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80016be:	4b19      	ldr	r3, [pc, #100]	; (8001724 <MX_TIM2_Init+0x98>)
 80016c0:	f04f 32ff 	mov.w	r2, #4294967295
 80016c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c6:	4b17      	ldr	r3, [pc, #92]	; (8001724 <MX_TIM2_Init+0x98>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016cc:	4b15      	ldr	r3, [pc, #84]	; (8001724 <MX_TIM2_Init+0x98>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016d2:	4814      	ldr	r0, [pc, #80]	; (8001724 <MX_TIM2_Init+0x98>)
 80016d4:	f002 fe87 	bl	80043e6 <HAL_TIM_Base_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80016de:	f000 f9a3 	bl	8001a28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	4619      	mov	r1, r3
 80016ee:	480d      	ldr	r0, [pc, #52]	; (8001724 <MX_TIM2_Init+0x98>)
 80016f0:	f003 f868 	bl	80047c4 <HAL_TIM_ConfigClockSource>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80016fa:	f000 f995 	bl	8001a28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	4619      	mov	r1, r3
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <MX_TIM2_Init+0x98>)
 800170c:	f003 fa76 	bl	8004bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001716:	f000 f987 	bl	8001a28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800171a:	bf00      	nop
 800171c:	3720      	adds	r7, #32
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200206ac 	.word	0x200206ac

08001728 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800172e:	f107 0310 	add.w	r3, r7, #16
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001746:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <MX_TIM5_Init+0x94>)
 8001748:	4a1d      	ldr	r2, [pc, #116]	; (80017c0 <MX_TIM5_Init+0x98>)
 800174a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800174c:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <MX_TIM5_Init+0x94>)
 800174e:	2200      	movs	r2, #0
 8001750:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001752:	4b1a      	ldr	r3, [pc, #104]	; (80017bc <MX_TIM5_Init+0x94>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001758:	4b18      	ldr	r3, [pc, #96]	; (80017bc <MX_TIM5_Init+0x94>)
 800175a:	f04f 32ff 	mov.w	r2, #4294967295
 800175e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001760:	4b16      	ldr	r3, [pc, #88]	; (80017bc <MX_TIM5_Init+0x94>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <MX_TIM5_Init+0x94>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800176c:	4813      	ldr	r0, [pc, #76]	; (80017bc <MX_TIM5_Init+0x94>)
 800176e:	f002 fe3a 	bl	80043e6 <HAL_TIM_Base_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001778:	f000 f956 	bl	8001a28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800177c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001780:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001782:	f107 0310 	add.w	r3, r7, #16
 8001786:	4619      	mov	r1, r3
 8001788:	480c      	ldr	r0, [pc, #48]	; (80017bc <MX_TIM5_Init+0x94>)
 800178a:	f003 f81b 	bl	80047c4 <HAL_TIM_ConfigClockSource>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001794:	f000 f948 	bl	8001a28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_TIM5_Init+0x94>)
 80017a6:	f003 fa29 	bl	8004bfc <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80017b0:	f000 f93a 	bl	8001a28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	3720      	adds	r7, #32
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200205c4 	.word	0x200205c4
 80017c0:	40000c00 	.word	0x40000c00

080017c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017c8:	4b14      	ldr	r3, [pc, #80]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017ca:	4a15      	ldr	r2, [pc, #84]	; (8001820 <MX_USART3_UART_Init+0x5c>)
 80017cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017ce:	4b13      	ldr	r3, [pc, #76]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017ea:	220c      	movs	r2, #12
 80017ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017fa:	4b08      	ldr	r3, [pc, #32]	; (800181c <MX_USART3_UART_Init+0x58>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <MX_USART3_UART_Init+0x58>)
 8001802:	2200      	movs	r2, #0
 8001804:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <MX_USART3_UART_Init+0x58>)
 8001808:	f003 faa4 	bl	8004d54 <HAL_UART_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001812:	f000 f909 	bl	8001a28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200200a4 	.word	0x200200a4
 8001820:	40004800 	.word	0x40004800

08001824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08c      	sub	sp, #48	; 0x30
 8001828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]
 8001834:	609a      	str	r2, [r3, #8]
 8001836:	60da      	str	r2, [r3, #12]
 8001838:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183a:	4a4c      	ldr	r2, [pc, #304]	; (800196c <MX_GPIO_Init+0x148>)
 800183c:	4b4b      	ldr	r3, [pc, #300]	; (800196c <MX_GPIO_Init+0x148>)
 800183e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b49      	ldr	r3, [pc, #292]	; (800196c <MX_GPIO_Init+0x148>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001852:	4a46      	ldr	r2, [pc, #280]	; (800196c <MX_GPIO_Init+0x148>)
 8001854:	4b45      	ldr	r3, [pc, #276]	; (800196c <MX_GPIO_Init+0x148>)
 8001856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001858:	f043 0320 	orr.w	r3, r3, #32
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b43      	ldr	r3, [pc, #268]	; (800196c <MX_GPIO_Init+0x148>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0320 	and.w	r3, r3, #32
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800186a:	4a40      	ldr	r2, [pc, #256]	; (800196c <MX_GPIO_Init+0x148>)
 800186c:	4b3f      	ldr	r3, [pc, #252]	; (800196c <MX_GPIO_Init+0x148>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b3d      	ldr	r3, [pc, #244]	; (800196c <MX_GPIO_Init+0x148>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	4a3a      	ldr	r2, [pc, #232]	; (800196c <MX_GPIO_Init+0x148>)
 8001884:	4b39      	ldr	r3, [pc, #228]	; (800196c <MX_GPIO_Init+0x148>)
 8001886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b37      	ldr	r3, [pc, #220]	; (800196c <MX_GPIO_Init+0x148>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	4a34      	ldr	r2, [pc, #208]	; (800196c <MX_GPIO_Init+0x148>)
 800189c:	4b33      	ldr	r3, [pc, #204]	; (800196c <MX_GPIO_Init+0x148>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b31      	ldr	r3, [pc, #196]	; (800196c <MX_GPIO_Init+0x148>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018b2:	4a2e      	ldr	r2, [pc, #184]	; (800196c <MX_GPIO_Init+0x148>)
 80018b4:	4b2d      	ldr	r3, [pc, #180]	; (800196c <MX_GPIO_Init+0x148>)
 80018b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b8:	f043 0308 	orr.w	r3, r3, #8
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b2b      	ldr	r3, [pc, #172]	; (800196c <MX_GPIO_Init+0x148>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018ca:	4a28      	ldr	r2, [pc, #160]	; (800196c <MX_GPIO_Init+0x148>)
 80018cc:	4b27      	ldr	r3, [pc, #156]	; (800196c <MX_GPIO_Init+0x148>)
 80018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b25      	ldr	r3, [pc, #148]	; (800196c <MX_GPIO_Init+0x148>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	f244 0181 	movw	r1, #16513	; 0x4081
 80018e8:	4821      	ldr	r0, [pc, #132]	; (8001970 <MX_GPIO_Init+0x14c>)
 80018ea:	f000 fe53 	bl	8002594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2140      	movs	r1, #64	; 0x40
 80018f2:	4820      	ldr	r0, [pc, #128]	; (8001974 <MX_GPIO_Init+0x150>)
 80018f4:	f000 fe4e 	bl	8002594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80018f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018fe:	4b1e      	ldr	r3, [pc, #120]	; (8001978 <MX_GPIO_Init+0x154>)
 8001900:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	4619      	mov	r1, r3
 800190c:	481b      	ldr	r0, [pc, #108]	; (800197c <MX_GPIO_Init+0x158>)
 800190e:	f000 fc97 	bl	8002240 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001912:	f244 0381 	movw	r3, #16513	; 0x4081
 8001916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	4619      	mov	r1, r3
 800192a:	4811      	ldr	r0, [pc, #68]	; (8001970 <MX_GPIO_Init+0x14c>)
 800192c:	f000 fc88 	bl	8002240 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001930:	2340      	movs	r3, #64	; 0x40
 8001932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001934:	2301      	movs	r3, #1
 8001936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	4619      	mov	r1, r3
 8001946:	480b      	ldr	r0, [pc, #44]	; (8001974 <MX_GPIO_Init+0x150>)
 8001948:	f000 fc7a 	bl	8002240 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	4805      	ldr	r0, [pc, #20]	; (8001974 <MX_GPIO_Init+0x150>)
 8001960:	f000 fc6e 	bl	8002240 <HAL_GPIO_Init>

}
 8001964:	bf00      	nop
 8001966:	3730      	adds	r7, #48	; 0x30
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	40020400 	.word	0x40020400
 8001974:	40021800 	.word	0x40021800
 8001978:	10110000 	.word	0x10110000
 800197c:	40020800 	.word	0x40020800

08001980 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0

	MPU_Region_InitTypeDef MPU_InitStruct;
	/* Disable the MPU */
	HAL_MPU_Disable();
 8001986:	f000 fbe3 	bl	8002150 <HAL_MPU_Disable>
	/* Configure the MPU as Normal Non Cacheable for Ethernet Buffers in the SRAM2 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800198a:	2301      	movs	r3, #1
 800198c:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x2007C000;
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <MPU_Config+0x80>)
 8001990:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001992:	230d      	movs	r3, #13
 8001994:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001996:	2303      	movs	r3, #3
 8001998:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800199e:	2300      	movs	r3, #0
 80019a0:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80019a2:	2301      	movs	r3, #1
 80019a4:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80019aa:	2301      	movs	r3, #1
 80019ac:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 80019ae:	2300      	movs	r3, #0
 80019b0:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	733b      	strb	r3, [r7, #12]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80019b6:	463b      	mov	r3, r7
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 fbfd 	bl	80021b8 <HAL_MPU_ConfigRegion>
	/* Configure the MPU as Device for Ethernet Descriptors in the SRAM2 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80019be:	2301      	movs	r3, #1
 80019c0:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x2007C000;
 80019c2:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <MPU_Config+0x80>)
 80019c4:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 80019c6:	2307      	movs	r3, #7
 80019c8:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80019ca:	2303      	movs	r3, #3
 80019cc:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80019ce:	2301      	movs	r3, #1
 80019d0:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80019d6:	2301      	movs	r3, #1
 80019d8:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80019da:	2301      	movs	r3, #1
 80019dc:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80019de:	2300      	movs	r3, #0
 80019e0:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 80019e2:	2300      	movs	r3, #0
 80019e4:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	733b      	strb	r3, [r7, #12]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80019ea:	463b      	mov	r3, r7
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fbe3 	bl	80021b8 <HAL_MPU_ConfigRegion>

		  /* Enable the MPU */
		  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80019f2:	2004      	movs	r0, #4
 80019f4:	f000 fbc2 	bl	800217c <HAL_MPU_Enable>

}
 80019f8:	bf00      	nop
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	2007c000 	.word	0x2007c000

08001a04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d101      	bne.n	8001a1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a16:	f000 fa79 	bl	8001f0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40000800 	.word	0x40000800

08001a28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a2c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a2e:	e7fe      	b.n	8001a2e <Error_Handler+0x6>

08001a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	4a0f      	ldr	r2, [pc, #60]	; (8001a74 <HAL_MspInit+0x44>)
 8001a38:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <HAL_MspInit+0x44>)
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a40:	6413      	str	r3, [r2, #64]	; 0x40
 8001a42:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <HAL_MspInit+0x44>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4e:	4a09      	ldr	r2, [pc, #36]	; (8001a74 <HAL_MspInit+0x44>)
 8001a50:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <HAL_MspInit+0x44>)
 8001a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a58:	6453      	str	r3, [r2, #68]	; 0x44
 8001a5a:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <HAL_MspInit+0x44>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a62:	603b      	str	r3, [r7, #0]
 8001a64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800

08001a78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08c      	sub	sp, #48	; 0x30
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 031c 	add.w	r3, r7, #28
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a2e      	ldr	r2, [pc, #184]	; (8001b50 <HAL_I2C_MspInit+0xd8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d129      	bne.n	8001aee <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9a:	4a2e      	ldr	r2, [pc, #184]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001a9c:	4b2d      	ldr	r3, [pc, #180]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa0:	f043 0302 	orr.w	r3, r3, #2
 8001aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa6:	4b2b      	ldr	r3, [pc, #172]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	61bb      	str	r3, [r7, #24]
 8001ab0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001ab2:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001ab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ab8:	2312      	movs	r3, #18
 8001aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001abc:	2301      	movs	r3, #1
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4619      	mov	r1, r3
 8001ace:	4822      	ldr	r0, [pc, #136]	; (8001b58 <HAL_I2C_MspInit+0xe0>)
 8001ad0:	f000 fbb6 	bl	8002240 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ad4:	4a1f      	ldr	r2, [pc, #124]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001ad6:	4b1f      	ldr	r3, [pc, #124]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ade:	6413      	str	r3, [r2, #64]	; 0x40
 8001ae0:	4b1c      	ldr	r3, [pc, #112]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001aec:	e02c      	b.n	8001b48 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a1a      	ldr	r2, [pc, #104]	; (8001b5c <HAL_I2C_MspInit+0xe4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d127      	bne.n	8001b48 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001af8:	4a16      	ldr	r2, [pc, #88]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001afa:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f043 0320 	orr.w	r3, r3, #32
 8001b02:	6313      	str	r3, [r2, #48]	; 0x30
 8001b04:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b08:	f003 0320 	and.w	r3, r3, #32
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b10:	2303      	movs	r3, #3
 8001b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b14:	2312      	movs	r3, #18
 8001b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b20:	2304      	movs	r3, #4
 8001b22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	4619      	mov	r1, r3
 8001b2a:	480d      	ldr	r0, [pc, #52]	; (8001b60 <HAL_I2C_MspInit+0xe8>)
 8001b2c:	f000 fb88 	bl	8002240 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b30:	4a08      	ldr	r2, [pc, #32]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_I2C_MspInit+0xdc>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	bf00      	nop
 8001b4a:	3730      	adds	r7, #48	; 0x30
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40005400 	.word	0x40005400
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020400 	.word	0x40020400
 8001b5c:	40005800 	.word	0x40005800
 8001b60:	40021400 	.word	0x40021400

08001b64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	; 0x28
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a25      	ldr	r2, [pc, #148]	; (8001c18 <HAL_SPI_MspInit+0xb4>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d143      	bne.n	8001c0e <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b86:	4a25      	ldr	r2, [pc, #148]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001b88:	4b24      	ldr	r3, [pc, #144]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b90:	6453      	str	r3, [r2, #68]	; 0x44
 8001b92:	4b22      	ldr	r3, [pc, #136]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	4a1f      	ldr	r2, [pc, #124]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001ba0:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bb6:	4a19      	ldr	r2, [pc, #100]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001bb8:	4b18      	ldr	r3, [pc, #96]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbc:	f043 0308 	orr.w	r3, r3, #8
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <HAL_SPI_MspInit+0xb8>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0308 	and.w	r3, r3, #8
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bce:	2360      	movs	r3, #96	; 0x60
 8001bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bde:	2305      	movs	r3, #5
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	480d      	ldr	r0, [pc, #52]	; (8001c20 <HAL_SPI_MspInit+0xbc>)
 8001bea:	f000 fb29 	bl	8002240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bee:	2380      	movs	r3, #128	; 0x80
 8001bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bfe:	2305      	movs	r3, #5
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c02:	f107 0314 	add.w	r3, r7, #20
 8001c06:	4619      	mov	r1, r3
 8001c08:	4806      	ldr	r0, [pc, #24]	; (8001c24 <HAL_SPI_MspInit+0xc0>)
 8001c0a:	f000 fb19 	bl	8002240 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c0e:	bf00      	nop
 8001c10:	3728      	adds	r7, #40	; 0x28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40013000 	.word	0x40013000
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40020000 	.word	0x40020000
 8001c24:	40020c00 	.word	0x40020c00

08001c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c38:	d114      	bne.n	8001c64 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c3a:	4a19      	ldr	r2, [pc, #100]	; (8001ca0 <HAL_TIM_Base_MspInit+0x78>)
 8001c3c:	4b18      	ldr	r3, [pc, #96]	; (8001ca0 <HAL_TIM_Base_MspInit+0x78>)
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6413      	str	r3, [r2, #64]	; 0x40
 8001c46:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <HAL_TIM_Base_MspInit+0x78>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	201c      	movs	r0, #28
 8001c58:	f000 fa50 	bl	80020fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c5c:	201c      	movs	r0, #28
 8001c5e:	f000 fa69 	bl	8002134 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001c62:	e018      	b.n	8001c96 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM5)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <HAL_TIM_Base_MspInit+0x7c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d113      	bne.n	8001c96 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c6e:	4a0c      	ldr	r2, [pc, #48]	; (8001ca0 <HAL_TIM_Base_MspInit+0x78>)
 8001c70:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <HAL_TIM_Base_MspInit+0x78>)
 8001c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c74:	f043 0308 	orr.w	r3, r3, #8
 8001c78:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <HAL_TIM_Base_MspInit+0x78>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	f003 0308 	and.w	r3, r3, #8
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2032      	movs	r0, #50	; 0x32
 8001c8c:	f000 fa36 	bl	80020fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c90:	2032      	movs	r0, #50	; 0x32
 8001c92:	f000 fa4f 	bl	8002134 <HAL_NVIC_EnableIRQ>
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40000c00 	.word	0x40000c00

08001ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	; 0x28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a17      	ldr	r2, [pc, #92]	; (8001d24 <HAL_UART_MspInit+0x7c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d128      	bne.n	8001d1c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cca:	4a17      	ldr	r2, [pc, #92]	; (8001d28 <HAL_UART_MspInit+0x80>)
 8001ccc:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_UART_MspInit+0x80>)
 8001cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <HAL_UART_MspInit+0x80>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce2:	4a11      	ldr	r2, [pc, #68]	; (8001d28 <HAL_UART_MspInit+0x80>)
 8001ce4:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <HAL_UART_MspInit+0x80>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	f043 0308 	orr.w	r3, r3, #8
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_UART_MspInit+0x80>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0308 	and.w	r3, r3, #8
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001cfa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d0c:	2307      	movs	r3, #7
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	4619      	mov	r1, r3
 8001d16:	4805      	ldr	r0, [pc, #20]	; (8001d2c <HAL_UART_MspInit+0x84>)
 8001d18:	f000 fa92 	bl	8002240 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d1c:	bf00      	nop
 8001d1e:	3728      	adds	r7, #40	; 0x28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40004800 	.word	0x40004800
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020c00 	.word	0x40020c00

08001d30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08c      	sub	sp, #48	; 0x30
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001d40:	2200      	movs	r2, #0
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	201e      	movs	r0, #30
 8001d46:	f000 f9d9 	bl	80020fc <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d4a:	201e      	movs	r0, #30
 8001d4c:	f000 f9f2 	bl	8002134 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001d50:	4a1f      	ldr	r2, [pc, #124]	; (8001dd0 <HAL_InitTick+0xa0>)
 8001d52:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <HAL_InitTick+0xa0>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f043 0304 	orr.w	r3, r3, #4
 8001d5a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5c:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <HAL_InitTick+0xa0>)
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d68:	f107 0210 	add.w	r2, r7, #16
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f001 fe36 	bl	80039e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001d78:	f001 fe0c 	bl	8003994 <HAL_RCC_GetPCLK1Freq>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d84:	4a13      	ldr	r2, [pc, #76]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0c9b      	lsrs	r3, r3, #18
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001d92:	4a12      	ldr	r2, [pc, #72]	; (8001ddc <HAL_InitTick+0xac>)
 8001d94:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001d96:	4b10      	ldr	r3, [pc, #64]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001d98:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d9c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001d9e:	4a0e      	ldr	r2, [pc, #56]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001daa:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001db0:	4809      	ldr	r0, [pc, #36]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001db2:	f002 fb18 	bl	80043e6 <HAL_TIM_Base_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d104      	bne.n	8001dc6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001dbc:	4806      	ldr	r0, [pc, #24]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001dbe:	f002 fb69 	bl	8004494 <HAL_TIM_Base_Start_IT>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	e000      	b.n	8001dc8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3730      	adds	r7, #48	; 0x30
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	431bde83 	.word	0x431bde83
 8001dd8:	20020740 	.word	0x20020740
 8001ddc:	40000800 	.word	0x40000800

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001de4:	e7fe      	b.n	8001de4 <NMI_Handler+0x4>

08001de6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dea:	e7fe      	b.n	8001dea <HardFault_Handler+0x4>

08001dec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <MemManage_Handler+0x4>

08001df2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df6:	e7fe      	b.n	8001df6 <BusFault_Handler+0x4>

08001df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <UsageFault_Handler+0x4>

08001dfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e3c:	4802      	ldr	r0, [pc, #8]	; (8001e48 <TIM2_IRQHandler+0x10>)
 8001e3e:	f002 fba1 	bl	8004584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	200206ac 	.word	0x200206ac

08001e4c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e50:	4802      	ldr	r0, [pc, #8]	; (8001e5c <TIM4_IRQHandler+0x10>)
 8001e52:	f002 fb97 	bl	8004584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20020740 	.word	0x20020740

08001e60 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <TIM5_IRQHandler+0x10>)
 8001e66:	f002 fb8d 	bl	8004584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200205c4 	.word	0x200205c4

08001e74 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <_sbrk+0x50>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d102      	bne.n	8001e8a <_sbrk+0x16>
		heap_end = &end;
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <_sbrk+0x50>)
 8001e86:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <_sbrk+0x54>)
 8001e88:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ec4 <_sbrk+0x50>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <_sbrk+0x50>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4413      	add	r3, r2
 8001e98:	466a      	mov	r2, sp
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d907      	bls.n	8001eae <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001e9e:	f003 fc33 	bl	8005708 <__errno>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	230c      	movs	r3, #12
 8001ea6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eac:	e006      	b.n	8001ebc <_sbrk+0x48>
	}

	heap_end += incr;
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <_sbrk+0x50>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	4a03      	ldr	r2, [pc, #12]	; (8001ec4 <_sbrk+0x50>)
 8001eb8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001eba:	68fb      	ldr	r3, [r7, #12]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20020098 	.word	0x20020098
 8001ec8:	20020794 	.word	0x20020794

08001ecc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed0:	4a06      	ldr	r2, [pc, #24]	; (8001eec <SystemInit+0x20>)
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <SystemInit+0x20>)
 8001ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ed8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001edc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef4:	2003      	movs	r0, #3
 8001ef6:	f000 f8f6 	bl	80020e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f7ff ff18 	bl	8001d30 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001f00:	f7ff fd96 	bl	8001a30 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f10:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <HAL_IncTick+0x20>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <HAL_IncTick+0x24>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a04      	ldr	r2, [pc, #16]	; (8001f30 <HAL_IncTick+0x24>)
 8001f1e:	6013      	str	r3, [r2, #0]
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20020014 	.word	0x20020014
 8001f30:	2002078c 	.word	0x2002078c

08001f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return uwTick;
 8001f38:	4b03      	ldr	r3, [pc, #12]	; (8001f48 <HAL_GetTick+0x14>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	2002078c 	.word	0x2002078c

08001f4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f54:	f7ff ffee 	bl	8001f34 <HAL_GetTick>
 8001f58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f64:	d005      	beq.n	8001f72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <HAL_Delay+0x40>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4413      	add	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f72:	bf00      	nop
 8001f74:	f7ff ffde 	bl	8001f34 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	1ad2      	subs	r2, r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d3f7      	bcc.n	8001f74 <HAL_Delay+0x28>
  {
  }
}
 8001f84:	bf00      	nop
 8001f86:	3710      	adds	r7, #16
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20020014 	.word	0x20020014

08001f90 <__NVIC_SetPriorityGrouping>:
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <__NVIC_SetPriorityGrouping+0x40>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fac:	4013      	ands	r3, r2
 8001fae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fbe:	4a04      	ldr	r2, [pc, #16]	; (8001fd0 <__NVIC_SetPriorityGrouping+0x40>)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	60d3      	str	r3, [r2, #12]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000ed00 	.word	0xe000ed00
 8001fd4:	05fa0000 	.word	0x05fa0000

08001fd8 <__NVIC_GetPriorityGrouping>:
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fdc:	4b04      	ldr	r3, [pc, #16]	; (8001ff0 <__NVIC_GetPriorityGrouping+0x18>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	0a1b      	lsrs	r3, r3, #8
 8001fe2:	f003 0307 	and.w	r3, r3, #7
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <__NVIC_EnableIRQ>:
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	2b00      	cmp	r3, #0
 8002004:	db0b      	blt.n	800201e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002006:	4909      	ldr	r1, [pc, #36]	; (800202c <__NVIC_EnableIRQ+0x38>)
 8002008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200c:	095b      	lsrs	r3, r3, #5
 800200e:	79fa      	ldrb	r2, [r7, #7]
 8002010:	f002 021f 	and.w	r2, r2, #31
 8002014:	2001      	movs	r0, #1
 8002016:	fa00 f202 	lsl.w	r2, r0, r2
 800201a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000e100 	.word	0xe000e100

08002030 <__NVIC_SetPriority>:
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	6039      	str	r1, [r7, #0]
 800203a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002040:	2b00      	cmp	r3, #0
 8002042:	db0a      	blt.n	800205a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002044:	490d      	ldr	r1, [pc, #52]	; (800207c <__NVIC_SetPriority+0x4c>)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	0112      	lsls	r2, r2, #4
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	440b      	add	r3, r1
 8002054:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002058:	e00a      	b.n	8002070 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205a:	4909      	ldr	r1, [pc, #36]	; (8002080 <__NVIC_SetPriority+0x50>)
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	f003 030f 	and.w	r3, r3, #15
 8002062:	3b04      	subs	r3, #4
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	0112      	lsls	r2, r2, #4
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	440b      	add	r3, r1
 800206e:	761a      	strb	r2, [r3, #24]
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	e000e100 	.word	0xe000e100
 8002080:	e000ed00 	.word	0xe000ed00

08002084 <NVIC_EncodePriority>:
{
 8002084:	b480      	push	{r7}
 8002086:	b089      	sub	sp, #36	; 0x24
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f1c3 0307 	rsb	r3, r3, #7
 800209e:	2b04      	cmp	r3, #4
 80020a0:	bf28      	it	cs
 80020a2:	2304      	movcs	r3, #4
 80020a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3304      	adds	r3, #4
 80020aa:	2b06      	cmp	r3, #6
 80020ac:	d902      	bls.n	80020b4 <NVIC_EncodePriority+0x30>
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	3b03      	subs	r3, #3
 80020b2:	e000      	b.n	80020b6 <NVIC_EncodePriority+0x32>
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	2201      	movs	r2, #1
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	1e5a      	subs	r2, r3, #1
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	401a      	ands	r2, r3
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020ca:	2101      	movs	r1, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa01 f303 	lsl.w	r3, r1, r3
 80020d2:	1e59      	subs	r1, r3, #1
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d8:	4313      	orrs	r3, r2
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3724      	adds	r7, #36	; 0x24
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff ff4e 	bl	8001f90 <__NVIC_SetPriorityGrouping>
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800210e:	f7ff ff63 	bl	8001fd8 <__NVIC_GetPriorityGrouping>
 8002112:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	68b9      	ldr	r1, [r7, #8]
 8002118:	6978      	ldr	r0, [r7, #20]
 800211a:	f7ff ffb3 	bl	8002084 <NVIC_EncodePriority>
 800211e:	4602      	mov	r2, r0
 8002120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002124:	4611      	mov	r1, r2
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ff82 	bl	8002030 <__NVIC_SetPriority>
}
 800212c:	bf00      	nop
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff56 	bl	8001ff4 <__NVIC_EnableIRQ>
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002154:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002158:	4a06      	ldr	r2, [pc, #24]	; (8002174 <HAL_MPU_Disable+0x24>)
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_MPU_Disable+0x24>)
 800215c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002162:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002164:	4b04      	ldr	r3, [pc, #16]	; (8002178 <HAL_MPU_Disable+0x28>)
 8002166:	2200      	movs	r2, #0
 8002168:	605a      	str	r2, [r3, #4]
}
 800216a:	bf00      	nop
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000ed00 	.word	0xe000ed00
 8002178:	e000ed90 	.word	0xe000ed90

0800217c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002184:	4a0a      	ldr	r2, [pc, #40]	; (80021b0 <HAL_MPU_Enable+0x34>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800218e:	4a09      	ldr	r2, [pc, #36]	; (80021b4 <HAL_MPU_Enable+0x38>)
 8002190:	4b08      	ldr	r3, [pc, #32]	; (80021b4 <HAL_MPU_Enable+0x38>)
 8002192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002198:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800219a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800219e:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	e000ed90 	.word	0xe000ed90
 80021b4:	e000ed00 	.word	0xe000ed00

080021b8 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80021c0:	4a1e      	ldr	r2, [pc, #120]	; (800223c <HAL_MPU_ConfigRegion+0x84>)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	785b      	ldrb	r3, [r3, #1]
 80021c6:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d028      	beq.n	8002222 <HAL_MPU_ConfigRegion+0x6a>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 80021d0:	4a1a      	ldr	r2, [pc, #104]	; (800223c <HAL_MPU_ConfigRegion+0x84>)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80021d8:	4918      	ldr	r1, [pc, #96]	; (800223c <HAL_MPU_ConfigRegion+0x84>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	7b1b      	ldrb	r3, [r3, #12]
 80021de:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	7adb      	ldrb	r3, [r3, #11]
 80021e4:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80021e6:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	7a9b      	ldrb	r3, [r3, #10]
 80021ec:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80021ee:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	7b5b      	ldrb	r3, [r3, #13]
 80021f4:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80021f6:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	7b9b      	ldrb	r3, [r3, #14]
 80021fc:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80021fe:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	7bdb      	ldrb	r3, [r3, #15]
 8002204:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002206:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	7a5b      	ldrb	r3, [r3, #9]
 800220c:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800220e:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	7a1b      	ldrb	r3, [r3, #8]
 8002214:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002216:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800221c:	4313      	orrs	r3, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800221e:	610b      	str	r3, [r1, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002220:	e005      	b.n	800222e <HAL_MPU_ConfigRegion+0x76>
    MPU->RBAR = 0x00;
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <HAL_MPU_ConfigRegion+0x84>)
 8002224:	2200      	movs	r2, #0
 8002226:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8002228:	4b04      	ldr	r3, [pc, #16]	; (800223c <HAL_MPU_ConfigRegion+0x84>)
 800222a:	2200      	movs	r2, #0
 800222c:	611a      	str	r2, [r3, #16]
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	e000ed90 	.word	0xe000ed90

08002240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002240:	b480      	push	{r7}
 8002242:	b089      	sub	sp, #36	; 0x24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002252:	2300      	movs	r3, #0
 8002254:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002256:	2300      	movs	r3, #0
 8002258:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800225a:	2300      	movs	r3, #0
 800225c:	61fb      	str	r3, [r7, #28]
 800225e:	e175      	b.n	800254c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002260:	2201      	movs	r2, #1
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	4013      	ands	r3, r2
 8002272:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	429a      	cmp	r2, r3
 800227a:	f040 8164 	bne.w	8002546 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d00b      	beq.n	800229e <HAL_GPIO_Init+0x5e>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d007      	beq.n	800229e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002292:	2b11      	cmp	r3, #17
 8002294:	d003      	beq.n	800229e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b12      	cmp	r3, #18
 800229c:	d130      	bne.n	8002300 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	2203      	movs	r2, #3
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d4:	2201      	movs	r2, #1
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	f003 0201 	and.w	r2, r3, #1
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	2203      	movs	r2, #3
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4013      	ands	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d003      	beq.n	8002340 <HAL_GPIO_Init+0x100>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b12      	cmp	r3, #18
 800233e:	d123      	bne.n	8002388 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	08da      	lsrs	r2, r3, #3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3208      	adds	r2, #8
 8002348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800234c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	220f      	movs	r2, #15
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	08da      	lsrs	r2, r3, #3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	3208      	adds	r2, #8
 8002382:	69b9      	ldr	r1, [r7, #24]
 8002384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	2203      	movs	r2, #3
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	4013      	ands	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 0203 	and.w	r2, r3, #3
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80be 	beq.w	8002546 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ca:	4a65      	ldr	r2, [pc, #404]	; (8002560 <HAL_GPIO_Init+0x320>)
 80023cc:	4b64      	ldr	r3, [pc, #400]	; (8002560 <HAL_GPIO_Init+0x320>)
 80023ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023d4:	6453      	str	r3, [r2, #68]	; 0x44
 80023d6:	4b62      	ldr	r3, [pc, #392]	; (8002560 <HAL_GPIO_Init+0x320>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80023e2:	4a60      	ldr	r2, [pc, #384]	; (8002564 <HAL_GPIO_Init+0x324>)
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	089b      	lsrs	r3, r3, #2
 80023e8:	3302      	adds	r3, #2
 80023ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	f003 0303 	and.w	r3, r3, #3
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	220f      	movs	r2, #15
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43db      	mvns	r3, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4013      	ands	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a57      	ldr	r2, [pc, #348]	; (8002568 <HAL_GPIO_Init+0x328>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d037      	beq.n	800247e <HAL_GPIO_Init+0x23e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a56      	ldr	r2, [pc, #344]	; (800256c <HAL_GPIO_Init+0x32c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d031      	beq.n	800247a <HAL_GPIO_Init+0x23a>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a55      	ldr	r2, [pc, #340]	; (8002570 <HAL_GPIO_Init+0x330>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d02b      	beq.n	8002476 <HAL_GPIO_Init+0x236>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a54      	ldr	r2, [pc, #336]	; (8002574 <HAL_GPIO_Init+0x334>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d025      	beq.n	8002472 <HAL_GPIO_Init+0x232>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a53      	ldr	r2, [pc, #332]	; (8002578 <HAL_GPIO_Init+0x338>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d01f      	beq.n	800246e <HAL_GPIO_Init+0x22e>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a52      	ldr	r2, [pc, #328]	; (800257c <HAL_GPIO_Init+0x33c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d019      	beq.n	800246a <HAL_GPIO_Init+0x22a>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a51      	ldr	r2, [pc, #324]	; (8002580 <HAL_GPIO_Init+0x340>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d013      	beq.n	8002466 <HAL_GPIO_Init+0x226>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a50      	ldr	r2, [pc, #320]	; (8002584 <HAL_GPIO_Init+0x344>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d00d      	beq.n	8002462 <HAL_GPIO_Init+0x222>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4f      	ldr	r2, [pc, #316]	; (8002588 <HAL_GPIO_Init+0x348>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d007      	beq.n	800245e <HAL_GPIO_Init+0x21e>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a4e      	ldr	r2, [pc, #312]	; (800258c <HAL_GPIO_Init+0x34c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d101      	bne.n	800245a <HAL_GPIO_Init+0x21a>
 8002456:	2309      	movs	r3, #9
 8002458:	e012      	b.n	8002480 <HAL_GPIO_Init+0x240>
 800245a:	230a      	movs	r3, #10
 800245c:	e010      	b.n	8002480 <HAL_GPIO_Init+0x240>
 800245e:	2308      	movs	r3, #8
 8002460:	e00e      	b.n	8002480 <HAL_GPIO_Init+0x240>
 8002462:	2307      	movs	r3, #7
 8002464:	e00c      	b.n	8002480 <HAL_GPIO_Init+0x240>
 8002466:	2306      	movs	r3, #6
 8002468:	e00a      	b.n	8002480 <HAL_GPIO_Init+0x240>
 800246a:	2305      	movs	r3, #5
 800246c:	e008      	b.n	8002480 <HAL_GPIO_Init+0x240>
 800246e:	2304      	movs	r3, #4
 8002470:	e006      	b.n	8002480 <HAL_GPIO_Init+0x240>
 8002472:	2303      	movs	r3, #3
 8002474:	e004      	b.n	8002480 <HAL_GPIO_Init+0x240>
 8002476:	2302      	movs	r3, #2
 8002478:	e002      	b.n	8002480 <HAL_GPIO_Init+0x240>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <HAL_GPIO_Init+0x240>
 800247e:	2300      	movs	r3, #0
 8002480:	69fa      	ldr	r2, [r7, #28]
 8002482:	f002 0203 	and.w	r2, r2, #3
 8002486:	0092      	lsls	r2, r2, #2
 8002488:	4093      	lsls	r3, r2
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	4313      	orrs	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002490:	4934      	ldr	r1, [pc, #208]	; (8002564 <HAL_GPIO_Init+0x324>)
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	089b      	lsrs	r3, r3, #2
 8002496:	3302      	adds	r3, #2
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800249e:	4b3c      	ldr	r3, [pc, #240]	; (8002590 <HAL_GPIO_Init+0x350>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c2:	4a33      	ldr	r2, [pc, #204]	; (8002590 <HAL_GPIO_Init+0x350>)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80024c8:	4b31      	ldr	r3, [pc, #196]	; (8002590 <HAL_GPIO_Init+0x350>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024ec:	4a28      	ldr	r2, [pc, #160]	; (8002590 <HAL_GPIO_Init+0x350>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024f2:	4b27      	ldr	r3, [pc, #156]	; (8002590 <HAL_GPIO_Init+0x350>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002516:	4a1e      	ldr	r2, [pc, #120]	; (8002590 <HAL_GPIO_Init+0x350>)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800251c:	4b1c      	ldr	r3, [pc, #112]	; (8002590 <HAL_GPIO_Init+0x350>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002540:	4a13      	ldr	r2, [pc, #76]	; (8002590 <HAL_GPIO_Init+0x350>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	3301      	adds	r3, #1
 800254a:	61fb      	str	r3, [r7, #28]
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	2b0f      	cmp	r3, #15
 8002550:	f67f ae86 	bls.w	8002260 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002554:	bf00      	nop
 8002556:	3724      	adds	r7, #36	; 0x24
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	40023800 	.word	0x40023800
 8002564:	40013800 	.word	0x40013800
 8002568:	40020000 	.word	0x40020000
 800256c:	40020400 	.word	0x40020400
 8002570:	40020800 	.word	0x40020800
 8002574:	40020c00 	.word	0x40020c00
 8002578:	40021000 	.word	0x40021000
 800257c:	40021400 	.word	0x40021400
 8002580:	40021800 	.word	0x40021800
 8002584:	40021c00 	.word	0x40021c00
 8002588:	40022000 	.word	0x40022000
 800258c:	40022400 	.word	0x40022400
 8002590:	40013c00 	.word	0x40013c00

08002594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	807b      	strh	r3, [r7, #2]
 80025a0:	4613      	mov	r3, r2
 80025a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025a4:	787b      	ldrb	r3, [r7, #1]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d003      	beq.n	80025b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025aa:	887a      	ldrh	r2, [r7, #2]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80025b0:	e003      	b.n	80025ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80025b2:	887b      	ldrh	r3, [r7, #2]
 80025b4:	041a      	lsls	r2, r3, #16
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	619a      	str	r2, [r3, #24]
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b085      	sub	sp, #20
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
 80025ce:	460b      	mov	r3, r1
 80025d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025d8:	887a      	ldrh	r2, [r7, #2]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4013      	ands	r3, r2
 80025de:	041a      	lsls	r2, r3, #16
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	43d9      	mvns	r1, r3
 80025e4:	887b      	ldrh	r3, [r7, #2]
 80025e6:	400b      	ands	r3, r1
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	619a      	str	r2, [r3, #24]
}
 80025ee:	bf00      	nop
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e07e      	b.n	800270c <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d106      	bne.n	8002628 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff fa28 	bl	8001a78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2224      	movs	r2, #36	; 0x24
 800262c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6812      	ldr	r2, [r2, #0]
 800263a:	f022 0201 	bic.w	r2, r2, #1
 800263e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6852      	ldr	r2, [r2, #4]
 8002648:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800264c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6812      	ldr	r2, [r2, #0]
 8002656:	6892      	ldr	r2, [r2, #8]
 8002658:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800265c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d107      	bne.n	8002676 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	6892      	ldr	r2, [r2, #8]
 800266e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	e006      	b.n	8002684 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6892      	ldr	r2, [r2, #8]
 800267e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002682:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d104      	bne.n	8002696 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002694:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6859      	ldr	r1, [r3, #4]
 80026a0:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <HAL_I2C_Init+0x118>)
 80026a2:	430b      	orrs	r3, r1
 80026a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	68d2      	ldr	r2, [r2, #12]
 80026b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6911      	ldr	r1, [r2, #16]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6952      	ldr	r2, [r2, #20]
 80026c2:	4311      	orrs	r1, r2
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	6992      	ldr	r2, [r2, #24]
 80026c8:	0212      	lsls	r2, r2, #8
 80026ca:	430a      	orrs	r2, r1
 80026cc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	69d1      	ldr	r1, [r2, #28]
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6a12      	ldr	r2, [r2, #32]
 80026da:	430a      	orrs	r2, r1
 80026dc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	6812      	ldr	r2, [r2, #0]
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	f042 0201 	orr.w	r2, r2, #1
 80026ec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2220      	movs	r2, #32
 80026f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	02008000 	.word	0x02008000

08002718 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af02      	add	r7, sp, #8
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	607a      	str	r2, [r7, #4]
 8002722:	461a      	mov	r2, r3
 8002724:	460b      	mov	r3, r1
 8002726:	817b      	strh	r3, [r7, #10]
 8002728:	4613      	mov	r3, r2
 800272a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b20      	cmp	r3, #32
 8002736:	f040 80da 	bne.w	80028ee <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002740:	2b01      	cmp	r3, #1
 8002742:	d101      	bne.n	8002748 <HAL_I2C_Master_Transmit+0x30>
 8002744:	2302      	movs	r3, #2
 8002746:	e0d3      	b.n	80028f0 <HAL_I2C_Master_Transmit+0x1d8>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002750:	f7ff fbf0 	bl	8001f34 <HAL_GetTick>
 8002754:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	2319      	movs	r3, #25
 800275c:	2201      	movs	r2, #1
 800275e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 f9e6 	bl	8002b34 <I2C_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e0be      	b.n	80028f0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2221      	movs	r2, #33	; 0x21
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2210      	movs	r2, #16
 800277e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	893a      	ldrh	r2, [r7, #8]
 8002792:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800279e:	b29b      	uxth	r3, r3
 80027a0:	2bff      	cmp	r3, #255	; 0xff
 80027a2:	d90e      	bls.n	80027c2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	22ff      	movs	r2, #255	; 0xff
 80027a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	8979      	ldrh	r1, [r7, #10]
 80027b2:	4b51      	ldr	r3, [pc, #324]	; (80028f8 <HAL_I2C_Master_Transmit+0x1e0>)
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 fb48 	bl	8002e50 <I2C_TransferConfig>
 80027c0:	e06c      	b.n	800289c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	8979      	ldrh	r1, [r7, #10]
 80027d4:	4b48      	ldr	r3, [pc, #288]	; (80028f8 <HAL_I2C_Master_Transmit+0x1e0>)
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 fb37 	bl	8002e50 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80027e2:	e05b      	b.n	800289c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	6a39      	ldr	r1, [r7, #32]
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f9e3 	bl	8002bb4 <I2C_WaitOnTXISFlagUntilTimeout>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e07b      	b.n	80028f0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002800:	7812      	ldrb	r2, [r2, #0]
 8002802:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	1c5a      	adds	r2, r3, #1
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002812:	b29b      	uxth	r3, r3
 8002814:	3b01      	subs	r3, #1
 8002816:	b29a      	uxth	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002820:	3b01      	subs	r3, #1
 8002822:	b29a      	uxth	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800282c:	b29b      	uxth	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d034      	beq.n	800289c <HAL_I2C_Master_Transmit+0x184>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002836:	2b00      	cmp	r3, #0
 8002838:	d130      	bne.n	800289c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	2200      	movs	r2, #0
 8002842:	2180      	movs	r1, #128	; 0x80
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f975 	bl	8002b34 <I2C_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e04d      	b.n	80028f0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002858:	b29b      	uxth	r3, r3
 800285a:	2bff      	cmp	r3, #255	; 0xff
 800285c:	d90e      	bls.n	800287c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	22ff      	movs	r2, #255	; 0xff
 8002862:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002868:	b2da      	uxtb	r2, r3
 800286a:	8979      	ldrh	r1, [r7, #10]
 800286c:	2300      	movs	r3, #0
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f000 faeb 	bl	8002e50 <I2C_TransferConfig>
 800287a:	e00f      	b.n	800289c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002880:	b29a      	uxth	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288a:	b2da      	uxtb	r2, r3
 800288c:	8979      	ldrh	r1, [r7, #10]
 800288e:	2300      	movs	r3, #0
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f000 fada 	bl	8002e50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d19e      	bne.n	80027e4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	6a39      	ldr	r1, [r7, #32]
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f000 f9c2 	bl	8002c34 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e01a      	b.n	80028f0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2220      	movs	r2, #32
 80028c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6859      	ldr	r1, [r3, #4]
 80028cc:	4b0b      	ldr	r3, [pc, #44]	; (80028fc <HAL_I2C_Master_Transmit+0x1e4>)
 80028ce:	400b      	ands	r3, r1
 80028d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2220      	movs	r2, #32
 80028d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	e000      	b.n	80028f0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80028ee:	2302      	movs	r3, #2
  }
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	80002000 	.word	0x80002000
 80028fc:	fe00e800 	.word	0xfe00e800

08002900 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b088      	sub	sp, #32
 8002904:	af02      	add	r7, sp, #8
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	607a      	str	r2, [r7, #4]
 800290a:	461a      	mov	r2, r3
 800290c:	460b      	mov	r3, r1
 800290e:	817b      	strh	r3, [r7, #10]
 8002910:	4613      	mov	r3, r2
 8002912:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b20      	cmp	r3, #32
 800291e:	f040 80db 	bne.w	8002ad8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_I2C_Master_Receive+0x30>
 800292c:	2302      	movs	r3, #2
 800292e:	e0d4      	b.n	8002ada <HAL_I2C_Master_Receive+0x1da>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002938:	f7ff fafc 	bl	8001f34 <HAL_GetTick>
 800293c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	2319      	movs	r3, #25
 8002944:	2201      	movs	r2, #1
 8002946:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f8f2 	bl	8002b34 <I2C_WaitOnFlagUntilTimeout>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e0bf      	b.n	8002ada <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2222      	movs	r2, #34	; 0x22
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2210      	movs	r2, #16
 8002966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	893a      	ldrh	r2, [r7, #8]
 800297a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002986:	b29b      	uxth	r3, r3
 8002988:	2bff      	cmp	r3, #255	; 0xff
 800298a:	d90e      	bls.n	80029aa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	22ff      	movs	r2, #255	; 0xff
 8002990:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002996:	b2da      	uxtb	r2, r3
 8002998:	8979      	ldrh	r1, [r7, #10]
 800299a:	4b52      	ldr	r3, [pc, #328]	; (8002ae4 <HAL_I2C_Master_Receive+0x1e4>)
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 fa54 	bl	8002e50 <I2C_TransferConfig>
 80029a8:	e06d      	b.n	8002a86 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	8979      	ldrh	r1, [r7, #10]
 80029bc:	4b49      	ldr	r3, [pc, #292]	; (8002ae4 <HAL_I2C_Master_Receive+0x1e4>)
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 fa43 	bl	8002e50 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80029ca:	e05c      	b.n	8002a86 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	6a39      	ldr	r1, [r7, #32]
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f96b 	bl	8002cac <I2C_WaitOnRXNEFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e07c      	b.n	8002ada <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f2:	1c5a      	adds	r2, r3, #1
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d034      	beq.n	8002a86 <HAL_I2C_Master_Receive+0x186>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d130      	bne.n	8002a86 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2180      	movs	r1, #128	; 0x80
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f880 	bl	8002b34 <I2C_WaitOnFlagUntilTimeout>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e04d      	b.n	8002ada <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	2bff      	cmp	r3, #255	; 0xff
 8002a46:	d90e      	bls.n	8002a66 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	22ff      	movs	r2, #255	; 0xff
 8002a4c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a52:	b2da      	uxtb	r2, r3
 8002a54:	8979      	ldrh	r1, [r7, #10]
 8002a56:	2300      	movs	r3, #0
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 f9f6 	bl	8002e50 <I2C_TransferConfig>
 8002a64:	e00f      	b.n	8002a86 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	8979      	ldrh	r1, [r7, #10]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f9e5 	bl	8002e50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d19d      	bne.n	80029cc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	6a39      	ldr	r1, [r7, #32]
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f000 f8cd 	bl	8002c34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e01a      	b.n	8002ada <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6859      	ldr	r1, [r3, #4]
 8002ab6:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <HAL_I2C_Master_Receive+0x1e8>)
 8002ab8:	400b      	ands	r3, r1
 8002aba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e000      	b.n	8002ada <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002ad8:	2302      	movs	r3, #2
  }
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	80002400 	.word	0x80002400
 8002ae8:	fe00e800 	.word	0xfe00e800

08002aec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d103      	bne.n	8002b0a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2200      	movs	r2, #0
 8002b08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d007      	beq.n	8002b28 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	6992      	ldr	r2, [r2, #24]
 8002b22:	f042 0201 	orr.w	r2, r2, #1
 8002b26:	619a      	str	r2, [r3, #24]
  }
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	4613      	mov	r3, r2
 8002b42:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b44:	e022      	b.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4c:	d01e      	beq.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b4e:	f7ff f9f1 	bl	8001f34 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	1ad2      	subs	r2, r2, r3
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d802      	bhi.n	8002b64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d113      	bne.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b68:	f043 0220 	orr.w	r2, r3, #32
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2220      	movs	r2, #32
 8002b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e00f      	b.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	699a      	ldr	r2, [r3, #24]
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	401a      	ands	r2, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	bf0c      	ite	eq
 8002b9c:	2301      	moveq	r3, #1
 8002b9e:	2300      	movne	r3, #0
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d0cd      	beq.n	8002b46 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bc0:	e02c      	b.n	8002c1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	68b9      	ldr	r1, [r7, #8]
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 f8dc 	bl	8002d84 <I2C_IsAcknowledgeFailed>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e02a      	b.n	8002c2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bdc:	d01e      	beq.n	8002c1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bde:	f7ff f9a9 	bl	8001f34 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	1ad2      	subs	r2, r2, r3
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d802      	bhi.n	8002bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d113      	bne.n	8002c1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e007      	b.n	8002c2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d1cb      	bne.n	8002bc2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c40:	e028      	b.n	8002c94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f89c 	bl	8002d84 <I2C_IsAcknowledgeFailed>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e026      	b.n	8002ca4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c56:	f7ff f96d 	bl	8001f34 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	1ad2      	subs	r2, r2, r3
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d802      	bhi.n	8002c6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d113      	bne.n	8002c94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c70:	f043 0220 	orr.w	r2, r3, #32
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e007      	b.n	8002ca4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	f003 0320 	and.w	r3, r3, #32
 8002c9e:	2b20      	cmp	r3, #32
 8002ca0:	d1cf      	bne.n	8002c42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002cb8:	e055      	b.n	8002d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 f860 	bl	8002d84 <I2C_IsAcknowledgeFailed>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e053      	b.n	8002d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	f003 0320 	and.w	r3, r3, #32
 8002cd8:	2b20      	cmp	r3, #32
 8002cda:	d129      	bne.n	8002d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d105      	bne.n	8002cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e03f      	b.n	8002d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6859      	ldr	r1, [r3, #4]
 8002d08:	4b1d      	ldr	r3, [pc, #116]	; (8002d80 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002d0a:	400b      	ands	r3, r1
 8002d0c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2220      	movs	r2, #32
 8002d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e022      	b.n	8002d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d30:	f7ff f900 	bl	8001f34 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	1ad2      	subs	r2, r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d802      	bhi.n	8002d46 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10f      	bne.n	8002d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	f043 0220 	orr.w	r2, r3, #32
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2220      	movs	r2, #32
 8002d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e007      	b.n	8002d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d1a2      	bne.n	8002cba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	fe00e800 	.word	0xfe00e800

08002d84 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	f003 0310 	and.w	r3, r3, #16
 8002d9a:	2b10      	cmp	r3, #16
 8002d9c:	d151      	bne.n	8002e42 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d9e:	e022      	b.n	8002de6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da6:	d01e      	beq.n	8002de6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da8:	f7ff f8c4 	bl	8001f34 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	1ad2      	subs	r2, r2, r3
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d802      	bhi.n	8002dbe <I2C_IsAcknowledgeFailed+0x3a>
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d113      	bne.n	8002de6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	f043 0220 	orr.w	r2, r3, #32
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e02e      	b.n	8002e44 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	f003 0320 	and.w	r3, r3, #32
 8002df0:	2b20      	cmp	r3, #32
 8002df2:	d1d5      	bne.n	8002da0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2210      	movs	r2, #16
 8002dfa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2220      	movs	r2, #32
 8002e02:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f7ff fe71 	bl	8002aec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6859      	ldr	r1, [r3, #4]
 8002e14:	4b0d      	ldr	r3, [pc, #52]	; (8002e4c <I2C_IsAcknowledgeFailed+0xc8>)
 8002e16:	400b      	ands	r3, r1
 8002e18:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f043 0204 	orr.w	r2, r3, #4
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2220      	movs	r2, #32
 8002e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	fe00e800 	.word	0xfe00e800

08002e50 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	607b      	str	r3, [r7, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	817b      	strh	r3, [r7, #10]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	0d5b      	lsrs	r3, r3, #21
 8002e70:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8002e74:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <I2C_TransferConfig+0x54>)
 8002e76:	4303      	orrs	r3, r0
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	4019      	ands	r1, r3
 8002e7c:	897b      	ldrh	r3, [r7, #10]
 8002e7e:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8002e82:	7a7b      	ldrb	r3, [r7, #9]
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002e8a:	4318      	orrs	r0, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4318      	orrs	r0, r3
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	4303      	orrs	r3, r0
 8002e94:	430b      	orrs	r3, r1
 8002e96:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002e98:	bf00      	nop
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	03ff63ff 	.word	0x03ff63ff

08002ea8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b20      	cmp	r3, #32
 8002ebc:	d138      	bne.n	8002f30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e032      	b.n	8002f32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6812      	ldr	r2, [r2, #0]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002efa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	6811      	ldr	r1, [r2, #0]
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	f042 0201 	orr.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	e000      	b.n	8002f32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f30:	2302      	movs	r3, #2
  }
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr

08002f3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b085      	sub	sp, #20
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
 8002f46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b20      	cmp	r3, #32
 8002f52:	d139      	bne.n	8002fc8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e033      	b.n	8002fca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2224      	movs	r2, #36	; 0x24
 8002f6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6812      	ldr	r2, [r2, #0]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	f022 0201 	bic.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6812      	ldr	r2, [r2, #0]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	f042 0201 	orr.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e000      	b.n	8002fca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fc8:	2302      	movs	r3, #2
  }
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fdc:	4a05      	ldr	r2, [pc, #20]	; (8002ff4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002fde:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe6:	6013      	str	r3, [r2, #0]
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	40007000 	.word	0x40007000

08002ff8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002ffe:	2300      	movs	r3, #0
 8003000:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003002:	4a23      	ldr	r2, [pc, #140]	; (8003090 <HAL_PWREx_EnableOverDrive+0x98>)
 8003004:	4b22      	ldr	r3, [pc, #136]	; (8003090 <HAL_PWREx_EnableOverDrive+0x98>)
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800300c:	6413      	str	r3, [r2, #64]	; 0x40
 800300e:	4b20      	ldr	r3, [pc, #128]	; (8003090 <HAL_PWREx_EnableOverDrive+0x98>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003016:	603b      	str	r3, [r7, #0]
 8003018:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800301a:	4a1e      	ldr	r2, [pc, #120]	; (8003094 <HAL_PWREx_EnableOverDrive+0x9c>)
 800301c:	4b1d      	ldr	r3, [pc, #116]	; (8003094 <HAL_PWREx_EnableOverDrive+0x9c>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003024:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003026:	f7fe ff85 	bl	8001f34 <HAL_GetTick>
 800302a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800302c:	e009      	b.n	8003042 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800302e:	f7fe ff81 	bl	8001f34 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800303c:	d901      	bls.n	8003042 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e022      	b.n	8003088 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003042:	4b14      	ldr	r3, [pc, #80]	; (8003094 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800304a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800304e:	d1ee      	bne.n	800302e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003050:	4a10      	ldr	r2, [pc, #64]	; (8003094 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003052:	4b10      	ldr	r3, [pc, #64]	; (8003094 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800305a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800305c:	f7fe ff6a 	bl	8001f34 <HAL_GetTick>
 8003060:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003062:	e009      	b.n	8003078 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003064:	f7fe ff66 	bl	8001f34 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003072:	d901      	bls.n	8003078 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e007      	b.n	8003088 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003078:	4b06      	ldr	r3, [pc, #24]	; (8003094 <HAL_PWREx_EnableOverDrive+0x9c>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003080:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003084:	d1ee      	bne.n	8003064 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40023800 	.word	0x40023800
 8003094:	40007000 	.word	0x40007000

08003098 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80030a0:	2300      	movs	r3, #0
 80030a2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e29b      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 8087 	beq.w	80031ca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030bc:	4b96      	ldr	r3, [pc, #600]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f003 030c 	and.w	r3, r3, #12
 80030c4:	2b04      	cmp	r3, #4
 80030c6:	d00c      	beq.n	80030e2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030c8:	4b93      	ldr	r3, [pc, #588]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 030c 	and.w	r3, r3, #12
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	d112      	bne.n	80030fa <HAL_RCC_OscConfig+0x62>
 80030d4:	4b90      	ldr	r3, [pc, #576]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030e0:	d10b      	bne.n	80030fa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e2:	4b8d      	ldr	r3, [pc, #564]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d06c      	beq.n	80031c8 <HAL_RCC_OscConfig+0x130>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d168      	bne.n	80031c8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e275      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003102:	d106      	bne.n	8003112 <HAL_RCC_OscConfig+0x7a>
 8003104:	4a84      	ldr	r2, [pc, #528]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003106:	4b84      	ldr	r3, [pc, #528]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800310e:	6013      	str	r3, [r2, #0]
 8003110:	e02e      	b.n	8003170 <HAL_RCC_OscConfig+0xd8>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10c      	bne.n	8003134 <HAL_RCC_OscConfig+0x9c>
 800311a:	4a7f      	ldr	r2, [pc, #508]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800311c:	4b7e      	ldr	r3, [pc, #504]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	4a7c      	ldr	r2, [pc, #496]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003128:	4b7b      	ldr	r3, [pc, #492]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	e01d      	b.n	8003170 <HAL_RCC_OscConfig+0xd8>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0xc0>
 800313e:	4a76      	ldr	r2, [pc, #472]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003140:	4b75      	ldr	r3, [pc, #468]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	4a73      	ldr	r2, [pc, #460]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800314c:	4b72      	ldr	r3, [pc, #456]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e00b      	b.n	8003170 <HAL_RCC_OscConfig+0xd8>
 8003158:	4a6f      	ldr	r2, [pc, #444]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800315a:	4b6f      	ldr	r3, [pc, #444]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	4a6c      	ldr	r2, [pc, #432]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003166:	4b6c      	ldr	r3, [pc, #432]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800316e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d013      	beq.n	80031a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7fe fedc 	bl	8001f34 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003180:	f7fe fed8 	bl	8001f34 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b64      	cmp	r3, #100	; 0x64
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e229      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003192:	4b61      	ldr	r3, [pc, #388]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0f0      	beq.n	8003180 <HAL_RCC_OscConfig+0xe8>
 800319e:	e014      	b.n	80031ca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a0:	f7fe fec8 	bl	8001f34 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a8:	f7fe fec4 	bl	8001f34 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b64      	cmp	r3, #100	; 0x64
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e215      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ba:	4b57      	ldr	r3, [pc, #348]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f0      	bne.n	80031a8 <HAL_RCC_OscConfig+0x110>
 80031c6:	e000      	b.n	80031ca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d069      	beq.n	80032aa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031d6:	4b50      	ldr	r3, [pc, #320]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 030c 	and.w	r3, r3, #12
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00b      	beq.n	80031fa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031e2:	4b4d      	ldr	r3, [pc, #308]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 030c 	and.w	r3, r3, #12
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	d11c      	bne.n	8003228 <HAL_RCC_OscConfig+0x190>
 80031ee:	4b4a      	ldr	r3, [pc, #296]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d116      	bne.n	8003228 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031fa:	4b47      	ldr	r3, [pc, #284]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <HAL_RCC_OscConfig+0x17a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d001      	beq.n	8003212 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e1e9      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003212:	4941      	ldr	r1, [pc, #260]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003214:	4b40      	ldr	r3, [pc, #256]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	00db      	lsls	r3, r3, #3
 8003222:	4313      	orrs	r3, r2
 8003224:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003226:	e040      	b.n	80032aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d023      	beq.n	8003278 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003230:	4a39      	ldr	r2, [pc, #228]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003232:	4b39      	ldr	r3, [pc, #228]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fe fe7a 	bl	8001f34 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003244:	f7fe fe76 	bl	8001f34 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e1c7      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003256:	4b30      	ldr	r3, [pc, #192]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003262:	492d      	ldr	r1, [pc, #180]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003264:	4b2c      	ldr	r3, [pc, #176]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	4313      	orrs	r3, r2
 8003274:	600b      	str	r3, [r1, #0]
 8003276:	e018      	b.n	80032aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003278:	4a27      	ldr	r2, [pc, #156]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800327a:	4b27      	ldr	r3, [pc, #156]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f023 0301 	bic.w	r3, r3, #1
 8003282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003284:	f7fe fe56 	bl	8001f34 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800328c:	f7fe fe52 	bl	8001f34 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e1a3      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329e:	4b1e      	ldr	r3, [pc, #120]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d038      	beq.n	8003328 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d019      	beq.n	80032f2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032be:	4a16      	ldr	r2, [pc, #88]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80032c0:	4b15      	ldr	r3, [pc, #84]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80032c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032c4:	f043 0301 	orr.w	r3, r3, #1
 80032c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ca:	f7fe fe33 	bl	8001f34 <HAL_GetTick>
 80032ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032d0:	e008      	b.n	80032e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d2:	f7fe fe2f 	bl	8001f34 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e180      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032e4:	4b0c      	ldr	r3, [pc, #48]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80032e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0f0      	beq.n	80032d2 <HAL_RCC_OscConfig+0x23a>
 80032f0:	e01a      	b.n	8003328 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032f2:	4a09      	ldr	r2, [pc, #36]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80032f4:	4b08      	ldr	r3, [pc, #32]	; (8003318 <HAL_RCC_OscConfig+0x280>)
 80032f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032f8:	f023 0301 	bic.w	r3, r3, #1
 80032fc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fe:	f7fe fe19 	bl	8001f34 <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003306:	f7fe fe15 	bl	8001f34 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d903      	bls.n	800331c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e166      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
 8003318:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800331c:	4b92      	ldr	r3, [pc, #584]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 800331e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1ee      	bne.n	8003306 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0304 	and.w	r3, r3, #4
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80a4 	beq.w	800347e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003336:	4b8c      	ldr	r3, [pc, #560]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10d      	bne.n	800335e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003342:	4a89      	ldr	r2, [pc, #548]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003344:	4b88      	ldr	r3, [pc, #544]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800334c:	6413      	str	r3, [r2, #64]	; 0x40
 800334e:	4b86      	ldr	r3, [pc, #536]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003356:	60bb      	str	r3, [r7, #8]
 8003358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800335a:	2301      	movs	r3, #1
 800335c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800335e:	4b83      	ldr	r3, [pc, #524]	; (800356c <HAL_RCC_OscConfig+0x4d4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003366:	2b00      	cmp	r3, #0
 8003368:	d118      	bne.n	800339c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800336a:	4a80      	ldr	r2, [pc, #512]	; (800356c <HAL_RCC_OscConfig+0x4d4>)
 800336c:	4b7f      	ldr	r3, [pc, #508]	; (800356c <HAL_RCC_OscConfig+0x4d4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003376:	f7fe fddd 	bl	8001f34 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800337e:	f7fe fdd9 	bl	8001f34 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b64      	cmp	r3, #100	; 0x64
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e12a      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003390:	4b76      	ldr	r3, [pc, #472]	; (800356c <HAL_RCC_OscConfig+0x4d4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d106      	bne.n	80033b2 <HAL_RCC_OscConfig+0x31a>
 80033a4:	4a70      	ldr	r2, [pc, #448]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033a6:	4b70      	ldr	r3, [pc, #448]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033aa:	f043 0301 	orr.w	r3, r3, #1
 80033ae:	6713      	str	r3, [r2, #112]	; 0x70
 80033b0:	e02d      	b.n	800340e <HAL_RCC_OscConfig+0x376>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10c      	bne.n	80033d4 <HAL_RCC_OscConfig+0x33c>
 80033ba:	4a6b      	ldr	r2, [pc, #428]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033bc:	4b6a      	ldr	r3, [pc, #424]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c0:	f023 0301 	bic.w	r3, r3, #1
 80033c4:	6713      	str	r3, [r2, #112]	; 0x70
 80033c6:	4a68      	ldr	r2, [pc, #416]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033c8:	4b67      	ldr	r3, [pc, #412]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033cc:	f023 0304 	bic.w	r3, r3, #4
 80033d0:	6713      	str	r3, [r2, #112]	; 0x70
 80033d2:	e01c      	b.n	800340e <HAL_RCC_OscConfig+0x376>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b05      	cmp	r3, #5
 80033da:	d10c      	bne.n	80033f6 <HAL_RCC_OscConfig+0x35e>
 80033dc:	4a62      	ldr	r2, [pc, #392]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033de:	4b62      	ldr	r3, [pc, #392]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e2:	f043 0304 	orr.w	r3, r3, #4
 80033e6:	6713      	str	r3, [r2, #112]	; 0x70
 80033e8:	4a5f      	ldr	r2, [pc, #380]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033ea:	4b5f      	ldr	r3, [pc, #380]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	f043 0301 	orr.w	r3, r3, #1
 80033f2:	6713      	str	r3, [r2, #112]	; 0x70
 80033f4:	e00b      	b.n	800340e <HAL_RCC_OscConfig+0x376>
 80033f6:	4a5c      	ldr	r2, [pc, #368]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033f8:	4b5b      	ldr	r3, [pc, #364]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fc:	f023 0301 	bic.w	r3, r3, #1
 8003400:	6713      	str	r3, [r2, #112]	; 0x70
 8003402:	4a59      	ldr	r2, [pc, #356]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003404:	4b58      	ldr	r3, [pc, #352]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003408:	f023 0304 	bic.w	r3, r3, #4
 800340c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d015      	beq.n	8003442 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003416:	f7fe fd8d 	bl	8001f34 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341c:	e00a      	b.n	8003434 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800341e:	f7fe fd89 	bl	8001f34 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	f241 3288 	movw	r2, #5000	; 0x1388
 800342c:	4293      	cmp	r3, r2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e0d8      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003434:	4b4c      	ldr	r3, [pc, #304]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0ee      	beq.n	800341e <HAL_RCC_OscConfig+0x386>
 8003440:	e014      	b.n	800346c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003442:	f7fe fd77 	bl	8001f34 <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003448:	e00a      	b.n	8003460 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344a:	f7fe fd73 	bl	8001f34 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	f241 3288 	movw	r2, #5000	; 0x1388
 8003458:	4293      	cmp	r3, r2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e0c2      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003460:	4b41      	ldr	r3, [pc, #260]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1ee      	bne.n	800344a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800346c:	7dfb      	ldrb	r3, [r7, #23]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d105      	bne.n	800347e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003472:	4a3d      	ldr	r2, [pc, #244]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003474:	4b3c      	ldr	r3, [pc, #240]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800347c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 80ae 	beq.w	80035e4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003488:	4b37      	ldr	r3, [pc, #220]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f003 030c 	and.w	r3, r3, #12
 8003490:	2b08      	cmp	r3, #8
 8003492:	d06d      	beq.n	8003570 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	2b02      	cmp	r3, #2
 800349a:	d14b      	bne.n	8003534 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349c:	4a32      	ldr	r2, [pc, #200]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 800349e:	4b32      	ldr	r3, [pc, #200]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a8:	f7fe fd44 	bl	8001f34 <HAL_GetTick>
 80034ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ae:	e008      	b.n	80034c2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b0:	f7fe fd40 	bl	8001f34 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e091      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c2:	4b29      	ldr	r3, [pc, #164]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1f0      	bne.n	80034b0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034ce:	4926      	ldr	r1, [pc, #152]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	431a      	orrs	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	019b      	lsls	r3, r3, #6
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e6:	085b      	lsrs	r3, r3, #1
 80034e8:	3b01      	subs	r3, #1
 80034ea:	041b      	lsls	r3, r3, #16
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f2:	061b      	lsls	r3, r3, #24
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fa:	071b      	lsls	r3, r3, #28
 80034fc:	4313      	orrs	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003500:	4a19      	ldr	r2, [pc, #100]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003502:	4b19      	ldr	r3, [pc, #100]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800350a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350c:	f7fe fd12 	bl	8001f34 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003514:	f7fe fd0e 	bl	8001f34 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e05f      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003526:	4b10      	ldr	r3, [pc, #64]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f0      	beq.n	8003514 <HAL_RCC_OscConfig+0x47c>
 8003532:	e057      	b.n	80035e4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003534:	4a0c      	ldr	r2, [pc, #48]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003536:	4b0c      	ldr	r3, [pc, #48]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800353e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003540:	f7fe fcf8 	bl	8001f34 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003548:	f7fe fcf4 	bl	8001f34 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e045      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800355a:	4b03      	ldr	r3, [pc, #12]	; (8003568 <HAL_RCC_OscConfig+0x4d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f0      	bne.n	8003548 <HAL_RCC_OscConfig+0x4b0>
 8003566:	e03d      	b.n	80035e4 <HAL_RCC_OscConfig+0x54c>
 8003568:	40023800 	.word	0x40023800
 800356c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003570:	4b1f      	ldr	r3, [pc, #124]	; (80035f0 <HAL_RCC_OscConfig+0x558>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d030      	beq.n	80035e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d129      	bne.n	80035e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003596:	429a      	cmp	r2, r3
 8003598:	d122      	bne.n	80035e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035a0:	4013      	ands	r3, r2
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d119      	bne.n	80035e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b6:	085b      	lsrs	r3, r3, #1
 80035b8:	3b01      	subs	r3, #1
 80035ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d10f      	bne.n	80035e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d107      	bne.n	80035e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e000      	b.n	80035e6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800

080035f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d101      	bne.n	800360c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e0d0      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800360c:	4b6a      	ldr	r3, [pc, #424]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 020f 	and.w	r2, r3, #15
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d210      	bcs.n	800363c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800361a:	4967      	ldr	r1, [pc, #412]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800361c:	4b66      	ldr	r3, [pc, #408]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f023 020f 	bic.w	r2, r3, #15
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	4313      	orrs	r3, r2
 8003628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	4b63      	ldr	r3, [pc, #396]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 020f 	and.w	r2, r3, #15
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d001      	beq.n	800363c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0b8      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d020      	beq.n	800368a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003654:	4a59      	ldr	r2, [pc, #356]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003656:	4b59      	ldr	r3, [pc, #356]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800365e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0308 	and.w	r3, r3, #8
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800366c:	4a53      	ldr	r2, [pc, #332]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 800366e:	4b53      	ldr	r3, [pc, #332]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003676:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003678:	4950      	ldr	r1, [pc, #320]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 800367a:	4b50      	ldr	r3, [pc, #320]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	4313      	orrs	r3, r2
 8003688:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d040      	beq.n	8003718 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d107      	bne.n	80036ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369e:	4b47      	ldr	r3, [pc, #284]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d115      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e07f      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d107      	bne.n	80036c6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036b6:	4b41      	ldr	r3, [pc, #260]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d109      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e073      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c6:	4b3d      	ldr	r3, [pc, #244]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e06b      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036d6:	4939      	ldr	r1, [pc, #228]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 80036d8:	4b38      	ldr	r3, [pc, #224]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f023 0203 	bic.w	r2, r3, #3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036e8:	f7fe fc24 	bl	8001f34 <HAL_GetTick>
 80036ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ee:	e00a      	b.n	8003706 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f0:	f7fe fc20 	bl	8001f34 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e053      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003706:	4b2d      	ldr	r3, [pc, #180]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 020c 	and.w	r2, r3, #12
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	429a      	cmp	r2, r3
 8003716:	d1eb      	bne.n	80036f0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003718:	4b27      	ldr	r3, [pc, #156]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 020f 	and.w	r2, r3, #15
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	429a      	cmp	r2, r3
 8003724:	d910      	bls.n	8003748 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003726:	4924      	ldr	r1, [pc, #144]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003728:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f023 020f 	bic.w	r2, r3, #15
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	4313      	orrs	r3, r2
 8003734:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003736:	4b20      	ldr	r3, [pc, #128]	; (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 020f 	and.w	r2, r3, #15
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d001      	beq.n	8003748 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e032      	b.n	80037ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003754:	4919      	ldr	r1, [pc, #100]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003756:	4b19      	ldr	r3, [pc, #100]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	4313      	orrs	r3, r2
 8003764:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003772:	4912      	ldr	r1, [pc, #72]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4313      	orrs	r3, r2
 8003784:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003786:	f000 f821 	bl	80037cc <HAL_RCC_GetSysClockFreq>
 800378a:	4601      	mov	r1, r0
 800378c:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	091b      	lsrs	r3, r3, #4
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	4a0a      	ldr	r2, [pc, #40]	; (80037c0 <HAL_RCC_ClockConfig+0x1cc>)
 8003798:	5cd3      	ldrb	r3, [r2, r3]
 800379a:	fa21 f303 	lsr.w	r3, r1, r3
 800379e:	4a09      	ldr	r2, [pc, #36]	; (80037c4 <HAL_RCC_ClockConfig+0x1d0>)
 80037a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037a2:	4b09      	ldr	r3, [pc, #36]	; (80037c8 <HAL_RCC_ClockConfig+0x1d4>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fac2 	bl	8001d30 <HAL_InitTick>

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40023c00 	.word	0x40023c00
 80037bc:	40023800 	.word	0x40023800
 80037c0:	08006078 	.word	0x08006078
 80037c4:	2002000c 	.word	0x2002000c
 80037c8:	20020010 	.word	0x20020010

080037cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037d0:	b08f      	sub	sp, #60	; 0x3c
 80037d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80037d4:	2300      	movs	r3, #0
 80037d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037d8:	2300      	movs	r3, #0
 80037da:	637b      	str	r3, [r7, #52]	; 0x34
 80037dc:	2300      	movs	r3, #0
 80037de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0;
 80037e0:	2300      	movs	r3, #0
 80037e2:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037e4:	4b62      	ldr	r3, [pc, #392]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 030c 	and.w	r3, r3, #12
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d007      	beq.n	8003800 <HAL_RCC_GetSysClockFreq+0x34>
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d008      	beq.n	8003806 <HAL_RCC_GetSysClockFreq+0x3a>
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f040 80b2 	bne.w	800395e <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037fa:	4b5e      	ldr	r3, [pc, #376]	; (8003974 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80037fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80037fe:	e0b1      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003800:	4b5d      	ldr	r3, [pc, #372]	; (8003978 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003802:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003804:	e0ae      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003806:	4b5a      	ldr	r3, [pc, #360]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800380e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003810:	4b57      	ldr	r3, [pc, #348]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d04e      	beq.n	80038ba <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800381c:	4b54      	ldr	r3, [pc, #336]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	099b      	lsrs	r3, r3, #6
 8003822:	f04f 0400 	mov.w	r4, #0
 8003826:	f240 11ff 	movw	r1, #511	; 0x1ff
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	ea01 0103 	and.w	r1, r1, r3
 8003832:	ea02 0204 	and.w	r2, r2, r4
 8003836:	460b      	mov	r3, r1
 8003838:	4614      	mov	r4, r2
 800383a:	0160      	lsls	r0, r4, #5
 800383c:	6278      	str	r0, [r7, #36]	; 0x24
 800383e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003840:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003844:	6278      	str	r0, [r7, #36]	; 0x24
 8003846:	015b      	lsls	r3, r3, #5
 8003848:	623b      	str	r3, [r7, #32]
 800384a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800384e:	1a5b      	subs	r3, r3, r1
 8003850:	eb64 0402 	sbc.w	r4, r4, r2
 8003854:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8003858:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 800385c:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003860:	ebb8 0803 	subs.w	r8, r8, r3
 8003864:	eb69 0904 	sbc.w	r9, r9, r4
 8003868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003874:	61fb      	str	r3, [r7, #28]
 8003876:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003880:	eb18 0801 	adds.w	r8, r8, r1
 8003884:	eb49 0902 	adc.w	r9, r9, r2
 8003888:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8003894:	617b      	str	r3, [r7, #20]
 8003896:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80038a0:	4640      	mov	r0, r8
 80038a2:	4649      	mov	r1, r9
 80038a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a6:	f04f 0400 	mov.w	r4, #0
 80038aa:	461a      	mov	r2, r3
 80038ac:	4623      	mov	r3, r4
 80038ae:	f7fd f909 	bl	8000ac4 <__aeabi_uldivmod>
 80038b2:	4603      	mov	r3, r0
 80038b4:	460c      	mov	r4, r1
 80038b6:	637b      	str	r3, [r7, #52]	; 0x34
 80038b8:	e043      	b.n	8003942 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ba:	4b2d      	ldr	r3, [pc, #180]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	099b      	lsrs	r3, r3, #6
 80038c0:	f04f 0400 	mov.w	r4, #0
 80038c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	ea01 0103 	and.w	r1, r1, r3
 80038d0:	ea02 0204 	and.w	r2, r2, r4
 80038d4:	460b      	mov	r3, r1
 80038d6:	4614      	mov	r4, r2
 80038d8:	0160      	lsls	r0, r4, #5
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	015b      	lsls	r3, r3, #5
 80038e6:	60bb      	str	r3, [r7, #8]
 80038e8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80038ec:	1a5b      	subs	r3, r3, r1
 80038ee:	eb64 0402 	sbc.w	r4, r4, r2
 80038f2:	01a6      	lsls	r6, r4, #6
 80038f4:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80038f8:	019d      	lsls	r5, r3, #6
 80038fa:	1aed      	subs	r5, r5, r3
 80038fc:	eb66 0604 	sbc.w	r6, r6, r4
 8003900:	00f3      	lsls	r3, r6, #3
 8003902:	607b      	str	r3, [r7, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800390a:	607b      	str	r3, [r7, #4]
 800390c:	00eb      	lsls	r3, r5, #3
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003914:	186d      	adds	r5, r5, r1
 8003916:	eb46 0602 	adc.w	r6, r6, r2
 800391a:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 800391e:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8003922:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8003926:	4655      	mov	r5, sl
 8003928:	465e      	mov	r6, fp
 800392a:	4628      	mov	r0, r5
 800392c:	4631      	mov	r1, r6
 800392e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003930:	f04f 0400 	mov.w	r4, #0
 8003934:	461a      	mov	r2, r3
 8003936:	4623      	mov	r3, r4
 8003938:	f7fd f8c4 	bl	8000ac4 <__aeabi_uldivmod>
 800393c:	4603      	mov	r3, r0
 800393e:	460c      	mov	r4, r1
 8003940:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003942:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	0c1b      	lsrs	r3, r3, #16
 8003948:	f003 0303 	and.w	r3, r3, #3
 800394c:	3301      	adds	r3, #1
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco / pllp;
 8003952:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003956:	fbb2 f3f3 	udiv	r3, r2, r3
 800395a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800395c:	e002      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800395e:	4b05      	ldr	r3, [pc, #20]	; (8003974 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003960:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003962:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003966:	4618      	mov	r0, r3
 8003968:	373c      	adds	r7, #60	; 0x3c
 800396a:	46bd      	mov	sp, r7
 800396c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003970:	40023800 	.word	0x40023800
 8003974:	00f42400 	.word	0x00f42400
 8003978:	007a1200 	.word	0x007a1200

0800397c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <HAL_RCC_GetHCLKFreq+0x14>)
 8003982:	681b      	ldr	r3, [r3, #0]
}
 8003984:	4618      	mov	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	2002000c 	.word	0x2002000c

08003994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003998:	f7ff fff0 	bl	800397c <HAL_RCC_GetHCLKFreq>
 800399c:	4601      	mov	r1, r0
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	0a9b      	lsrs	r3, r3, #10
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	4a03      	ldr	r2, [pc, #12]	; (80039b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039aa:	5cd3      	ldrb	r3, [r2, r3]
 80039ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	08006088 	.word	0x08006088

080039bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039c0:	f7ff ffdc 	bl	800397c <HAL_RCC_GetHCLKFreq>
 80039c4:	4601      	mov	r1, r0
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	0b5b      	lsrs	r3, r3, #13
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	4a03      	ldr	r2, [pc, #12]	; (80039e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039d2:	5cd3      	ldrb	r3, [r2, r3]
 80039d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039d8:	4618      	mov	r0, r3
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40023800 	.word	0x40023800
 80039e0:	08006088 	.word	0x08006088

080039e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	220f      	movs	r2, #15
 80039f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80039f4:	4b12      	ldr	r3, [pc, #72]	; (8003a40 <HAL_RCC_GetClockConfig+0x5c>)
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0203 	and.w	r2, r3, #3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a00:	4b0f      	ldr	r3, [pc, #60]	; (8003a40 <HAL_RCC_GetClockConfig+0x5c>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <HAL_RCC_GetClockConfig+0x5c>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003a18:	4b09      	ldr	r3, [pc, #36]	; (8003a40 <HAL_RCC_GetClockConfig+0x5c>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	08db      	lsrs	r3, r3, #3
 8003a1e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a26:	4b07      	ldr	r3, [pc, #28]	; (8003a44 <HAL_RCC_GetClockConfig+0x60>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 020f 	and.w	r2, r3, #15
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	601a      	str	r2, [r3, #0]
}
 8003a32:	bf00      	nop
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	40023800 	.word	0x40023800
 8003a44:	40023c00 	.word	0x40023c00

08003a48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a54:	2300      	movs	r3, #0
 8003a56:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a60:	2300      	movs	r3, #0
 8003a62:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d012      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a70:	4a69      	ldr	r2, [pc, #420]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a72:	4b69      	ldr	r3, [pc, #420]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003a7a:	6093      	str	r3, [r2, #8]
 8003a7c:	4966      	ldr	r1, [pc, #408]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a7e:	4b66      	ldr	r3, [pc, #408]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a80:	689a      	ldr	r2, [r3, #8]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a86:	4313      	orrs	r3, r2
 8003a88:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003a92:	2301      	movs	r3, #1
 8003a94:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d017      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aa2:	495d      	ldr	r1, [pc, #372]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa4:	4b5c      	ldr	r3, [pc, #368]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aaa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003abc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ac0:	d101      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d017      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ade:	494e      	ldr	r1, [pc, #312]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae0:	4b4d      	ldr	r3, [pc, #308]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ae6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	4313      	orrs	r3, r2
 8003af0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003afc:	d101      	bne.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003afe:	2301      	movs	r3, #1
 8003b00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0320 	and.w	r3, r3, #32
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 808b 	beq.w	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b2c:	4a3a      	ldr	r2, [pc, #232]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b2e:	4b3a      	ldr	r3, [pc, #232]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b36:	6413      	str	r3, [r2, #64]	; 0x40
 8003b38:	4b37      	ldr	r3, [pc, #220]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b44:	4a35      	ldr	r2, [pc, #212]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b46:	4b35      	ldr	r3, [pc, #212]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b50:	f7fe f9f0 	bl	8001f34 <HAL_GetTick>
 8003b54:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b58:	f7fe f9ec 	bl	8001f34 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b64      	cmp	r3, #100	; 0x64
 8003b64:	d901      	bls.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e38d      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b6a:	4b2c      	ldr	r3, [pc, #176]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d0f0      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b76:	4b28      	ldr	r3, [pc, #160]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b7e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d035      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d02e      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b94:	4b20      	ldr	r3, [pc, #128]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b9c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b9e:	4a1e      	ldr	r2, [pc, #120]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ba0:	4b1d      	ldr	r3, [pc, #116]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003baa:	4a1b      	ldr	r2, [pc, #108]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bac:	4b1a      	ldr	r3, [pc, #104]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bb4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003bb6:	4a18      	ldr	r2, [pc, #96]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bbc:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d114      	bne.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc8:	f7fe f9b4 	bl	8001f34 <HAL_GetTick>
 8003bcc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bce:	e00a      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bd0:	f7fe f9b0 	bl	8001f34 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e34f      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be6:	4b0c      	ldr	r3, [pc, #48]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0ee      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bfe:	d111      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003c00:	4805      	ldr	r0, [pc, #20]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c02:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c0e:	4b04      	ldr	r3, [pc, #16]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c10:	400b      	ands	r3, r1
 8003c12:	4313      	orrs	r3, r2
 8003c14:	6083      	str	r3, [r0, #8]
 8003c16:	e00b      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003c18:	40023800 	.word	0x40023800
 8003c1c:	40007000 	.word	0x40007000
 8003c20:	0ffffcff 	.word	0x0ffffcff
 8003c24:	4ab2      	ldr	r2, [pc, #712]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c26:	4bb2      	ldr	r3, [pc, #712]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c2e:	6093      	str	r3, [r2, #8]
 8003c30:	49af      	ldr	r1, [pc, #700]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c32:	4baf      	ldr	r3, [pc, #700]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c34:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d010      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c4e:	4aa8      	ldr	r2, [pc, #672]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c50:	4ba7      	ldr	r3, [pc, #668]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c5a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003c5e:	49a4      	ldr	r1, [pc, #656]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c60:	4ba3      	ldr	r3, [pc, #652]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c62:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c7c:	499c      	ldr	r1, [pc, #624]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c7e:	4b9c      	ldr	r3, [pc, #624]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c9e:	4994      	ldr	r1, [pc, #592]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ca0:	4b93      	ldr	r3, [pc, #588]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00a      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cc0:	498b      	ldr	r1, [pc, #556]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003cc2:	4b8b      	ldr	r3, [pc, #556]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ce2:	4983      	ldr	r1, [pc, #524]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ce4:	4b82      	ldr	r3, [pc, #520]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00a      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d04:	497a      	ldr	r1, [pc, #488]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d06:	4b7a      	ldr	r3, [pc, #488]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0c:	f023 0203 	bic.w	r2, r3, #3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d26:	4972      	ldr	r1, [pc, #456]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d28:	4b71      	ldr	r3, [pc, #452]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2e:	f023 020c 	bic.w	r2, r3, #12
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d48:	4969      	ldr	r1, [pc, #420]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d4a:	4b69      	ldr	r3, [pc, #420]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d50:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00a      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d6a:	4961      	ldr	r1, [pc, #388]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d6c:	4b60      	ldr	r3, [pc, #384]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d72:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00a      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d8c:	4958      	ldr	r1, [pc, #352]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d8e:	4b58      	ldr	r3, [pc, #352]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00a      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003dae:	4950      	ldr	r1, [pc, #320]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003db0:	4b4f      	ldr	r3, [pc, #316]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00a      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003dd0:	4947      	ldr	r1, [pc, #284]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003dd2:	4b47      	ldr	r3, [pc, #284]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00a      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003df2:	493f      	ldr	r1, [pc, #252]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003df4:	4b3e      	ldr	r3, [pc, #248]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e14:	4936      	ldr	r1, [pc, #216]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e16:	4b36      	ldr	r3, [pc, #216]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d011      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003e36:	492e      	ldr	r1, [pc, #184]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e38:	4b2d      	ldr	r3, [pc, #180]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e3e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e54:	d101      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003e56:	2301      	movs	r3, #1
 8003e58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0308 	and.w	r3, r3, #8
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003e66:	2301      	movs	r3, #1
 8003e68:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e76:	491e      	ldr	r1, [pc, #120]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e78:	4b1d      	ldr	r3, [pc, #116]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e7e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e86:	4313      	orrs	r3, r2
 8003e88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00b      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e98:	4915      	ldr	r1, [pc, #84]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e9a:	4b15      	ldr	r3, [pc, #84]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00b      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003ebc:	490c      	ldr	r1, [pc, #48]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ebe:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00e      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ee0:	4903      	ldr	r1, [pc, #12]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ee2:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8003ee4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ee8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	e001      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00b      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003f0a:	4981      	ldr	r1, [pc, #516]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f0c:	4b80      	ldr	r3, [pc, #512]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f12:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d006      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 80d6 	beq.w	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f36:	4a76      	ldr	r2, [pc, #472]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f38:	4b75      	ldr	r3, [pc, #468]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f42:	f7fd fff7 	bl	8001f34 <HAL_GetTick>
 8003f46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f4a:	f7fd fff3 	bl	8001f34 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b64      	cmp	r3, #100	; 0x64
 8003f56:	d901      	bls.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e194      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f5c:	4b6c      	ldr	r3, [pc, #432]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1f0      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0301 	and.w	r3, r3, #1
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d021      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d11d      	bne.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f7c:	4b64      	ldr	r3, [pc, #400]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f82:	0c1b      	lsrs	r3, r3, #16
 8003f84:	f003 0303 	and.w	r3, r3, #3
 8003f88:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f8a:	4b61      	ldr	r3, [pc, #388]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f90:	0e1b      	lsrs	r3, r3, #24
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f98:	495d      	ldr	r1, [pc, #372]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	019a      	lsls	r2, r3, #6
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	041b      	lsls	r3, r3, #16
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	061b      	lsls	r3, r3, #24
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	071b      	lsls	r3, r3, #28
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d004      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fcc:	d00a      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d02e      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fe2:	d129      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003fe4:	4b4a      	ldr	r3, [pc, #296]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fea:	0c1b      	lsrs	r3, r3, #16
 8003fec:	f003 0303 	and.w	r3, r3, #3
 8003ff0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ff2:	4b47      	ldr	r3, [pc, #284]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ff8:	0f1b      	lsrs	r3, r3, #28
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004000:	4943      	ldr	r1, [pc, #268]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	019a      	lsls	r2, r3, #6
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	041b      	lsls	r3, r3, #16
 800400c:	431a      	orrs	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	061b      	lsls	r3, r3, #24
 8004014:	431a      	orrs	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	071b      	lsls	r3, r3, #28
 800401a:	4313      	orrs	r3, r2
 800401c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004020:	493b      	ldr	r1, [pc, #236]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004022:	4b3b      	ldr	r3, [pc, #236]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004024:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004028:	f023 021f 	bic.w	r2, r3, #31
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004030:	3b01      	subs	r3, #1
 8004032:	4313      	orrs	r3, r2
 8004034:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d01d      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004044:	4b32      	ldr	r3, [pc, #200]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004046:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800404a:	0e1b      	lsrs	r3, r3, #24
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004052:	4b2f      	ldr	r3, [pc, #188]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004058:	0f1b      	lsrs	r3, r3, #28
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004060:	492b      	ldr	r1, [pc, #172]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	019a      	lsls	r2, r3, #6
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	041b      	lsls	r3, r3, #16
 800406e:	431a      	orrs	r2, r3
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	061b      	lsls	r3, r3, #24
 8004074:	431a      	orrs	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	071b      	lsls	r3, r3, #28
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d011      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800408c:	4920      	ldr	r1, [pc, #128]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	019a      	lsls	r2, r3, #6
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	041b      	lsls	r3, r3, #16
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	061b      	lsls	r3, r3, #24
 80040a2:	431a      	orrs	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	071b      	lsls	r3, r3, #28
 80040aa:	4313      	orrs	r3, r2
 80040ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80040b0:	4a17      	ldr	r2, [pc, #92]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040b2:	4b17      	ldr	r3, [pc, #92]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040bc:	f7fd ff3a 	bl	8001f34 <HAL_GetTick>
 80040c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040c4:	f7fd ff36 	bl	8001f34 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b64      	cmp	r3, #100	; 0x64
 80040d0:	d901      	bls.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e0d7      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040d6:	4b0e      	ldr	r3, [pc, #56]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d0f0      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	f040 80cd 	bne.w	8004284 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80040ea:	4a09      	ldr	r2, [pc, #36]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040ec:	4b08      	ldr	r3, [pc, #32]	; (8004110 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040f6:	f7fd ff1d 	bl	8001f34 <HAL_GetTick>
 80040fa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80040fc:	e00a      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80040fe:	f7fd ff19 	bl	8001f34 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b64      	cmp	r3, #100	; 0x64
 800410a:	d903      	bls.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e0ba      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8004110:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004114:	4b5e      	ldr	r3, [pc, #376]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800411c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004120:	d0ed      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004132:	2b00      	cmp	r3, #0
 8004134:	d009      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800413e:	2b00      	cmp	r3, #0
 8004140:	d02e      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	2b00      	cmp	r3, #0
 8004148:	d12a      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800414a:	4b51      	ldr	r3, [pc, #324]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800414c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004150:	0c1b      	lsrs	r3, r3, #16
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004158:	4b4d      	ldr	r3, [pc, #308]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800415a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415e:	0f1b      	lsrs	r3, r3, #28
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004166:	494a      	ldr	r1, [pc, #296]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	019a      	lsls	r2, r3, #6
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	041b      	lsls	r3, r3, #16
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	061b      	lsls	r3, r3, #24
 800417a:	431a      	orrs	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	071b      	lsls	r3, r3, #28
 8004180:	4313      	orrs	r3, r2
 8004182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004186:	4942      	ldr	r1, [pc, #264]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004188:	4b41      	ldr	r3, [pc, #260]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800418a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800418e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004196:	3b01      	subs	r3, #1
 8004198:	021b      	lsls	r3, r3, #8
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d022      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041b4:	d11d      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041b6:	4b36      	ldr	r3, [pc, #216]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041bc:	0e1b      	lsrs	r3, r3, #24
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041c4:	4b32      	ldr	r3, [pc, #200]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ca:	0f1b      	lsrs	r3, r3, #28
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80041d2:	492f      	ldr	r1, [pc, #188]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	019a      	lsls	r2, r3, #6
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	041b      	lsls	r3, r3, #16
 80041e0:	431a      	orrs	r2, r3
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	061b      	lsls	r3, r3, #24
 80041e6:	431a      	orrs	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	071b      	lsls	r3, r3, #28
 80041ec:	4313      	orrs	r3, r2
 80041ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d028      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041fe:	4b24      	ldr	r3, [pc, #144]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004204:	0e1b      	lsrs	r3, r3, #24
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800420c:	4b20      	ldr	r3, [pc, #128]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004212:	0c1b      	lsrs	r3, r3, #16
 8004214:	f003 0303 	and.w	r3, r3, #3
 8004218:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800421a:	491d      	ldr	r1, [pc, #116]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	019a      	lsls	r2, r3, #6
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	041b      	lsls	r3, r3, #16
 8004226:	431a      	orrs	r2, r3
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	061b      	lsls	r3, r3, #24
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	071b      	lsls	r3, r3, #28
 8004234:	4313      	orrs	r3, r2
 8004236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800423a:	4915      	ldr	r1, [pc, #84]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800423c:	4b14      	ldr	r3, [pc, #80]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800423e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004242:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424a:	4313      	orrs	r3, r2
 800424c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004250:	4a0f      	ldr	r2, [pc, #60]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004252:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800425a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800425c:	f7fd fe6a 	bl	8001f34 <HAL_GetTick>
 8004260:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004264:	f7fd fe66 	bl	8001f34 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b64      	cmp	r3, #100	; 0x64
 8004270:	d901      	bls.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e007      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004276:	4b06      	ldr	r3, [pc, #24]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800427e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004282:	d1ef      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3720      	adds	r7, #32
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	40023800 	.word	0x40023800

08004294 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e09b      	b.n	80043de <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d108      	bne.n	80042c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042b6:	d009      	beq.n	80042cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	61da      	str	r2, [r3, #28]
 80042be:	e005      	b.n	80042cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d106      	bne.n	80042ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7fd fc3c 	bl	8001b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6812      	ldr	r2, [r2, #0]
 80042fc:	6812      	ldr	r2, [r2, #0]
 80042fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004302:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800430c:	d902      	bls.n	8004314 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800430e:	2300      	movs	r3, #0
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	e002      	b.n	800431a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004318:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004322:	d007      	beq.n	8004334 <HAL_SPI_Init+0xa0>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800432c:	d002      	beq.n	8004334 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	6852      	ldr	r2, [r2, #4]
 800433c:	f402 7182 	and.w	r1, r2, #260	; 0x104
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6892      	ldr	r2, [r2, #8]
 8004344:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8004348:	4311      	orrs	r1, r2
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6912      	ldr	r2, [r2, #16]
 800434e:	f002 0202 	and.w	r2, r2, #2
 8004352:	4311      	orrs	r1, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6952      	ldr	r2, [r2, #20]
 8004358:	f002 0201 	and.w	r2, r2, #1
 800435c:	4311      	orrs	r1, r2
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	6992      	ldr	r2, [r2, #24]
 8004362:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004366:	4311      	orrs	r1, r2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	69d2      	ldr	r2, [r2, #28]
 800436c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8004370:	4311      	orrs	r1, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6a12      	ldr	r2, [r2, #32]
 8004376:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800437a:	4311      	orrs	r1, r2
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004380:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004384:	430a      	orrs	r2, r1
 8004386:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6992      	ldr	r2, [r2, #24]
 8004390:	0c12      	lsrs	r2, r2, #16
 8004392:	f002 0104 	and.w	r1, r2, #4
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800439a:	f002 0210 	and.w	r2, r2, #16
 800439e:	4311      	orrs	r1, r2
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80043a4:	f002 0208 	and.w	r2, r2, #8
 80043a8:	4311      	orrs	r1, r2
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68d2      	ldr	r2, [r2, #12]
 80043ae:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 80043b2:	4311      	orrs	r1, r2
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80043ba:	430a      	orrs	r2, r1
 80043bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6812      	ldr	r2, [r2, #0]
 80043c6:	69d2      	ldr	r2, [r2, #28]
 80043c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b082      	sub	sp, #8
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e049      	b.n	800448c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d106      	bne.n	8004412 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f7fd fc0b 	bl	8001c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2202      	movs	r2, #2
 8004416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	3304      	adds	r3, #4
 8004422:	4619      	mov	r1, r3
 8004424:	4610      	mov	r0, r2
 8004426:	f000 faaf 	bl	8004988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2201      	movs	r2, #1
 8004446:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d001      	beq.n	80044ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e054      	b.n	8004556 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6812      	ldr	r2, [r2, #0]
 80044bc:	68d2      	ldr	r2, [r2, #12]
 80044be:	f042 0201 	orr.w	r2, r2, #1
 80044c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a26      	ldr	r2, [pc, #152]	; (8004564 <HAL_TIM_Base_Start_IT+0xd0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d022      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d6:	d01d      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a22      	ldr	r2, [pc, #136]	; (8004568 <HAL_TIM_Base_Start_IT+0xd4>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d018      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a21      	ldr	r2, [pc, #132]	; (800456c <HAL_TIM_Base_Start_IT+0xd8>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d013      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a1f      	ldr	r2, [pc, #124]	; (8004570 <HAL_TIM_Base_Start_IT+0xdc>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d00e      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a1e      	ldr	r2, [pc, #120]	; (8004574 <HAL_TIM_Base_Start_IT+0xe0>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d009      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1c      	ldr	r2, [pc, #112]	; (8004578 <HAL_TIM_Base_Start_IT+0xe4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d004      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x80>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a1b      	ldr	r2, [pc, #108]	; (800457c <HAL_TIM_Base_Start_IT+0xe8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d115      	bne.n	8004540 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689a      	ldr	r2, [r3, #8]
 800451a:	4b19      	ldr	r3, [pc, #100]	; (8004580 <HAL_TIM_Base_Start_IT+0xec>)
 800451c:	4013      	ands	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2b06      	cmp	r3, #6
 8004524:	d015      	beq.n	8004552 <HAL_TIM_Base_Start_IT+0xbe>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800452c:	d011      	beq.n	8004552 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	6812      	ldr	r2, [r2, #0]
 8004536:	6812      	ldr	r2, [r2, #0]
 8004538:	f042 0201 	orr.w	r2, r2, #1
 800453c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453e:	e008      	b.n	8004552 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6812      	ldr	r2, [r2, #0]
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	e000      	b.n	8004554 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004552:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40010000 	.word	0x40010000
 8004568:	40000400 	.word	0x40000400
 800456c:	40000800 	.word	0x40000800
 8004570:	40000c00 	.word	0x40000c00
 8004574:	40010400 	.word	0x40010400
 8004578:	40014000 	.word	0x40014000
 800457c:	40001800 	.word	0x40001800
 8004580:	00010007 	.word	0x00010007

08004584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	2b02      	cmp	r3, #2
 8004598:	d122      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d11b      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f06f 0202 	mvn.w	r2, #2
 80045b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f9c0 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 80045cc:	e005      	b.n	80045da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f9b2 	bl	8004938 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f9c3 	bl	8004960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f003 0304 	and.w	r3, r3, #4
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	d122      	bne.n	8004634 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b04      	cmp	r3, #4
 80045fa:	d11b      	bne.n	8004634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f06f 0204 	mvn.w	r2, #4
 8004604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f996 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 8004620:	e005      	b.n	800462e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f988 	bl	8004938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 f999 	bl	8004960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b08      	cmp	r3, #8
 8004640:	d122      	bne.n	8004688 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	2b08      	cmp	r3, #8
 800464e:	d11b      	bne.n	8004688 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0208 	mvn.w	r2, #8
 8004658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2204      	movs	r2, #4
 800465e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f96c 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 8004674:	e005      	b.n	8004682 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f95e 	bl	8004938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f96f 	bl	8004960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b10      	cmp	r3, #16
 8004694:	d122      	bne.n	80046dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d11b      	bne.n	80046dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0210 	mvn.w	r2, #16
 80046ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2208      	movs	r2, #8
 80046b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f942 	bl	800494c <HAL_TIM_IC_CaptureCallback>
 80046c8:	e005      	b.n	80046d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f934 	bl	8004938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f945 	bl	8004960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d10e      	bne.n	8004708 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	f003 0301 	and.w	r3, r3, #1
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d107      	bne.n	8004708 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f06f 0201 	mvn.w	r2, #1
 8004700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fd f97e 	bl	8001a04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004712:	2b80      	cmp	r3, #128	; 0x80
 8004714:	d10e      	bne.n	8004734 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004720:	2b80      	cmp	r3, #128	; 0x80
 8004722:	d107      	bne.n	8004734 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800472c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 fafc 	bl	8004d2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004742:	d10e      	bne.n	8004762 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474e:	2b80      	cmp	r3, #128	; 0x80
 8004750:	d107      	bne.n	8004762 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800475a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 faef 	bl	8004d40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b40      	cmp	r3, #64	; 0x40
 800476e:	d10e      	bne.n	800478e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477a:	2b40      	cmp	r3, #64	; 0x40
 800477c:	d107      	bne.n	800478e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f8f3 	bl	8004974 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b20      	cmp	r3, #32
 800479a:	d10e      	bne.n	80047ba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f003 0320 	and.w	r3, r3, #32
 80047a6:	2b20      	cmp	r3, #32
 80047a8:	d107      	bne.n	80047ba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f06f 0220 	mvn.w	r2, #32
 80047b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 faaf 	bl	8004d18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047ba:	bf00      	nop
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
	...

080047c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_TIM_ConfigClockSource+0x18>
 80047d8:	2302      	movs	r3, #2
 80047da:	e0a6      	b.n	800492a <HAL_TIM_ConfigClockSource+0x166>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4b4f      	ldr	r3, [pc, #316]	; (8004934 <HAL_TIM_ConfigClockSource+0x170>)
 80047f8:	4013      	ands	r3, r2
 80047fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004802:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b40      	cmp	r3, #64	; 0x40
 8004812:	d067      	beq.n	80048e4 <HAL_TIM_ConfigClockSource+0x120>
 8004814:	2b40      	cmp	r3, #64	; 0x40
 8004816:	d80b      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x6c>
 8004818:	2b10      	cmp	r3, #16
 800481a:	d073      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0x140>
 800481c:	2b10      	cmp	r3, #16
 800481e:	d802      	bhi.n	8004826 <HAL_TIM_ConfigClockSource+0x62>
 8004820:	2b00      	cmp	r3, #0
 8004822:	d06f      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004824:	e078      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004826:	2b20      	cmp	r3, #32
 8004828:	d06c      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0x140>
 800482a:	2b30      	cmp	r3, #48	; 0x30
 800482c:	d06a      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800482e:	e073      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004830:	2b70      	cmp	r3, #112	; 0x70
 8004832:	d00d      	beq.n	8004850 <HAL_TIM_ConfigClockSource+0x8c>
 8004834:	2b70      	cmp	r3, #112	; 0x70
 8004836:	d804      	bhi.n	8004842 <HAL_TIM_ConfigClockSource+0x7e>
 8004838:	2b50      	cmp	r3, #80	; 0x50
 800483a:	d033      	beq.n	80048a4 <HAL_TIM_ConfigClockSource+0xe0>
 800483c:	2b60      	cmp	r3, #96	; 0x60
 800483e:	d041      	beq.n	80048c4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004840:	e06a      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004846:	d066      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x152>
 8004848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800484c:	d017      	beq.n	800487e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800484e:	e063      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	6899      	ldr	r1, [r3, #8]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	f000 f9ac 	bl	8004bbc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004872:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	609a      	str	r2, [r3, #8]
      break;
 800487c:	e04c      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	6899      	ldr	r1, [r3, #8]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f000 f995 	bl	8004bbc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	6892      	ldr	r2, [r2, #8]
 800489c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048a0:	609a      	str	r2, [r3, #8]
      break;
 80048a2:	e039      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6818      	ldr	r0, [r3, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	461a      	mov	r2, r3
 80048b2:	f000 f909 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2150      	movs	r1, #80	; 0x50
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 f962 	bl	8004b86 <TIM_ITRx_SetConfig>
      break;
 80048c2:	e029      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	6859      	ldr	r1, [r3, #4]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	461a      	mov	r2, r3
 80048d2:	f000 f928 	bl	8004b26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2160      	movs	r1, #96	; 0x60
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 f952 	bl	8004b86 <TIM_ITRx_SetConfig>
      break;
 80048e2:	e019      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	6859      	ldr	r1, [r3, #4]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	461a      	mov	r2, r3
 80048f2:	f000 f8e9 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2140      	movs	r1, #64	; 0x40
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 f942 	bl	8004b86 <TIM_ITRx_SetConfig>
      break;
 8004902:	e009      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f000 f939 	bl	8004b86 <TIM_ITRx_SetConfig>
        break;
 8004914:	e000      	b.n	8004918 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004916:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	fffeff88 	.word	0xfffeff88

08004938 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a40      	ldr	r2, [pc, #256]	; (8004a9c <TIM_Base_SetConfig+0x114>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d013      	beq.n	80049c8 <TIM_Base_SetConfig+0x40>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049a6:	d00f      	beq.n	80049c8 <TIM_Base_SetConfig+0x40>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a3d      	ldr	r2, [pc, #244]	; (8004aa0 <TIM_Base_SetConfig+0x118>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d00b      	beq.n	80049c8 <TIM_Base_SetConfig+0x40>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a3c      	ldr	r2, [pc, #240]	; (8004aa4 <TIM_Base_SetConfig+0x11c>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d007      	beq.n	80049c8 <TIM_Base_SetConfig+0x40>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a3b      	ldr	r2, [pc, #236]	; (8004aa8 <TIM_Base_SetConfig+0x120>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d003      	beq.n	80049c8 <TIM_Base_SetConfig+0x40>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a3a      	ldr	r2, [pc, #232]	; (8004aac <TIM_Base_SetConfig+0x124>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d108      	bne.n	80049da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2f      	ldr	r2, [pc, #188]	; (8004a9c <TIM_Base_SetConfig+0x114>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d02b      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e8:	d027      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a2c      	ldr	r2, [pc, #176]	; (8004aa0 <TIM_Base_SetConfig+0x118>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d023      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a2b      	ldr	r2, [pc, #172]	; (8004aa4 <TIM_Base_SetConfig+0x11c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d01f      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a2a      	ldr	r2, [pc, #168]	; (8004aa8 <TIM_Base_SetConfig+0x120>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d01b      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a29      	ldr	r2, [pc, #164]	; (8004aac <TIM_Base_SetConfig+0x124>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d017      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a28      	ldr	r2, [pc, #160]	; (8004ab0 <TIM_Base_SetConfig+0x128>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d013      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a27      	ldr	r2, [pc, #156]	; (8004ab4 <TIM_Base_SetConfig+0x12c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d00f      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a26      	ldr	r2, [pc, #152]	; (8004ab8 <TIM_Base_SetConfig+0x130>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d00b      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a25      	ldr	r2, [pc, #148]	; (8004abc <TIM_Base_SetConfig+0x134>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d007      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a24      	ldr	r2, [pc, #144]	; (8004ac0 <TIM_Base_SetConfig+0x138>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d003      	beq.n	8004a3a <TIM_Base_SetConfig+0xb2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a23      	ldr	r2, [pc, #140]	; (8004ac4 <TIM_Base_SetConfig+0x13c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d108      	bne.n	8004a4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a0a      	ldr	r2, [pc, #40]	; (8004a9c <TIM_Base_SetConfig+0x114>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d003      	beq.n	8004a80 <TIM_Base_SetConfig+0xf8>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a0c      	ldr	r2, [pc, #48]	; (8004aac <TIM_Base_SetConfig+0x124>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d103      	bne.n	8004a88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	615a      	str	r2, [r3, #20]
}
 8004a8e:	bf00      	nop
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	40010000 	.word	0x40010000
 8004aa0:	40000400 	.word	0x40000400
 8004aa4:	40000800 	.word	0x40000800
 8004aa8:	40000c00 	.word	0x40000c00
 8004aac:	40010400 	.word	0x40010400
 8004ab0:	40014000 	.word	0x40014000
 8004ab4:	40014400 	.word	0x40014400
 8004ab8:	40014800 	.word	0x40014800
 8004abc:	40001800 	.word	0x40001800
 8004ac0:	40001c00 	.word	0x40001c00
 8004ac4:	40002000 	.word	0x40002000

08004ac8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	f023 0201 	bic.w	r2, r3, #1
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004af2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 030a 	bic.w	r3, r3, #10
 8004b04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	621a      	str	r2, [r3, #32]
}
 8004b1a:	bf00      	nop
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b087      	sub	sp, #28
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	60f8      	str	r0, [r7, #12]
 8004b2e:	60b9      	str	r1, [r7, #8]
 8004b30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	f023 0210 	bic.w	r2, r3, #16
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a1b      	ldr	r3, [r3, #32]
 8004b48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	031b      	lsls	r3, r3, #12
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b62:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	621a      	str	r2, [r3, #32]
}
 8004b7a:	bf00      	nop
 8004b7c:	371c      	adds	r7, #28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr

08004b86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b085      	sub	sp, #20
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
 8004b8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b9e:	683a      	ldr	r2, [r7, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	f043 0307 	orr.w	r3, r3, #7
 8004ba8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	609a      	str	r2, [r3, #8]
}
 8004bb0:	bf00      	nop
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
 8004bc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	021a      	lsls	r2, r3, #8
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	609a      	str	r2, [r3, #8]
}
 8004bf0:	bf00      	nop
 8004bf2:	371c      	adds	r7, #28
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d101      	bne.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c10:	2302      	movs	r3, #2
 8004c12:	e06d      	b.n	8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a30      	ldr	r2, [pc, #192]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d004      	beq.n	8004c48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a2f      	ldr	r2, [pc, #188]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d108      	bne.n	8004c5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c60:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a20      	ldr	r2, [pc, #128]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d022      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c86:	d01d      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a1d      	ldr	r2, [pc, #116]	; (8004d04 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d018      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a1c      	ldr	r2, [pc, #112]	; (8004d08 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d013      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a1a      	ldr	r2, [pc, #104]	; (8004d0c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d00e      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a15      	ldr	r2, [pc, #84]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d009      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a16      	ldr	r2, [pc, #88]	; (8004d10 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d004      	beq.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a15      	ldr	r2, [pc, #84]	; (8004d14 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d10c      	bne.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	40010000 	.word	0x40010000
 8004d00:	40010400 	.word	0x40010400
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40014000 	.word	0x40014000
 8004d14:	40001800 	.word	0x40001800

08004d18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e040      	b.n	8004de8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d106      	bne.n	8004d7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fc ff96 	bl	8001ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2224      	movs	r2, #36	; 0x24
 8004d80:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6812      	ldr	r2, [r2, #0]
 8004d8a:	6812      	ldr	r2, [r2, #0]
 8004d8c:	f022 0201 	bic.w	r2, r2, #1
 8004d90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 f8be 	bl	8004f14 <UART_SetConfig>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d101      	bne.n	8004da2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e022      	b.n	8004de8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fb12 	bl	80053d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6812      	ldr	r2, [r2, #0]
 8004db8:	6852      	ldr	r2, [r2, #4]
 8004dba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004dbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6812      	ldr	r2, [r2, #0]
 8004dc8:	6892      	ldr	r2, [r2, #8]
 8004dca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004dce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6812      	ldr	r2, [r2, #0]
 8004dd8:	6812      	ldr	r2, [r2, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 fb99 	bl	8005518 <UART_CheckIdleState>
 8004de6:	4603      	mov	r3, r0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b08a      	sub	sp, #40	; 0x28
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e04:	2b20      	cmp	r3, #32
 8004e06:	d17f      	bne.n	8004f08 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <HAL_UART_Transmit+0x24>
 8004e0e:	88fb      	ldrh	r3, [r7, #6]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e078      	b.n	8004f0a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d101      	bne.n	8004e26 <HAL_UART_Transmit+0x36>
 8004e22:	2302      	movs	r3, #2
 8004e24:	e071      	b.n	8004f0a <HAL_UART_Transmit+0x11a>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2221      	movs	r2, #33	; 0x21
 8004e3a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e3c:	f7fd f87a 	bl	8001f34 <HAL_GetTick>
 8004e40:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	88fa      	ldrh	r2, [r7, #6]
 8004e46:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	88fa      	ldrh	r2, [r7, #6]
 8004e4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e5a:	d108      	bne.n	8004e6e <HAL_UART_Transmit+0x7e>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d104      	bne.n	8004e6e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	61bb      	str	r3, [r7, #24]
 8004e6c:	e003      	b.n	8004e76 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e72:	2300      	movs	r3, #0
 8004e74:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004e7e:	e02b      	b.n	8004ed8 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2200      	movs	r2, #0
 8004e88:	2180      	movs	r1, #128	; 0x80
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fb8d 	bl	80055aa <UART_WaitOnFlagUntilTimeout>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e037      	b.n	8004f0a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10a      	bne.n	8004eb6 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	69ba      	ldr	r2, [r7, #24]
 8004ea6:	8812      	ldrh	r2, [r2, #0]
 8004ea8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	3302      	adds	r3, #2
 8004eb2:	61bb      	str	r3, [r7, #24]
 8004eb4:	e007      	b.n	8004ec6 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	69fa      	ldr	r2, [r7, #28]
 8004ebc:	7812      	ldrb	r2, [r2, #0]
 8004ebe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1cd      	bne.n	8004e80 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	2200      	movs	r2, #0
 8004eec:	2140      	movs	r1, #64	; 0x40
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f000 fb5b 	bl	80055aa <UART_WaitOnFlagUntilTimeout>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d001      	beq.n	8004efe <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e005      	b.n	8004f0a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2220      	movs	r2, #32
 8004f02:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004f04:	2300      	movs	r3, #0
 8004f06:	e000      	b.n	8004f0a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8004f08:	2302      	movs	r3, #2
  }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3720      	adds	r7, #32
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	431a      	orrs	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	69db      	ldr	r3, [r3, #28]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6819      	ldr	r1, [r3, #0]
 8004f42:	4bb3      	ldr	r3, [pc, #716]	; (8005210 <UART_SetConfig+0x2fc>)
 8004f44:	400b      	ands	r3, r1
 8004f46:	6979      	ldr	r1, [r7, #20]
 8004f48:	430b      	orrs	r3, r1
 8004f4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	6852      	ldr	r2, [r2, #4]
 8004f56:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	68d2      	ldr	r2, [r2, #12]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	6892      	ldr	r2, [r2, #8]
 8004f7c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8004f80:	697a      	ldr	r2, [r7, #20]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4aa2      	ldr	r2, [pc, #648]	; (8005214 <UART_SetConfig+0x300>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d121      	bne.n	8004fd4 <UART_SetConfig+0xc0>
 8004f90:	4ba1      	ldr	r3, [pc, #644]	; (8005218 <UART_SetConfig+0x304>)
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d816      	bhi.n	8004fcc <UART_SetConfig+0xb8>
 8004f9e:	a201      	add	r2, pc, #4	; (adr r2, 8004fa4 <UART_SetConfig+0x90>)
 8004fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa4:	08004fb5 	.word	0x08004fb5
 8004fa8:	08004fc1 	.word	0x08004fc1
 8004fac:	08004fbb 	.word	0x08004fbb
 8004fb0:	08004fc7 	.word	0x08004fc7
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	77fb      	strb	r3, [r7, #31]
 8004fb8:	e150      	b.n	800525c <UART_SetConfig+0x348>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	77fb      	strb	r3, [r7, #31]
 8004fbe:	e14d      	b.n	800525c <UART_SetConfig+0x348>
 8004fc0:	2304      	movs	r3, #4
 8004fc2:	77fb      	strb	r3, [r7, #31]
 8004fc4:	e14a      	b.n	800525c <UART_SetConfig+0x348>
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	77fb      	strb	r3, [r7, #31]
 8004fca:	e147      	b.n	800525c <UART_SetConfig+0x348>
 8004fcc:	2310      	movs	r3, #16
 8004fce:	77fb      	strb	r3, [r7, #31]
 8004fd0:	bf00      	nop
 8004fd2:	e143      	b.n	800525c <UART_SetConfig+0x348>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a90      	ldr	r2, [pc, #576]	; (800521c <UART_SetConfig+0x308>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d134      	bne.n	8005048 <UART_SetConfig+0x134>
 8004fde:	4b8e      	ldr	r3, [pc, #568]	; (8005218 <UART_SetConfig+0x304>)
 8004fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fe4:	f003 030c 	and.w	r3, r3, #12
 8004fe8:	2b0c      	cmp	r3, #12
 8004fea:	d829      	bhi.n	8005040 <UART_SetConfig+0x12c>
 8004fec:	a201      	add	r2, pc, #4	; (adr r2, 8004ff4 <UART_SetConfig+0xe0>)
 8004fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff2:	bf00      	nop
 8004ff4:	08005029 	.word	0x08005029
 8004ff8:	08005041 	.word	0x08005041
 8004ffc:	08005041 	.word	0x08005041
 8005000:	08005041 	.word	0x08005041
 8005004:	08005035 	.word	0x08005035
 8005008:	08005041 	.word	0x08005041
 800500c:	08005041 	.word	0x08005041
 8005010:	08005041 	.word	0x08005041
 8005014:	0800502f 	.word	0x0800502f
 8005018:	08005041 	.word	0x08005041
 800501c:	08005041 	.word	0x08005041
 8005020:	08005041 	.word	0x08005041
 8005024:	0800503b 	.word	0x0800503b
 8005028:	2300      	movs	r3, #0
 800502a:	77fb      	strb	r3, [r7, #31]
 800502c:	e116      	b.n	800525c <UART_SetConfig+0x348>
 800502e:	2302      	movs	r3, #2
 8005030:	77fb      	strb	r3, [r7, #31]
 8005032:	e113      	b.n	800525c <UART_SetConfig+0x348>
 8005034:	2304      	movs	r3, #4
 8005036:	77fb      	strb	r3, [r7, #31]
 8005038:	e110      	b.n	800525c <UART_SetConfig+0x348>
 800503a:	2308      	movs	r3, #8
 800503c:	77fb      	strb	r3, [r7, #31]
 800503e:	e10d      	b.n	800525c <UART_SetConfig+0x348>
 8005040:	2310      	movs	r3, #16
 8005042:	77fb      	strb	r3, [r7, #31]
 8005044:	bf00      	nop
 8005046:	e109      	b.n	800525c <UART_SetConfig+0x348>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a74      	ldr	r2, [pc, #464]	; (8005220 <UART_SetConfig+0x30c>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d120      	bne.n	8005094 <UART_SetConfig+0x180>
 8005052:	4b71      	ldr	r3, [pc, #452]	; (8005218 <UART_SetConfig+0x304>)
 8005054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005058:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800505c:	2b10      	cmp	r3, #16
 800505e:	d00f      	beq.n	8005080 <UART_SetConfig+0x16c>
 8005060:	2b10      	cmp	r3, #16
 8005062:	d802      	bhi.n	800506a <UART_SetConfig+0x156>
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <UART_SetConfig+0x160>
 8005068:	e010      	b.n	800508c <UART_SetConfig+0x178>
 800506a:	2b20      	cmp	r3, #32
 800506c:	d005      	beq.n	800507a <UART_SetConfig+0x166>
 800506e:	2b30      	cmp	r3, #48	; 0x30
 8005070:	d009      	beq.n	8005086 <UART_SetConfig+0x172>
 8005072:	e00b      	b.n	800508c <UART_SetConfig+0x178>
 8005074:	2300      	movs	r3, #0
 8005076:	77fb      	strb	r3, [r7, #31]
 8005078:	e0f0      	b.n	800525c <UART_SetConfig+0x348>
 800507a:	2302      	movs	r3, #2
 800507c:	77fb      	strb	r3, [r7, #31]
 800507e:	e0ed      	b.n	800525c <UART_SetConfig+0x348>
 8005080:	2304      	movs	r3, #4
 8005082:	77fb      	strb	r3, [r7, #31]
 8005084:	e0ea      	b.n	800525c <UART_SetConfig+0x348>
 8005086:	2308      	movs	r3, #8
 8005088:	77fb      	strb	r3, [r7, #31]
 800508a:	e0e7      	b.n	800525c <UART_SetConfig+0x348>
 800508c:	2310      	movs	r3, #16
 800508e:	77fb      	strb	r3, [r7, #31]
 8005090:	bf00      	nop
 8005092:	e0e3      	b.n	800525c <UART_SetConfig+0x348>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a62      	ldr	r2, [pc, #392]	; (8005224 <UART_SetConfig+0x310>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d120      	bne.n	80050e0 <UART_SetConfig+0x1cc>
 800509e:	4b5e      	ldr	r3, [pc, #376]	; (8005218 <UART_SetConfig+0x304>)
 80050a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80050a8:	2b40      	cmp	r3, #64	; 0x40
 80050aa:	d00f      	beq.n	80050cc <UART_SetConfig+0x1b8>
 80050ac:	2b40      	cmp	r3, #64	; 0x40
 80050ae:	d802      	bhi.n	80050b6 <UART_SetConfig+0x1a2>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <UART_SetConfig+0x1ac>
 80050b4:	e010      	b.n	80050d8 <UART_SetConfig+0x1c4>
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	d005      	beq.n	80050c6 <UART_SetConfig+0x1b2>
 80050ba:	2bc0      	cmp	r3, #192	; 0xc0
 80050bc:	d009      	beq.n	80050d2 <UART_SetConfig+0x1be>
 80050be:	e00b      	b.n	80050d8 <UART_SetConfig+0x1c4>
 80050c0:	2300      	movs	r3, #0
 80050c2:	77fb      	strb	r3, [r7, #31]
 80050c4:	e0ca      	b.n	800525c <UART_SetConfig+0x348>
 80050c6:	2302      	movs	r3, #2
 80050c8:	77fb      	strb	r3, [r7, #31]
 80050ca:	e0c7      	b.n	800525c <UART_SetConfig+0x348>
 80050cc:	2304      	movs	r3, #4
 80050ce:	77fb      	strb	r3, [r7, #31]
 80050d0:	e0c4      	b.n	800525c <UART_SetConfig+0x348>
 80050d2:	2308      	movs	r3, #8
 80050d4:	77fb      	strb	r3, [r7, #31]
 80050d6:	e0c1      	b.n	800525c <UART_SetConfig+0x348>
 80050d8:	2310      	movs	r3, #16
 80050da:	77fb      	strb	r3, [r7, #31]
 80050dc:	bf00      	nop
 80050de:	e0bd      	b.n	800525c <UART_SetConfig+0x348>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a50      	ldr	r2, [pc, #320]	; (8005228 <UART_SetConfig+0x314>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d124      	bne.n	8005134 <UART_SetConfig+0x220>
 80050ea:	4b4b      	ldr	r3, [pc, #300]	; (8005218 <UART_SetConfig+0x304>)
 80050ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050f8:	d012      	beq.n	8005120 <UART_SetConfig+0x20c>
 80050fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050fe:	d802      	bhi.n	8005106 <UART_SetConfig+0x1f2>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d007      	beq.n	8005114 <UART_SetConfig+0x200>
 8005104:	e012      	b.n	800512c <UART_SetConfig+0x218>
 8005106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800510a:	d006      	beq.n	800511a <UART_SetConfig+0x206>
 800510c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005110:	d009      	beq.n	8005126 <UART_SetConfig+0x212>
 8005112:	e00b      	b.n	800512c <UART_SetConfig+0x218>
 8005114:	2300      	movs	r3, #0
 8005116:	77fb      	strb	r3, [r7, #31]
 8005118:	e0a0      	b.n	800525c <UART_SetConfig+0x348>
 800511a:	2302      	movs	r3, #2
 800511c:	77fb      	strb	r3, [r7, #31]
 800511e:	e09d      	b.n	800525c <UART_SetConfig+0x348>
 8005120:	2304      	movs	r3, #4
 8005122:	77fb      	strb	r3, [r7, #31]
 8005124:	e09a      	b.n	800525c <UART_SetConfig+0x348>
 8005126:	2308      	movs	r3, #8
 8005128:	77fb      	strb	r3, [r7, #31]
 800512a:	e097      	b.n	800525c <UART_SetConfig+0x348>
 800512c:	2310      	movs	r3, #16
 800512e:	77fb      	strb	r3, [r7, #31]
 8005130:	bf00      	nop
 8005132:	e093      	b.n	800525c <UART_SetConfig+0x348>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a3c      	ldr	r2, [pc, #240]	; (800522c <UART_SetConfig+0x318>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d124      	bne.n	8005188 <UART_SetConfig+0x274>
 800513e:	4b36      	ldr	r3, [pc, #216]	; (8005218 <UART_SetConfig+0x304>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005144:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800514c:	d012      	beq.n	8005174 <UART_SetConfig+0x260>
 800514e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005152:	d802      	bhi.n	800515a <UART_SetConfig+0x246>
 8005154:	2b00      	cmp	r3, #0
 8005156:	d007      	beq.n	8005168 <UART_SetConfig+0x254>
 8005158:	e012      	b.n	8005180 <UART_SetConfig+0x26c>
 800515a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800515e:	d006      	beq.n	800516e <UART_SetConfig+0x25a>
 8005160:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005164:	d009      	beq.n	800517a <UART_SetConfig+0x266>
 8005166:	e00b      	b.n	8005180 <UART_SetConfig+0x26c>
 8005168:	2301      	movs	r3, #1
 800516a:	77fb      	strb	r3, [r7, #31]
 800516c:	e076      	b.n	800525c <UART_SetConfig+0x348>
 800516e:	2302      	movs	r3, #2
 8005170:	77fb      	strb	r3, [r7, #31]
 8005172:	e073      	b.n	800525c <UART_SetConfig+0x348>
 8005174:	2304      	movs	r3, #4
 8005176:	77fb      	strb	r3, [r7, #31]
 8005178:	e070      	b.n	800525c <UART_SetConfig+0x348>
 800517a:	2308      	movs	r3, #8
 800517c:	77fb      	strb	r3, [r7, #31]
 800517e:	e06d      	b.n	800525c <UART_SetConfig+0x348>
 8005180:	2310      	movs	r3, #16
 8005182:	77fb      	strb	r3, [r7, #31]
 8005184:	bf00      	nop
 8005186:	e069      	b.n	800525c <UART_SetConfig+0x348>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a28      	ldr	r2, [pc, #160]	; (8005230 <UART_SetConfig+0x31c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d124      	bne.n	80051dc <UART_SetConfig+0x2c8>
 8005192:	4b21      	ldr	r3, [pc, #132]	; (8005218 <UART_SetConfig+0x304>)
 8005194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005198:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800519c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a0:	d012      	beq.n	80051c8 <UART_SetConfig+0x2b4>
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a6:	d802      	bhi.n	80051ae <UART_SetConfig+0x29a>
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d007      	beq.n	80051bc <UART_SetConfig+0x2a8>
 80051ac:	e012      	b.n	80051d4 <UART_SetConfig+0x2c0>
 80051ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b2:	d006      	beq.n	80051c2 <UART_SetConfig+0x2ae>
 80051b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051b8:	d009      	beq.n	80051ce <UART_SetConfig+0x2ba>
 80051ba:	e00b      	b.n	80051d4 <UART_SetConfig+0x2c0>
 80051bc:	2300      	movs	r3, #0
 80051be:	77fb      	strb	r3, [r7, #31]
 80051c0:	e04c      	b.n	800525c <UART_SetConfig+0x348>
 80051c2:	2302      	movs	r3, #2
 80051c4:	77fb      	strb	r3, [r7, #31]
 80051c6:	e049      	b.n	800525c <UART_SetConfig+0x348>
 80051c8:	2304      	movs	r3, #4
 80051ca:	77fb      	strb	r3, [r7, #31]
 80051cc:	e046      	b.n	800525c <UART_SetConfig+0x348>
 80051ce:	2308      	movs	r3, #8
 80051d0:	77fb      	strb	r3, [r7, #31]
 80051d2:	e043      	b.n	800525c <UART_SetConfig+0x348>
 80051d4:	2310      	movs	r3, #16
 80051d6:	77fb      	strb	r3, [r7, #31]
 80051d8:	bf00      	nop
 80051da:	e03f      	b.n	800525c <UART_SetConfig+0x348>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a14      	ldr	r2, [pc, #80]	; (8005234 <UART_SetConfig+0x320>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d138      	bne.n	8005258 <UART_SetConfig+0x344>
 80051e6:	4b0c      	ldr	r3, [pc, #48]	; (8005218 <UART_SetConfig+0x304>)
 80051e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80051f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051f4:	d026      	beq.n	8005244 <UART_SetConfig+0x330>
 80051f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051fa:	d802      	bhi.n	8005202 <UART_SetConfig+0x2ee>
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d01b      	beq.n	8005238 <UART_SetConfig+0x324>
 8005200:	e026      	b.n	8005250 <UART_SetConfig+0x33c>
 8005202:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005206:	d01a      	beq.n	800523e <UART_SetConfig+0x32a>
 8005208:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800520c:	d01d      	beq.n	800524a <UART_SetConfig+0x336>
 800520e:	e01f      	b.n	8005250 <UART_SetConfig+0x33c>
 8005210:	efff69f3 	.word	0xefff69f3
 8005214:	40011000 	.word	0x40011000
 8005218:	40023800 	.word	0x40023800
 800521c:	40004400 	.word	0x40004400
 8005220:	40004800 	.word	0x40004800
 8005224:	40004c00 	.word	0x40004c00
 8005228:	40005000 	.word	0x40005000
 800522c:	40011400 	.word	0x40011400
 8005230:	40007800 	.word	0x40007800
 8005234:	40007c00 	.word	0x40007c00
 8005238:	2300      	movs	r3, #0
 800523a:	77fb      	strb	r3, [r7, #31]
 800523c:	e00e      	b.n	800525c <UART_SetConfig+0x348>
 800523e:	2302      	movs	r3, #2
 8005240:	77fb      	strb	r3, [r7, #31]
 8005242:	e00b      	b.n	800525c <UART_SetConfig+0x348>
 8005244:	2304      	movs	r3, #4
 8005246:	77fb      	strb	r3, [r7, #31]
 8005248:	e008      	b.n	800525c <UART_SetConfig+0x348>
 800524a:	2308      	movs	r3, #8
 800524c:	77fb      	strb	r3, [r7, #31]
 800524e:	e005      	b.n	800525c <UART_SetConfig+0x348>
 8005250:	2310      	movs	r3, #16
 8005252:	77fb      	strb	r3, [r7, #31]
 8005254:	bf00      	nop
 8005256:	e001      	b.n	800525c <UART_SetConfig+0x348>
 8005258:	2310      	movs	r3, #16
 800525a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005264:	d15c      	bne.n	8005320 <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 8005266:	7ffb      	ldrb	r3, [r7, #31]
 8005268:	2b08      	cmp	r3, #8
 800526a:	d828      	bhi.n	80052be <UART_SetConfig+0x3aa>
 800526c:	a201      	add	r2, pc, #4	; (adr r2, 8005274 <UART_SetConfig+0x360>)
 800526e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005272:	bf00      	nop
 8005274:	08005299 	.word	0x08005299
 8005278:	080052a1 	.word	0x080052a1
 800527c:	080052a9 	.word	0x080052a9
 8005280:	080052bf 	.word	0x080052bf
 8005284:	080052af 	.word	0x080052af
 8005288:	080052bf 	.word	0x080052bf
 800528c:	080052bf 	.word	0x080052bf
 8005290:	080052bf 	.word	0x080052bf
 8005294:	080052b7 	.word	0x080052b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005298:	f7fe fb7c 	bl	8003994 <HAL_RCC_GetPCLK1Freq>
 800529c:	61b8      	str	r0, [r7, #24]
        break;
 800529e:	e013      	b.n	80052c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052a0:	f7fe fb8c 	bl	80039bc <HAL_RCC_GetPCLK2Freq>
 80052a4:	61b8      	str	r0, [r7, #24]
        break;
 80052a6:	e00f      	b.n	80052c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a8:	4b49      	ldr	r3, [pc, #292]	; (80053d0 <UART_SetConfig+0x4bc>)
 80052aa:	61bb      	str	r3, [r7, #24]
        break;
 80052ac:	e00c      	b.n	80052c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ae:	f7fe fa8d 	bl	80037cc <HAL_RCC_GetSysClockFreq>
 80052b2:	61b8      	str	r0, [r7, #24]
        break;
 80052b4:	e008      	b.n	80052c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052ba:	61bb      	str	r3, [r7, #24]
        break;
 80052bc:	e004      	b.n	80052c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	77bb      	strb	r3, [r7, #30]
        break;
 80052c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d074      	beq.n	80053b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	005a      	lsls	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	085b      	lsrs	r3, r3, #1
 80052d8:	441a      	add	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b0f      	cmp	r3, #15
 80052ea:	d916      	bls.n	800531a <UART_SetConfig+0x406>
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f2:	d212      	bcs.n	800531a <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	f023 030f 	bic.w	r3, r3, #15
 80052fc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	085b      	lsrs	r3, r3, #1
 8005302:	b29b      	uxth	r3, r3
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	b29a      	uxth	r2, r3
 800530a:	89fb      	ldrh	r3, [r7, #14]
 800530c:	4313      	orrs	r3, r2
 800530e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	89fa      	ldrh	r2, [r7, #14]
 8005316:	60da      	str	r2, [r3, #12]
 8005318:	e04e      	b.n	80053b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	77bb      	strb	r3, [r7, #30]
 800531e:	e04b      	b.n	80053b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005320:	7ffb      	ldrb	r3, [r7, #31]
 8005322:	2b08      	cmp	r3, #8
 8005324:	d827      	bhi.n	8005376 <UART_SetConfig+0x462>
 8005326:	a201      	add	r2, pc, #4	; (adr r2, 800532c <UART_SetConfig+0x418>)
 8005328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800532c:	08005351 	.word	0x08005351
 8005330:	08005359 	.word	0x08005359
 8005334:	08005361 	.word	0x08005361
 8005338:	08005377 	.word	0x08005377
 800533c:	08005367 	.word	0x08005367
 8005340:	08005377 	.word	0x08005377
 8005344:	08005377 	.word	0x08005377
 8005348:	08005377 	.word	0x08005377
 800534c:	0800536f 	.word	0x0800536f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005350:	f7fe fb20 	bl	8003994 <HAL_RCC_GetPCLK1Freq>
 8005354:	61b8      	str	r0, [r7, #24]
        break;
 8005356:	e013      	b.n	8005380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005358:	f7fe fb30 	bl	80039bc <HAL_RCC_GetPCLK2Freq>
 800535c:	61b8      	str	r0, [r7, #24]
        break;
 800535e:	e00f      	b.n	8005380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005360:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <UART_SetConfig+0x4bc>)
 8005362:	61bb      	str	r3, [r7, #24]
        break;
 8005364:	e00c      	b.n	8005380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005366:	f7fe fa31 	bl	80037cc <HAL_RCC_GetSysClockFreq>
 800536a:	61b8      	str	r0, [r7, #24]
        break;
 800536c:	e008      	b.n	8005380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800536e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005372:	61bb      	str	r3, [r7, #24]
        break;
 8005374:	e004      	b.n	8005380 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005376:	2300      	movs	r3, #0
 8005378:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	77bb      	strb	r3, [r7, #30]
        break;
 800537e:	bf00      	nop
    }

    if (pclk != 0U)
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d018      	beq.n	80053b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	085a      	lsrs	r2, r3, #1
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	441a      	add	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	fbb2 f3f3 	udiv	r3, r2, r3
 8005398:	b29b      	uxth	r3, r3
 800539a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b0f      	cmp	r3, #15
 80053a0:	d908      	bls.n	80053b4 <UART_SetConfig+0x4a0>
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053a8:	d204      	bcs.n	80053b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	60da      	str	r2, [r3, #12]
 80053b2:	e001      	b.n	80053b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80053c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3720      	adds	r7, #32
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	00f42400 	.word	0x00f42400

080053d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00a      	beq.n	80053fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6812      	ldr	r2, [r2, #0]
 80053f0:	6852      	ldr	r2, [r2, #4]
 80053f2:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80053fa:	430a      	orrs	r2, r1
 80053fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00a      	beq.n	8005420 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	6812      	ldr	r2, [r2, #0]
 8005412:	6852      	ldr	r2, [r2, #4]
 8005414:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800541c:	430a      	orrs	r2, r1
 800541e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00a      	beq.n	8005442 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6812      	ldr	r2, [r2, #0]
 8005434:	6852      	ldr	r2, [r2, #4]
 8005436:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00a      	beq.n	8005464 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	6812      	ldr	r2, [r2, #0]
 8005456:	6852      	ldr	r2, [r2, #4]
 8005458:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005460:	430a      	orrs	r2, r1
 8005462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	f003 0310 	and.w	r3, r3, #16
 800546c:	2b00      	cmp	r3, #0
 800546e:	d00a      	beq.n	8005486 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6812      	ldr	r2, [r2, #0]
 8005478:	6892      	ldr	r2, [r2, #8]
 800547a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005482:	430a      	orrs	r2, r1
 8005484:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548a:	f003 0320 	and.w	r3, r3, #32
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6812      	ldr	r2, [r2, #0]
 800549a:	6892      	ldr	r2, [r2, #8]
 800549c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054a4:	430a      	orrs	r2, r1
 80054a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d01a      	beq.n	80054ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6812      	ldr	r2, [r2, #0]
 80054bc:	6852      	ldr	r2, [r2, #4]
 80054be:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80054c6:	430a      	orrs	r2, r1
 80054c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054d2:	d10a      	bne.n	80054ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6812      	ldr	r2, [r2, #0]
 80054dc:	6852      	ldr	r2, [r2, #4]
 80054de:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80054e6:	430a      	orrs	r2, r1
 80054e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00a      	beq.n	800550c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	6812      	ldr	r2, [r2, #0]
 80054fe:	6852      	ldr	r2, [r2, #4]
 8005500:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005508:	430a      	orrs	r2, r1
 800550a:	605a      	str	r2, [r3, #4]
  }
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af02      	add	r7, sp, #8
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005528:	f7fc fd04 	bl	8001f34 <HAL_GetTick>
 800552c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0308 	and.w	r3, r3, #8
 8005538:	2b08      	cmp	r3, #8
 800553a:	d10e      	bne.n	800555a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800553c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f82d 	bl	80055aa <UART_WaitOnFlagUntilTimeout>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e023      	b.n	80055a2 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b04      	cmp	r3, #4
 8005566:	d10e      	bne.n	8005586 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005568:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f817 	bl	80055aa <UART_WaitOnFlagUntilTimeout>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e00d      	b.n	80055a2 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2220      	movs	r2, #32
 800558a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	603b      	str	r3, [r7, #0]
 80055b6:	4613      	mov	r3, r2
 80055b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ba:	e05e      	b.n	800567a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c2:	d05a      	beq.n	800567a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055c4:	f7fc fcb6 	bl	8001f34 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	1ad2      	subs	r2, r2, r3
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d802      	bhi.n	80055da <UART_WaitOnFlagUntilTimeout+0x30>
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d11b      	bne.n	8005612 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055e8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	6892      	ldr	r2, [r2, #8]
 80055f4:	f022 0201 	bic.w	r2, r2, #1
 80055f8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2220      	movs	r2, #32
 80055fe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e043      	b.n	800569a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0304 	and.w	r3, r3, #4
 800561c:	2b00      	cmp	r3, #0
 800561e:	d02c      	beq.n	800567a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800562a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800562e:	d124      	bne.n	800567a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005638:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	6812      	ldr	r2, [r2, #0]
 8005642:	6812      	ldr	r2, [r2, #0]
 8005644:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005648:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	6812      	ldr	r2, [r2, #0]
 8005652:	6892      	ldr	r2, [r2, #8]
 8005654:	f022 0201 	bic.w	r2, r2, #1
 8005658:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2220      	movs	r2, #32
 800565e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e00f      	b.n	800569a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	69da      	ldr	r2, [r3, #28]
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	401a      	ands	r2, r3
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	429a      	cmp	r2, r3
 8005688:	bf0c      	ite	eq
 800568a:	2301      	moveq	r3, #1
 800568c:	2300      	movne	r3, #0
 800568e:	b2db      	uxtb	r3, r3
 8005690:	461a      	mov	r2, r3
 8005692:	79fb      	ldrb	r3, [r7, #7]
 8005694:	429a      	cmp	r2, r3
 8005696:	d091      	beq.n	80055bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
	...

080056a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80056a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80056dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80056a8:	480d      	ldr	r0, [pc, #52]	; (80056e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80056aa:	490e      	ldr	r1, [pc, #56]	; (80056e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80056ac:	4a0e      	ldr	r2, [pc, #56]	; (80056e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80056ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80056b0:	e002      	b.n	80056b8 <LoopCopyDataInit>

080056b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80056b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80056b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80056b6:	3304      	adds	r3, #4

080056b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80056b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80056ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80056bc:	d3f9      	bcc.n	80056b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80056be:	4a0b      	ldr	r2, [pc, #44]	; (80056ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80056c0:	4c0b      	ldr	r4, [pc, #44]	; (80056f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80056c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80056c4:	e001      	b.n	80056ca <LoopFillZerobss>

080056c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80056c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80056c8:	3204      	adds	r2, #4

080056ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80056ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80056cc:	d3fb      	bcc.n	80056c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80056ce:	f7fc fbfd 	bl	8001ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80056d2:	f000 f81f 	bl	8005714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80056d6:	f7fb fcd7 	bl	8001088 <main>
  bx  lr    
 80056da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80056dc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80056e0:	20020000 	.word	0x20020000
  ldr r1, =_edata
 80056e4:	2002007c 	.word	0x2002007c
  ldr r2, =_sidata
 80056e8:	080060d4 	.word	0x080060d4
  ldr r2, =_sbss
 80056ec:	2002007c 	.word	0x2002007c
  ldr r4, =_ebss
 80056f0:	20020794 	.word	0x20020794

080056f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056f4:	e7fe      	b.n	80056f4 <ADC_IRQHandler>
	...

080056f8 <calloc>:
 80056f8:	4b02      	ldr	r3, [pc, #8]	; (8005704 <calloc+0xc>)
 80056fa:	460a      	mov	r2, r1
 80056fc:	4601      	mov	r1, r0
 80056fe:	6818      	ldr	r0, [r3, #0]
 8005700:	f000 b83c 	b.w	800577c <_calloc_r>
 8005704:	20020018 	.word	0x20020018

08005708 <__errno>:
 8005708:	4b01      	ldr	r3, [pc, #4]	; (8005710 <__errno+0x8>)
 800570a:	6818      	ldr	r0, [r3, #0]
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20020018 	.word	0x20020018

08005714 <__libc_init_array>:
 8005714:	b570      	push	{r4, r5, r6, lr}
 8005716:	4e0d      	ldr	r6, [pc, #52]	; (800574c <__libc_init_array+0x38>)
 8005718:	4c0d      	ldr	r4, [pc, #52]	; (8005750 <__libc_init_array+0x3c>)
 800571a:	1ba4      	subs	r4, r4, r6
 800571c:	10a4      	asrs	r4, r4, #2
 800571e:	2500      	movs	r5, #0
 8005720:	42a5      	cmp	r5, r4
 8005722:	d109      	bne.n	8005738 <__libc_init_array+0x24>
 8005724:	4e0b      	ldr	r6, [pc, #44]	; (8005754 <__libc_init_array+0x40>)
 8005726:	4c0c      	ldr	r4, [pc, #48]	; (8005758 <__libc_init_array+0x44>)
 8005728:	f000 fc5a 	bl	8005fe0 <_init>
 800572c:	1ba4      	subs	r4, r4, r6
 800572e:	10a4      	asrs	r4, r4, #2
 8005730:	2500      	movs	r5, #0
 8005732:	42a5      	cmp	r5, r4
 8005734:	d105      	bne.n	8005742 <__libc_init_array+0x2e>
 8005736:	bd70      	pop	{r4, r5, r6, pc}
 8005738:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800573c:	4798      	blx	r3
 800573e:	3501      	adds	r5, #1
 8005740:	e7ee      	b.n	8005720 <__libc_init_array+0xc>
 8005742:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005746:	4798      	blx	r3
 8005748:	3501      	adds	r5, #1
 800574a:	e7f2      	b.n	8005732 <__libc_init_array+0x1e>
 800574c:	080060cc 	.word	0x080060cc
 8005750:	080060cc 	.word	0x080060cc
 8005754:	080060cc 	.word	0x080060cc
 8005758:	080060d0 	.word	0x080060d0

0800575c <malloc>:
 800575c:	4b02      	ldr	r3, [pc, #8]	; (8005768 <malloc+0xc>)
 800575e:	4601      	mov	r1, r0
 8005760:	6818      	ldr	r0, [r3, #0]
 8005762:	f000 b867 	b.w	8005834 <_malloc_r>
 8005766:	bf00      	nop
 8005768:	20020018 	.word	0x20020018

0800576c <memset>:
 800576c:	4402      	add	r2, r0
 800576e:	4603      	mov	r3, r0
 8005770:	4293      	cmp	r3, r2
 8005772:	d100      	bne.n	8005776 <memset+0xa>
 8005774:	4770      	bx	lr
 8005776:	f803 1b01 	strb.w	r1, [r3], #1
 800577a:	e7f9      	b.n	8005770 <memset+0x4>

0800577c <_calloc_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	fb02 f401 	mul.w	r4, r2, r1
 8005782:	4621      	mov	r1, r4
 8005784:	f000 f856 	bl	8005834 <_malloc_r>
 8005788:	4605      	mov	r5, r0
 800578a:	b118      	cbz	r0, 8005794 <_calloc_r+0x18>
 800578c:	4622      	mov	r2, r4
 800578e:	2100      	movs	r1, #0
 8005790:	f7ff ffec 	bl	800576c <memset>
 8005794:	4628      	mov	r0, r5
 8005796:	bd38      	pop	{r3, r4, r5, pc}

08005798 <_free_r>:
 8005798:	b538      	push	{r3, r4, r5, lr}
 800579a:	4605      	mov	r5, r0
 800579c:	2900      	cmp	r1, #0
 800579e:	d045      	beq.n	800582c <_free_r+0x94>
 80057a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057a4:	1f0c      	subs	r4, r1, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bfb8      	it	lt
 80057aa:	18e4      	addlt	r4, r4, r3
 80057ac:	f000 f8dc 	bl	8005968 <__malloc_lock>
 80057b0:	4a1f      	ldr	r2, [pc, #124]	; (8005830 <_free_r+0x98>)
 80057b2:	6813      	ldr	r3, [r2, #0]
 80057b4:	4610      	mov	r0, r2
 80057b6:	b933      	cbnz	r3, 80057c6 <_free_r+0x2e>
 80057b8:	6063      	str	r3, [r4, #4]
 80057ba:	6014      	str	r4, [r2, #0]
 80057bc:	4628      	mov	r0, r5
 80057be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057c2:	f000 b8d2 	b.w	800596a <__malloc_unlock>
 80057c6:	42a3      	cmp	r3, r4
 80057c8:	d90c      	bls.n	80057e4 <_free_r+0x4c>
 80057ca:	6821      	ldr	r1, [r4, #0]
 80057cc:	1862      	adds	r2, r4, r1
 80057ce:	4293      	cmp	r3, r2
 80057d0:	bf04      	itt	eq
 80057d2:	681a      	ldreq	r2, [r3, #0]
 80057d4:	685b      	ldreq	r3, [r3, #4]
 80057d6:	6063      	str	r3, [r4, #4]
 80057d8:	bf04      	itt	eq
 80057da:	1852      	addeq	r2, r2, r1
 80057dc:	6022      	streq	r2, [r4, #0]
 80057de:	6004      	str	r4, [r0, #0]
 80057e0:	e7ec      	b.n	80057bc <_free_r+0x24>
 80057e2:	4613      	mov	r3, r2
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	b10a      	cbz	r2, 80057ec <_free_r+0x54>
 80057e8:	42a2      	cmp	r2, r4
 80057ea:	d9fa      	bls.n	80057e2 <_free_r+0x4a>
 80057ec:	6819      	ldr	r1, [r3, #0]
 80057ee:	1858      	adds	r0, r3, r1
 80057f0:	42a0      	cmp	r0, r4
 80057f2:	d10b      	bne.n	800580c <_free_r+0x74>
 80057f4:	6820      	ldr	r0, [r4, #0]
 80057f6:	4401      	add	r1, r0
 80057f8:	1858      	adds	r0, r3, r1
 80057fa:	4282      	cmp	r2, r0
 80057fc:	6019      	str	r1, [r3, #0]
 80057fe:	d1dd      	bne.n	80057bc <_free_r+0x24>
 8005800:	6810      	ldr	r0, [r2, #0]
 8005802:	6852      	ldr	r2, [r2, #4]
 8005804:	605a      	str	r2, [r3, #4]
 8005806:	4401      	add	r1, r0
 8005808:	6019      	str	r1, [r3, #0]
 800580a:	e7d7      	b.n	80057bc <_free_r+0x24>
 800580c:	d902      	bls.n	8005814 <_free_r+0x7c>
 800580e:	230c      	movs	r3, #12
 8005810:	602b      	str	r3, [r5, #0]
 8005812:	e7d3      	b.n	80057bc <_free_r+0x24>
 8005814:	6820      	ldr	r0, [r4, #0]
 8005816:	1821      	adds	r1, r4, r0
 8005818:	428a      	cmp	r2, r1
 800581a:	bf04      	itt	eq
 800581c:	6811      	ldreq	r1, [r2, #0]
 800581e:	6852      	ldreq	r2, [r2, #4]
 8005820:	6062      	str	r2, [r4, #4]
 8005822:	bf04      	itt	eq
 8005824:	1809      	addeq	r1, r1, r0
 8005826:	6021      	streq	r1, [r4, #0]
 8005828:	605c      	str	r4, [r3, #4]
 800582a:	e7c7      	b.n	80057bc <_free_r+0x24>
 800582c:	bd38      	pop	{r3, r4, r5, pc}
 800582e:	bf00      	nop
 8005830:	2002009c 	.word	0x2002009c

08005834 <_malloc_r>:
 8005834:	b570      	push	{r4, r5, r6, lr}
 8005836:	1ccd      	adds	r5, r1, #3
 8005838:	f025 0503 	bic.w	r5, r5, #3
 800583c:	3508      	adds	r5, #8
 800583e:	2d0c      	cmp	r5, #12
 8005840:	bf38      	it	cc
 8005842:	250c      	movcc	r5, #12
 8005844:	2d00      	cmp	r5, #0
 8005846:	4606      	mov	r6, r0
 8005848:	db01      	blt.n	800584e <_malloc_r+0x1a>
 800584a:	42a9      	cmp	r1, r5
 800584c:	d903      	bls.n	8005856 <_malloc_r+0x22>
 800584e:	230c      	movs	r3, #12
 8005850:	6033      	str	r3, [r6, #0]
 8005852:	2000      	movs	r0, #0
 8005854:	bd70      	pop	{r4, r5, r6, pc}
 8005856:	f000 f887 	bl	8005968 <__malloc_lock>
 800585a:	4a23      	ldr	r2, [pc, #140]	; (80058e8 <_malloc_r+0xb4>)
 800585c:	6814      	ldr	r4, [r2, #0]
 800585e:	4621      	mov	r1, r4
 8005860:	b991      	cbnz	r1, 8005888 <_malloc_r+0x54>
 8005862:	4c22      	ldr	r4, [pc, #136]	; (80058ec <_malloc_r+0xb8>)
 8005864:	6823      	ldr	r3, [r4, #0]
 8005866:	b91b      	cbnz	r3, 8005870 <_malloc_r+0x3c>
 8005868:	4630      	mov	r0, r6
 800586a:	f000 f841 	bl	80058f0 <_sbrk_r>
 800586e:	6020      	str	r0, [r4, #0]
 8005870:	4629      	mov	r1, r5
 8005872:	4630      	mov	r0, r6
 8005874:	f000 f83c 	bl	80058f0 <_sbrk_r>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d126      	bne.n	80058ca <_malloc_r+0x96>
 800587c:	230c      	movs	r3, #12
 800587e:	6033      	str	r3, [r6, #0]
 8005880:	4630      	mov	r0, r6
 8005882:	f000 f872 	bl	800596a <__malloc_unlock>
 8005886:	e7e4      	b.n	8005852 <_malloc_r+0x1e>
 8005888:	680b      	ldr	r3, [r1, #0]
 800588a:	1b5b      	subs	r3, r3, r5
 800588c:	d41a      	bmi.n	80058c4 <_malloc_r+0x90>
 800588e:	2b0b      	cmp	r3, #11
 8005890:	d90f      	bls.n	80058b2 <_malloc_r+0x7e>
 8005892:	600b      	str	r3, [r1, #0]
 8005894:	50cd      	str	r5, [r1, r3]
 8005896:	18cc      	adds	r4, r1, r3
 8005898:	4630      	mov	r0, r6
 800589a:	f000 f866 	bl	800596a <__malloc_unlock>
 800589e:	f104 000b 	add.w	r0, r4, #11
 80058a2:	1d23      	adds	r3, r4, #4
 80058a4:	f020 0007 	bic.w	r0, r0, #7
 80058a8:	1ac3      	subs	r3, r0, r3
 80058aa:	d01b      	beq.n	80058e4 <_malloc_r+0xb0>
 80058ac:	425a      	negs	r2, r3
 80058ae:	50e2      	str	r2, [r4, r3]
 80058b0:	bd70      	pop	{r4, r5, r6, pc}
 80058b2:	428c      	cmp	r4, r1
 80058b4:	bf0d      	iteet	eq
 80058b6:	6863      	ldreq	r3, [r4, #4]
 80058b8:	684b      	ldrne	r3, [r1, #4]
 80058ba:	6063      	strne	r3, [r4, #4]
 80058bc:	6013      	streq	r3, [r2, #0]
 80058be:	bf18      	it	ne
 80058c0:	460c      	movne	r4, r1
 80058c2:	e7e9      	b.n	8005898 <_malloc_r+0x64>
 80058c4:	460c      	mov	r4, r1
 80058c6:	6849      	ldr	r1, [r1, #4]
 80058c8:	e7ca      	b.n	8005860 <_malloc_r+0x2c>
 80058ca:	1cc4      	adds	r4, r0, #3
 80058cc:	f024 0403 	bic.w	r4, r4, #3
 80058d0:	42a0      	cmp	r0, r4
 80058d2:	d005      	beq.n	80058e0 <_malloc_r+0xac>
 80058d4:	1a21      	subs	r1, r4, r0
 80058d6:	4630      	mov	r0, r6
 80058d8:	f000 f80a 	bl	80058f0 <_sbrk_r>
 80058dc:	3001      	adds	r0, #1
 80058de:	d0cd      	beq.n	800587c <_malloc_r+0x48>
 80058e0:	6025      	str	r5, [r4, #0]
 80058e2:	e7d9      	b.n	8005898 <_malloc_r+0x64>
 80058e4:	bd70      	pop	{r4, r5, r6, pc}
 80058e6:	bf00      	nop
 80058e8:	2002009c 	.word	0x2002009c
 80058ec:	200200a0 	.word	0x200200a0

080058f0 <_sbrk_r>:
 80058f0:	b538      	push	{r3, r4, r5, lr}
 80058f2:	4c06      	ldr	r4, [pc, #24]	; (800590c <_sbrk_r+0x1c>)
 80058f4:	2300      	movs	r3, #0
 80058f6:	4605      	mov	r5, r0
 80058f8:	4608      	mov	r0, r1
 80058fa:	6023      	str	r3, [r4, #0]
 80058fc:	f7fc faba 	bl	8001e74 <_sbrk>
 8005900:	1c43      	adds	r3, r0, #1
 8005902:	d102      	bne.n	800590a <_sbrk_r+0x1a>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	b103      	cbz	r3, 800590a <_sbrk_r+0x1a>
 8005908:	602b      	str	r3, [r5, #0]
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	20020790 	.word	0x20020790

08005910 <siprintf>:
 8005910:	b40e      	push	{r1, r2, r3}
 8005912:	b500      	push	{lr}
 8005914:	b09c      	sub	sp, #112	; 0x70
 8005916:	f44f 7102 	mov.w	r1, #520	; 0x208
 800591a:	ab1d      	add	r3, sp, #116	; 0x74
 800591c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005920:	9002      	str	r0, [sp, #8]
 8005922:	9006      	str	r0, [sp, #24]
 8005924:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005928:	480a      	ldr	r0, [pc, #40]	; (8005954 <siprintf+0x44>)
 800592a:	9104      	str	r1, [sp, #16]
 800592c:	9107      	str	r1, [sp, #28]
 800592e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005932:	f853 2b04 	ldr.w	r2, [r3], #4
 8005936:	f8ad 1016 	strh.w	r1, [sp, #22]
 800593a:	6800      	ldr	r0, [r0, #0]
 800593c:	9301      	str	r3, [sp, #4]
 800593e:	a902      	add	r1, sp, #8
 8005940:	f000 f870 	bl	8005a24 <_svfiprintf_r>
 8005944:	9b02      	ldr	r3, [sp, #8]
 8005946:	2200      	movs	r2, #0
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	b01c      	add	sp, #112	; 0x70
 800594c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005950:	b003      	add	sp, #12
 8005952:	4770      	bx	lr
 8005954:	20020018 	.word	0x20020018

08005958 <strcpy>:
 8005958:	4603      	mov	r3, r0
 800595a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800595e:	f803 2b01 	strb.w	r2, [r3], #1
 8005962:	2a00      	cmp	r2, #0
 8005964:	d1f9      	bne.n	800595a <strcpy+0x2>
 8005966:	4770      	bx	lr

08005968 <__malloc_lock>:
 8005968:	4770      	bx	lr

0800596a <__malloc_unlock>:
 800596a:	4770      	bx	lr

0800596c <__ssputs_r>:
 800596c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005970:	688e      	ldr	r6, [r1, #8]
 8005972:	429e      	cmp	r6, r3
 8005974:	4682      	mov	sl, r0
 8005976:	460c      	mov	r4, r1
 8005978:	4691      	mov	r9, r2
 800597a:	4698      	mov	r8, r3
 800597c:	d835      	bhi.n	80059ea <__ssputs_r+0x7e>
 800597e:	898a      	ldrh	r2, [r1, #12]
 8005980:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005984:	d031      	beq.n	80059ea <__ssputs_r+0x7e>
 8005986:	6825      	ldr	r5, [r4, #0]
 8005988:	6909      	ldr	r1, [r1, #16]
 800598a:	1a6f      	subs	r7, r5, r1
 800598c:	6965      	ldr	r5, [r4, #20]
 800598e:	2302      	movs	r3, #2
 8005990:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005994:	fb95 f5f3 	sdiv	r5, r5, r3
 8005998:	f108 0301 	add.w	r3, r8, #1
 800599c:	443b      	add	r3, r7
 800599e:	429d      	cmp	r5, r3
 80059a0:	bf38      	it	cc
 80059a2:	461d      	movcc	r5, r3
 80059a4:	0553      	lsls	r3, r2, #21
 80059a6:	d531      	bpl.n	8005a0c <__ssputs_r+0xa0>
 80059a8:	4629      	mov	r1, r5
 80059aa:	f7ff ff43 	bl	8005834 <_malloc_r>
 80059ae:	4606      	mov	r6, r0
 80059b0:	b950      	cbnz	r0, 80059c8 <__ssputs_r+0x5c>
 80059b2:	230c      	movs	r3, #12
 80059b4:	f8ca 3000 	str.w	r3, [sl]
 80059b8:	89a3      	ldrh	r3, [r4, #12]
 80059ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059be:	81a3      	strh	r3, [r4, #12]
 80059c0:	f04f 30ff 	mov.w	r0, #4294967295
 80059c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c8:	463a      	mov	r2, r7
 80059ca:	6921      	ldr	r1, [r4, #16]
 80059cc:	f000 fab4 	bl	8005f38 <memcpy>
 80059d0:	89a3      	ldrh	r3, [r4, #12]
 80059d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059da:	81a3      	strh	r3, [r4, #12]
 80059dc:	6126      	str	r6, [r4, #16]
 80059de:	6165      	str	r5, [r4, #20]
 80059e0:	443e      	add	r6, r7
 80059e2:	1bed      	subs	r5, r5, r7
 80059e4:	6026      	str	r6, [r4, #0]
 80059e6:	60a5      	str	r5, [r4, #8]
 80059e8:	4646      	mov	r6, r8
 80059ea:	4546      	cmp	r6, r8
 80059ec:	bf28      	it	cs
 80059ee:	4646      	movcs	r6, r8
 80059f0:	4632      	mov	r2, r6
 80059f2:	4649      	mov	r1, r9
 80059f4:	6820      	ldr	r0, [r4, #0]
 80059f6:	f000 faaa 	bl	8005f4e <memmove>
 80059fa:	68a3      	ldr	r3, [r4, #8]
 80059fc:	1b9b      	subs	r3, r3, r6
 80059fe:	60a3      	str	r3, [r4, #8]
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	441e      	add	r6, r3
 8005a04:	6026      	str	r6, [r4, #0]
 8005a06:	2000      	movs	r0, #0
 8005a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a0c:	462a      	mov	r2, r5
 8005a0e:	f000 fab8 	bl	8005f82 <_realloc_r>
 8005a12:	4606      	mov	r6, r0
 8005a14:	2800      	cmp	r0, #0
 8005a16:	d1e1      	bne.n	80059dc <__ssputs_r+0x70>
 8005a18:	6921      	ldr	r1, [r4, #16]
 8005a1a:	4650      	mov	r0, sl
 8005a1c:	f7ff febc 	bl	8005798 <_free_r>
 8005a20:	e7c7      	b.n	80059b2 <__ssputs_r+0x46>
	...

08005a24 <_svfiprintf_r>:
 8005a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a28:	b09d      	sub	sp, #116	; 0x74
 8005a2a:	4680      	mov	r8, r0
 8005a2c:	9303      	str	r3, [sp, #12]
 8005a2e:	898b      	ldrh	r3, [r1, #12]
 8005a30:	061c      	lsls	r4, r3, #24
 8005a32:	460d      	mov	r5, r1
 8005a34:	4616      	mov	r6, r2
 8005a36:	d50f      	bpl.n	8005a58 <_svfiprintf_r+0x34>
 8005a38:	690b      	ldr	r3, [r1, #16]
 8005a3a:	b96b      	cbnz	r3, 8005a58 <_svfiprintf_r+0x34>
 8005a3c:	2140      	movs	r1, #64	; 0x40
 8005a3e:	f7ff fef9 	bl	8005834 <_malloc_r>
 8005a42:	6028      	str	r0, [r5, #0]
 8005a44:	6128      	str	r0, [r5, #16]
 8005a46:	b928      	cbnz	r0, 8005a54 <_svfiprintf_r+0x30>
 8005a48:	230c      	movs	r3, #12
 8005a4a:	f8c8 3000 	str.w	r3, [r8]
 8005a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a52:	e0c5      	b.n	8005be0 <_svfiprintf_r+0x1bc>
 8005a54:	2340      	movs	r3, #64	; 0x40
 8005a56:	616b      	str	r3, [r5, #20]
 8005a58:	2300      	movs	r3, #0
 8005a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a5c:	2320      	movs	r3, #32
 8005a5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a62:	2330      	movs	r3, #48	; 0x30
 8005a64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a68:	f04f 0b01 	mov.w	fp, #1
 8005a6c:	4637      	mov	r7, r6
 8005a6e:	463c      	mov	r4, r7
 8005a70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d13c      	bne.n	8005af2 <_svfiprintf_r+0xce>
 8005a78:	ebb7 0a06 	subs.w	sl, r7, r6
 8005a7c:	d00b      	beq.n	8005a96 <_svfiprintf_r+0x72>
 8005a7e:	4653      	mov	r3, sl
 8005a80:	4632      	mov	r2, r6
 8005a82:	4629      	mov	r1, r5
 8005a84:	4640      	mov	r0, r8
 8005a86:	f7ff ff71 	bl	800596c <__ssputs_r>
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	f000 80a3 	beq.w	8005bd6 <_svfiprintf_r+0x1b2>
 8005a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a92:	4453      	add	r3, sl
 8005a94:	9309      	str	r3, [sp, #36]	; 0x24
 8005a96:	783b      	ldrb	r3, [r7, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 809c 	beq.w	8005bd6 <_svfiprintf_r+0x1b2>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa4:	9304      	str	r3, [sp, #16]
 8005aa6:	9307      	str	r3, [sp, #28]
 8005aa8:	9205      	str	r2, [sp, #20]
 8005aaa:	9306      	str	r3, [sp, #24]
 8005aac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ab0:	931a      	str	r3, [sp, #104]	; 0x68
 8005ab2:	2205      	movs	r2, #5
 8005ab4:	7821      	ldrb	r1, [r4, #0]
 8005ab6:	4850      	ldr	r0, [pc, #320]	; (8005bf8 <_svfiprintf_r+0x1d4>)
 8005ab8:	f7fa fbca 	bl	8000250 <memchr>
 8005abc:	1c67      	adds	r7, r4, #1
 8005abe:	9b04      	ldr	r3, [sp, #16]
 8005ac0:	b9d8      	cbnz	r0, 8005afa <_svfiprintf_r+0xd6>
 8005ac2:	06d9      	lsls	r1, r3, #27
 8005ac4:	bf44      	itt	mi
 8005ac6:	2220      	movmi	r2, #32
 8005ac8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005acc:	071a      	lsls	r2, r3, #28
 8005ace:	bf44      	itt	mi
 8005ad0:	222b      	movmi	r2, #43	; 0x2b
 8005ad2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005ad6:	7822      	ldrb	r2, [r4, #0]
 8005ad8:	2a2a      	cmp	r2, #42	; 0x2a
 8005ada:	d016      	beq.n	8005b0a <_svfiprintf_r+0xe6>
 8005adc:	9a07      	ldr	r2, [sp, #28]
 8005ade:	2100      	movs	r1, #0
 8005ae0:	200a      	movs	r0, #10
 8005ae2:	4627      	mov	r7, r4
 8005ae4:	3401      	adds	r4, #1
 8005ae6:	783b      	ldrb	r3, [r7, #0]
 8005ae8:	3b30      	subs	r3, #48	; 0x30
 8005aea:	2b09      	cmp	r3, #9
 8005aec:	d951      	bls.n	8005b92 <_svfiprintf_r+0x16e>
 8005aee:	b1c9      	cbz	r1, 8005b24 <_svfiprintf_r+0x100>
 8005af0:	e011      	b.n	8005b16 <_svfiprintf_r+0xf2>
 8005af2:	2b25      	cmp	r3, #37	; 0x25
 8005af4:	d0c0      	beq.n	8005a78 <_svfiprintf_r+0x54>
 8005af6:	4627      	mov	r7, r4
 8005af8:	e7b9      	b.n	8005a6e <_svfiprintf_r+0x4a>
 8005afa:	4a3f      	ldr	r2, [pc, #252]	; (8005bf8 <_svfiprintf_r+0x1d4>)
 8005afc:	1a80      	subs	r0, r0, r2
 8005afe:	fa0b f000 	lsl.w	r0, fp, r0
 8005b02:	4318      	orrs	r0, r3
 8005b04:	9004      	str	r0, [sp, #16]
 8005b06:	463c      	mov	r4, r7
 8005b08:	e7d3      	b.n	8005ab2 <_svfiprintf_r+0x8e>
 8005b0a:	9a03      	ldr	r2, [sp, #12]
 8005b0c:	1d11      	adds	r1, r2, #4
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	9103      	str	r1, [sp, #12]
 8005b12:	2a00      	cmp	r2, #0
 8005b14:	db01      	blt.n	8005b1a <_svfiprintf_r+0xf6>
 8005b16:	9207      	str	r2, [sp, #28]
 8005b18:	e004      	b.n	8005b24 <_svfiprintf_r+0x100>
 8005b1a:	4252      	negs	r2, r2
 8005b1c:	f043 0302 	orr.w	r3, r3, #2
 8005b20:	9207      	str	r2, [sp, #28]
 8005b22:	9304      	str	r3, [sp, #16]
 8005b24:	783b      	ldrb	r3, [r7, #0]
 8005b26:	2b2e      	cmp	r3, #46	; 0x2e
 8005b28:	d10e      	bne.n	8005b48 <_svfiprintf_r+0x124>
 8005b2a:	787b      	ldrb	r3, [r7, #1]
 8005b2c:	2b2a      	cmp	r3, #42	; 0x2a
 8005b2e:	f107 0101 	add.w	r1, r7, #1
 8005b32:	d132      	bne.n	8005b9a <_svfiprintf_r+0x176>
 8005b34:	9b03      	ldr	r3, [sp, #12]
 8005b36:	1d1a      	adds	r2, r3, #4
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	9203      	str	r2, [sp, #12]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	bfb8      	it	lt
 8005b40:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b44:	3702      	adds	r7, #2
 8005b46:	9305      	str	r3, [sp, #20]
 8005b48:	4c2c      	ldr	r4, [pc, #176]	; (8005bfc <_svfiprintf_r+0x1d8>)
 8005b4a:	7839      	ldrb	r1, [r7, #0]
 8005b4c:	2203      	movs	r2, #3
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f7fa fb7e 	bl	8000250 <memchr>
 8005b54:	b138      	cbz	r0, 8005b66 <_svfiprintf_r+0x142>
 8005b56:	2340      	movs	r3, #64	; 0x40
 8005b58:	1b00      	subs	r0, r0, r4
 8005b5a:	fa03 f000 	lsl.w	r0, r3, r0
 8005b5e:	9b04      	ldr	r3, [sp, #16]
 8005b60:	4303      	orrs	r3, r0
 8005b62:	9304      	str	r3, [sp, #16]
 8005b64:	3701      	adds	r7, #1
 8005b66:	7839      	ldrb	r1, [r7, #0]
 8005b68:	4825      	ldr	r0, [pc, #148]	; (8005c00 <_svfiprintf_r+0x1dc>)
 8005b6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b6e:	2206      	movs	r2, #6
 8005b70:	1c7e      	adds	r6, r7, #1
 8005b72:	f7fa fb6d 	bl	8000250 <memchr>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	d035      	beq.n	8005be6 <_svfiprintf_r+0x1c2>
 8005b7a:	4b22      	ldr	r3, [pc, #136]	; (8005c04 <_svfiprintf_r+0x1e0>)
 8005b7c:	b9fb      	cbnz	r3, 8005bbe <_svfiprintf_r+0x19a>
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	3307      	adds	r3, #7
 8005b82:	f023 0307 	bic.w	r3, r3, #7
 8005b86:	3308      	adds	r3, #8
 8005b88:	9303      	str	r3, [sp, #12]
 8005b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b8c:	444b      	add	r3, r9
 8005b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005b90:	e76c      	b.n	8005a6c <_svfiprintf_r+0x48>
 8005b92:	fb00 3202 	mla	r2, r0, r2, r3
 8005b96:	2101      	movs	r1, #1
 8005b98:	e7a3      	b.n	8005ae2 <_svfiprintf_r+0xbe>
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	9305      	str	r3, [sp, #20]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	240a      	movs	r4, #10
 8005ba2:	460f      	mov	r7, r1
 8005ba4:	3101      	adds	r1, #1
 8005ba6:	783a      	ldrb	r2, [r7, #0]
 8005ba8:	3a30      	subs	r2, #48	; 0x30
 8005baa:	2a09      	cmp	r2, #9
 8005bac:	d903      	bls.n	8005bb6 <_svfiprintf_r+0x192>
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0ca      	beq.n	8005b48 <_svfiprintf_r+0x124>
 8005bb2:	9005      	str	r0, [sp, #20]
 8005bb4:	e7c8      	b.n	8005b48 <_svfiprintf_r+0x124>
 8005bb6:	fb04 2000 	mla	r0, r4, r0, r2
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e7f1      	b.n	8005ba2 <_svfiprintf_r+0x17e>
 8005bbe:	ab03      	add	r3, sp, #12
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	462a      	mov	r2, r5
 8005bc4:	4b10      	ldr	r3, [pc, #64]	; (8005c08 <_svfiprintf_r+0x1e4>)
 8005bc6:	a904      	add	r1, sp, #16
 8005bc8:	4640      	mov	r0, r8
 8005bca:	f3af 8000 	nop.w
 8005bce:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005bd2:	4681      	mov	r9, r0
 8005bd4:	d1d9      	bne.n	8005b8a <_svfiprintf_r+0x166>
 8005bd6:	89ab      	ldrh	r3, [r5, #12]
 8005bd8:	065b      	lsls	r3, r3, #25
 8005bda:	f53f af38 	bmi.w	8005a4e <_svfiprintf_r+0x2a>
 8005bde:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005be0:	b01d      	add	sp, #116	; 0x74
 8005be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be6:	ab03      	add	r3, sp, #12
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	462a      	mov	r2, r5
 8005bec:	4b06      	ldr	r3, [pc, #24]	; (8005c08 <_svfiprintf_r+0x1e4>)
 8005bee:	a904      	add	r1, sp, #16
 8005bf0:	4640      	mov	r0, r8
 8005bf2:	f000 f881 	bl	8005cf8 <_printf_i>
 8005bf6:	e7ea      	b.n	8005bce <_svfiprintf_r+0x1aa>
 8005bf8:	08006090 	.word	0x08006090
 8005bfc:	08006096 	.word	0x08006096
 8005c00:	0800609a 	.word	0x0800609a
 8005c04:	00000000 	.word	0x00000000
 8005c08:	0800596d 	.word	0x0800596d

08005c0c <_printf_common>:
 8005c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c10:	4691      	mov	r9, r2
 8005c12:	461f      	mov	r7, r3
 8005c14:	688a      	ldr	r2, [r1, #8]
 8005c16:	690b      	ldr	r3, [r1, #16]
 8005c18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	bfb8      	it	lt
 8005c20:	4613      	movlt	r3, r2
 8005c22:	f8c9 3000 	str.w	r3, [r9]
 8005c26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c2a:	4606      	mov	r6, r0
 8005c2c:	460c      	mov	r4, r1
 8005c2e:	b112      	cbz	r2, 8005c36 <_printf_common+0x2a>
 8005c30:	3301      	adds	r3, #1
 8005c32:	f8c9 3000 	str.w	r3, [r9]
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	0699      	lsls	r1, r3, #26
 8005c3a:	bf42      	ittt	mi
 8005c3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005c40:	3302      	addmi	r3, #2
 8005c42:	f8c9 3000 	strmi.w	r3, [r9]
 8005c46:	6825      	ldr	r5, [r4, #0]
 8005c48:	f015 0506 	ands.w	r5, r5, #6
 8005c4c:	d107      	bne.n	8005c5e <_printf_common+0x52>
 8005c4e:	f104 0a19 	add.w	sl, r4, #25
 8005c52:	68e3      	ldr	r3, [r4, #12]
 8005c54:	f8d9 2000 	ldr.w	r2, [r9]
 8005c58:	1a9b      	subs	r3, r3, r2
 8005c5a:	429d      	cmp	r5, r3
 8005c5c:	db29      	blt.n	8005cb2 <_printf_common+0xa6>
 8005c5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005c62:	6822      	ldr	r2, [r4, #0]
 8005c64:	3300      	adds	r3, #0
 8005c66:	bf18      	it	ne
 8005c68:	2301      	movne	r3, #1
 8005c6a:	0692      	lsls	r2, r2, #26
 8005c6c:	d42e      	bmi.n	8005ccc <_printf_common+0xc0>
 8005c6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c72:	4639      	mov	r1, r7
 8005c74:	4630      	mov	r0, r6
 8005c76:	47c0      	blx	r8
 8005c78:	3001      	adds	r0, #1
 8005c7a:	d021      	beq.n	8005cc0 <_printf_common+0xb4>
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	68e5      	ldr	r5, [r4, #12]
 8005c80:	f8d9 2000 	ldr.w	r2, [r9]
 8005c84:	f003 0306 	and.w	r3, r3, #6
 8005c88:	2b04      	cmp	r3, #4
 8005c8a:	bf08      	it	eq
 8005c8c:	1aad      	subeq	r5, r5, r2
 8005c8e:	68a3      	ldr	r3, [r4, #8]
 8005c90:	6922      	ldr	r2, [r4, #16]
 8005c92:	bf0c      	ite	eq
 8005c94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c98:	2500      	movne	r5, #0
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	bfc4      	itt	gt
 8005c9e:	1a9b      	subgt	r3, r3, r2
 8005ca0:	18ed      	addgt	r5, r5, r3
 8005ca2:	f04f 0900 	mov.w	r9, #0
 8005ca6:	341a      	adds	r4, #26
 8005ca8:	454d      	cmp	r5, r9
 8005caa:	d11b      	bne.n	8005ce4 <_printf_common+0xd8>
 8005cac:	2000      	movs	r0, #0
 8005cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4652      	mov	r2, sl
 8005cb6:	4639      	mov	r1, r7
 8005cb8:	4630      	mov	r0, r6
 8005cba:	47c0      	blx	r8
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d103      	bne.n	8005cc8 <_printf_common+0xbc>
 8005cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cc8:	3501      	adds	r5, #1
 8005cca:	e7c2      	b.n	8005c52 <_printf_common+0x46>
 8005ccc:	18e1      	adds	r1, r4, r3
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	2030      	movs	r0, #48	; 0x30
 8005cd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cd6:	4422      	add	r2, r4
 8005cd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ce0:	3302      	adds	r3, #2
 8005ce2:	e7c4      	b.n	8005c6e <_printf_common+0x62>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	4622      	mov	r2, r4
 8005ce8:	4639      	mov	r1, r7
 8005cea:	4630      	mov	r0, r6
 8005cec:	47c0      	blx	r8
 8005cee:	3001      	adds	r0, #1
 8005cf0:	d0e6      	beq.n	8005cc0 <_printf_common+0xb4>
 8005cf2:	f109 0901 	add.w	r9, r9, #1
 8005cf6:	e7d7      	b.n	8005ca8 <_printf_common+0x9c>

08005cf8 <_printf_i>:
 8005cf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005cfc:	4617      	mov	r7, r2
 8005cfe:	7e0a      	ldrb	r2, [r1, #24]
 8005d00:	b085      	sub	sp, #20
 8005d02:	2a6e      	cmp	r2, #110	; 0x6e
 8005d04:	4698      	mov	r8, r3
 8005d06:	4606      	mov	r6, r0
 8005d08:	460c      	mov	r4, r1
 8005d0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d0c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005d10:	f000 80bc 	beq.w	8005e8c <_printf_i+0x194>
 8005d14:	d81a      	bhi.n	8005d4c <_printf_i+0x54>
 8005d16:	2a63      	cmp	r2, #99	; 0x63
 8005d18:	d02e      	beq.n	8005d78 <_printf_i+0x80>
 8005d1a:	d80a      	bhi.n	8005d32 <_printf_i+0x3a>
 8005d1c:	2a00      	cmp	r2, #0
 8005d1e:	f000 80c8 	beq.w	8005eb2 <_printf_i+0x1ba>
 8005d22:	2a58      	cmp	r2, #88	; 0x58
 8005d24:	f000 808a 	beq.w	8005e3c <_printf_i+0x144>
 8005d28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d2c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005d30:	e02a      	b.n	8005d88 <_printf_i+0x90>
 8005d32:	2a64      	cmp	r2, #100	; 0x64
 8005d34:	d001      	beq.n	8005d3a <_printf_i+0x42>
 8005d36:	2a69      	cmp	r2, #105	; 0x69
 8005d38:	d1f6      	bne.n	8005d28 <_printf_i+0x30>
 8005d3a:	6821      	ldr	r1, [r4, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005d42:	d023      	beq.n	8005d8c <_printf_i+0x94>
 8005d44:	1d11      	adds	r1, r2, #4
 8005d46:	6019      	str	r1, [r3, #0]
 8005d48:	6813      	ldr	r3, [r2, #0]
 8005d4a:	e027      	b.n	8005d9c <_printf_i+0xa4>
 8005d4c:	2a73      	cmp	r2, #115	; 0x73
 8005d4e:	f000 80b4 	beq.w	8005eba <_printf_i+0x1c2>
 8005d52:	d808      	bhi.n	8005d66 <_printf_i+0x6e>
 8005d54:	2a6f      	cmp	r2, #111	; 0x6f
 8005d56:	d02a      	beq.n	8005dae <_printf_i+0xb6>
 8005d58:	2a70      	cmp	r2, #112	; 0x70
 8005d5a:	d1e5      	bne.n	8005d28 <_printf_i+0x30>
 8005d5c:	680a      	ldr	r2, [r1, #0]
 8005d5e:	f042 0220 	orr.w	r2, r2, #32
 8005d62:	600a      	str	r2, [r1, #0]
 8005d64:	e003      	b.n	8005d6e <_printf_i+0x76>
 8005d66:	2a75      	cmp	r2, #117	; 0x75
 8005d68:	d021      	beq.n	8005dae <_printf_i+0xb6>
 8005d6a:	2a78      	cmp	r2, #120	; 0x78
 8005d6c:	d1dc      	bne.n	8005d28 <_printf_i+0x30>
 8005d6e:	2278      	movs	r2, #120	; 0x78
 8005d70:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005d74:	496e      	ldr	r1, [pc, #440]	; (8005f30 <_printf_i+0x238>)
 8005d76:	e064      	b.n	8005e42 <_printf_i+0x14a>
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005d7e:	1d11      	adds	r1, r2, #4
 8005d80:	6019      	str	r1, [r3, #0]
 8005d82:	6813      	ldr	r3, [r2, #0]
 8005d84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e0a3      	b.n	8005ed4 <_printf_i+0x1dc>
 8005d8c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005d90:	f102 0104 	add.w	r1, r2, #4
 8005d94:	6019      	str	r1, [r3, #0]
 8005d96:	d0d7      	beq.n	8005d48 <_printf_i+0x50>
 8005d98:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	da03      	bge.n	8005da8 <_printf_i+0xb0>
 8005da0:	222d      	movs	r2, #45	; 0x2d
 8005da2:	425b      	negs	r3, r3
 8005da4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005da8:	4962      	ldr	r1, [pc, #392]	; (8005f34 <_printf_i+0x23c>)
 8005daa:	220a      	movs	r2, #10
 8005dac:	e017      	b.n	8005dde <_printf_i+0xe6>
 8005dae:	6820      	ldr	r0, [r4, #0]
 8005db0:	6819      	ldr	r1, [r3, #0]
 8005db2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005db6:	d003      	beq.n	8005dc0 <_printf_i+0xc8>
 8005db8:	1d08      	adds	r0, r1, #4
 8005dba:	6018      	str	r0, [r3, #0]
 8005dbc:	680b      	ldr	r3, [r1, #0]
 8005dbe:	e006      	b.n	8005dce <_printf_i+0xd6>
 8005dc0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005dc4:	f101 0004 	add.w	r0, r1, #4
 8005dc8:	6018      	str	r0, [r3, #0]
 8005dca:	d0f7      	beq.n	8005dbc <_printf_i+0xc4>
 8005dcc:	880b      	ldrh	r3, [r1, #0]
 8005dce:	4959      	ldr	r1, [pc, #356]	; (8005f34 <_printf_i+0x23c>)
 8005dd0:	2a6f      	cmp	r2, #111	; 0x6f
 8005dd2:	bf14      	ite	ne
 8005dd4:	220a      	movne	r2, #10
 8005dd6:	2208      	moveq	r2, #8
 8005dd8:	2000      	movs	r0, #0
 8005dda:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005dde:	6865      	ldr	r5, [r4, #4]
 8005de0:	60a5      	str	r5, [r4, #8]
 8005de2:	2d00      	cmp	r5, #0
 8005de4:	f2c0 809c 	blt.w	8005f20 <_printf_i+0x228>
 8005de8:	6820      	ldr	r0, [r4, #0]
 8005dea:	f020 0004 	bic.w	r0, r0, #4
 8005dee:	6020      	str	r0, [r4, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d13f      	bne.n	8005e74 <_printf_i+0x17c>
 8005df4:	2d00      	cmp	r5, #0
 8005df6:	f040 8095 	bne.w	8005f24 <_printf_i+0x22c>
 8005dfa:	4675      	mov	r5, lr
 8005dfc:	2a08      	cmp	r2, #8
 8005dfe:	d10b      	bne.n	8005e18 <_printf_i+0x120>
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	07da      	lsls	r2, r3, #31
 8005e04:	d508      	bpl.n	8005e18 <_printf_i+0x120>
 8005e06:	6923      	ldr	r3, [r4, #16]
 8005e08:	6862      	ldr	r2, [r4, #4]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	bfde      	ittt	le
 8005e0e:	2330      	movle	r3, #48	; 0x30
 8005e10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e18:	ebae 0305 	sub.w	r3, lr, r5
 8005e1c:	6123      	str	r3, [r4, #16]
 8005e1e:	f8cd 8000 	str.w	r8, [sp]
 8005e22:	463b      	mov	r3, r7
 8005e24:	aa03      	add	r2, sp, #12
 8005e26:	4621      	mov	r1, r4
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f7ff feef 	bl	8005c0c <_printf_common>
 8005e2e:	3001      	adds	r0, #1
 8005e30:	d155      	bne.n	8005ede <_printf_i+0x1e6>
 8005e32:	f04f 30ff 	mov.w	r0, #4294967295
 8005e36:	b005      	add	sp, #20
 8005e38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e3c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005e40:	493c      	ldr	r1, [pc, #240]	; (8005f34 <_printf_i+0x23c>)
 8005e42:	6822      	ldr	r2, [r4, #0]
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005e4a:	f100 0504 	add.w	r5, r0, #4
 8005e4e:	601d      	str	r5, [r3, #0]
 8005e50:	d001      	beq.n	8005e56 <_printf_i+0x15e>
 8005e52:	6803      	ldr	r3, [r0, #0]
 8005e54:	e002      	b.n	8005e5c <_printf_i+0x164>
 8005e56:	0655      	lsls	r5, r2, #25
 8005e58:	d5fb      	bpl.n	8005e52 <_printf_i+0x15a>
 8005e5a:	8803      	ldrh	r3, [r0, #0]
 8005e5c:	07d0      	lsls	r0, r2, #31
 8005e5e:	bf44      	itt	mi
 8005e60:	f042 0220 	orrmi.w	r2, r2, #32
 8005e64:	6022      	strmi	r2, [r4, #0]
 8005e66:	b91b      	cbnz	r3, 8005e70 <_printf_i+0x178>
 8005e68:	6822      	ldr	r2, [r4, #0]
 8005e6a:	f022 0220 	bic.w	r2, r2, #32
 8005e6e:	6022      	str	r2, [r4, #0]
 8005e70:	2210      	movs	r2, #16
 8005e72:	e7b1      	b.n	8005dd8 <_printf_i+0xe0>
 8005e74:	4675      	mov	r5, lr
 8005e76:	fbb3 f0f2 	udiv	r0, r3, r2
 8005e7a:	fb02 3310 	mls	r3, r2, r0, r3
 8005e7e:	5ccb      	ldrb	r3, [r1, r3]
 8005e80:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005e84:	4603      	mov	r3, r0
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d1f5      	bne.n	8005e76 <_printf_i+0x17e>
 8005e8a:	e7b7      	b.n	8005dfc <_printf_i+0x104>
 8005e8c:	6808      	ldr	r0, [r1, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	6949      	ldr	r1, [r1, #20]
 8005e92:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005e96:	d004      	beq.n	8005ea2 <_printf_i+0x1aa>
 8005e98:	1d10      	adds	r0, r2, #4
 8005e9a:	6018      	str	r0, [r3, #0]
 8005e9c:	6813      	ldr	r3, [r2, #0]
 8005e9e:	6019      	str	r1, [r3, #0]
 8005ea0:	e007      	b.n	8005eb2 <_printf_i+0x1ba>
 8005ea2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ea6:	f102 0004 	add.w	r0, r2, #4
 8005eaa:	6018      	str	r0, [r3, #0]
 8005eac:	6813      	ldr	r3, [r2, #0]
 8005eae:	d0f6      	beq.n	8005e9e <_printf_i+0x1a6>
 8005eb0:	8019      	strh	r1, [r3, #0]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	6123      	str	r3, [r4, #16]
 8005eb6:	4675      	mov	r5, lr
 8005eb8:	e7b1      	b.n	8005e1e <_printf_i+0x126>
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	1d11      	adds	r1, r2, #4
 8005ebe:	6019      	str	r1, [r3, #0]
 8005ec0:	6815      	ldr	r5, [r2, #0]
 8005ec2:	6862      	ldr	r2, [r4, #4]
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f7fa f9c2 	bl	8000250 <memchr>
 8005ecc:	b108      	cbz	r0, 8005ed2 <_printf_i+0x1da>
 8005ece:	1b40      	subs	r0, r0, r5
 8005ed0:	6060      	str	r0, [r4, #4]
 8005ed2:	6863      	ldr	r3, [r4, #4]
 8005ed4:	6123      	str	r3, [r4, #16]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005edc:	e79f      	b.n	8005e1e <_printf_i+0x126>
 8005ede:	6923      	ldr	r3, [r4, #16]
 8005ee0:	462a      	mov	r2, r5
 8005ee2:	4639      	mov	r1, r7
 8005ee4:	4630      	mov	r0, r6
 8005ee6:	47c0      	blx	r8
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d0a2      	beq.n	8005e32 <_printf_i+0x13a>
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	079b      	lsls	r3, r3, #30
 8005ef0:	d507      	bpl.n	8005f02 <_printf_i+0x20a>
 8005ef2:	2500      	movs	r5, #0
 8005ef4:	f104 0919 	add.w	r9, r4, #25
 8005ef8:	68e3      	ldr	r3, [r4, #12]
 8005efa:	9a03      	ldr	r2, [sp, #12]
 8005efc:	1a9b      	subs	r3, r3, r2
 8005efe:	429d      	cmp	r5, r3
 8005f00:	db05      	blt.n	8005f0e <_printf_i+0x216>
 8005f02:	68e0      	ldr	r0, [r4, #12]
 8005f04:	9b03      	ldr	r3, [sp, #12]
 8005f06:	4298      	cmp	r0, r3
 8005f08:	bfb8      	it	lt
 8005f0a:	4618      	movlt	r0, r3
 8005f0c:	e793      	b.n	8005e36 <_printf_i+0x13e>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	464a      	mov	r2, r9
 8005f12:	4639      	mov	r1, r7
 8005f14:	4630      	mov	r0, r6
 8005f16:	47c0      	blx	r8
 8005f18:	3001      	adds	r0, #1
 8005f1a:	d08a      	beq.n	8005e32 <_printf_i+0x13a>
 8005f1c:	3501      	adds	r5, #1
 8005f1e:	e7eb      	b.n	8005ef8 <_printf_i+0x200>
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1a7      	bne.n	8005e74 <_printf_i+0x17c>
 8005f24:	780b      	ldrb	r3, [r1, #0]
 8005f26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f2e:	e765      	b.n	8005dfc <_printf_i+0x104>
 8005f30:	080060b2 	.word	0x080060b2
 8005f34:	080060a1 	.word	0x080060a1

08005f38 <memcpy>:
 8005f38:	b510      	push	{r4, lr}
 8005f3a:	1e43      	subs	r3, r0, #1
 8005f3c:	440a      	add	r2, r1
 8005f3e:	4291      	cmp	r1, r2
 8005f40:	d100      	bne.n	8005f44 <memcpy+0xc>
 8005f42:	bd10      	pop	{r4, pc}
 8005f44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f4c:	e7f7      	b.n	8005f3e <memcpy+0x6>

08005f4e <memmove>:
 8005f4e:	4288      	cmp	r0, r1
 8005f50:	b510      	push	{r4, lr}
 8005f52:	eb01 0302 	add.w	r3, r1, r2
 8005f56:	d803      	bhi.n	8005f60 <memmove+0x12>
 8005f58:	1e42      	subs	r2, r0, #1
 8005f5a:	4299      	cmp	r1, r3
 8005f5c:	d10c      	bne.n	8005f78 <memmove+0x2a>
 8005f5e:	bd10      	pop	{r4, pc}
 8005f60:	4298      	cmp	r0, r3
 8005f62:	d2f9      	bcs.n	8005f58 <memmove+0xa>
 8005f64:	1881      	adds	r1, r0, r2
 8005f66:	1ad2      	subs	r2, r2, r3
 8005f68:	42d3      	cmn	r3, r2
 8005f6a:	d100      	bne.n	8005f6e <memmove+0x20>
 8005f6c:	bd10      	pop	{r4, pc}
 8005f6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f72:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005f76:	e7f7      	b.n	8005f68 <memmove+0x1a>
 8005f78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f7c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005f80:	e7eb      	b.n	8005f5a <memmove+0xc>

08005f82 <_realloc_r>:
 8005f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f84:	4607      	mov	r7, r0
 8005f86:	4614      	mov	r4, r2
 8005f88:	460e      	mov	r6, r1
 8005f8a:	b921      	cbnz	r1, 8005f96 <_realloc_r+0x14>
 8005f8c:	4611      	mov	r1, r2
 8005f8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005f92:	f7ff bc4f 	b.w	8005834 <_malloc_r>
 8005f96:	b922      	cbnz	r2, 8005fa2 <_realloc_r+0x20>
 8005f98:	f7ff fbfe 	bl	8005798 <_free_r>
 8005f9c:	4625      	mov	r5, r4
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fa2:	f000 f814 	bl	8005fce <_malloc_usable_size_r>
 8005fa6:	4284      	cmp	r4, r0
 8005fa8:	d90f      	bls.n	8005fca <_realloc_r+0x48>
 8005faa:	4621      	mov	r1, r4
 8005fac:	4638      	mov	r0, r7
 8005fae:	f7ff fc41 	bl	8005834 <_malloc_r>
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d0f2      	beq.n	8005f9e <_realloc_r+0x1c>
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4622      	mov	r2, r4
 8005fbc:	f7ff ffbc 	bl	8005f38 <memcpy>
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4638      	mov	r0, r7
 8005fc4:	f7ff fbe8 	bl	8005798 <_free_r>
 8005fc8:	e7e9      	b.n	8005f9e <_realloc_r+0x1c>
 8005fca:	4635      	mov	r5, r6
 8005fcc:	e7e7      	b.n	8005f9e <_realloc_r+0x1c>

08005fce <_malloc_usable_size_r>:
 8005fce:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	f1a0 0004 	sub.w	r0, r0, #4
 8005fd8:	bfbc      	itt	lt
 8005fda:	580b      	ldrlt	r3, [r1, r0]
 8005fdc:	18c0      	addlt	r0, r0, r3
 8005fde:	4770      	bx	lr

08005fe0 <_init>:
 8005fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fe2:	bf00      	nop
 8005fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fe6:	bc08      	pop	{r3}
 8005fe8:	469e      	mov	lr, r3
 8005fea:	4770      	bx	lr

08005fec <_fini>:
 8005fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fee:	bf00      	nop
 8005ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ff2:	bc08      	pop	{r3}
 8005ff4:	469e      	mov	lr, r3
 8005ff6:	4770      	bx	lr
