// Seed: 1720080999
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input tri id_2,
    input tri1 id_3,
    input wor module_0,
    input supply1 id_5
);
  tri1 id_7 = id_2;
  wire id_8;
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  wor   id_6,
    input  uwire id_7,
    output tri0  id_8
);
  wire id_10;
  and (id_8, id_1, id_6, id_10, id_4);
  module_0(
      id_6, id_8, id_4, id_1, id_4, id_5
  );
endmodule
