library ieee;
use ieee.std_logic_1164.all;

library altera_mf;
use altera_mf.all;

entity system is
	port
	(
		
	);
end system;


architecture rtl of system is



begin;

end rtl;