Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 27 11:59:18 2021
| Host         : LAPTOP-CDUGBACH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dig_clock_control_sets_placed.rpt
| Design       : dig_clock
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------+------------------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------+------------------------------+------------------+----------------+
|  timer1/enable/clk_flag | bcd_scanner1/data[3]_i_1_n_0 | timer1/enable/SR[0]          |                2 |              8 |
|  sys_clk_IBUF_BUFG      | timer1/clock/sec             | timer1/clock/sec[7]_i_1_n_0  |                3 |             16 |
|  sys_clk_IBUF_BUFG      | timer1/clock/min[7]_i_1_n_0  | timer1/enable/SR[0]          |                2 |             16 |
|  timer1/enable/clk_flag |                              | timer1/enable/SR[0]          |                3 |             30 |
|  sys_clk_IBUF_BUFG      |                              | timer1/enable/SR[0]          |                6 |             42 |
|  sys_clk_IBUF_BUFG      | timer1/clock/temp2           | timer1/clock/temp[0]_i_1_n_0 |                7 |             50 |
+-------------------------+------------------------------+------------------------------+------------------+----------------+


