Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/panch/OneDrive/Desktop/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'In4' [C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW2/HW2.srcs/sources_1/new/PC_TOP.sv:37]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sim_1/new/Otter_TB.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PC_TOP
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.Immediate_Generator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BAC
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.Otter__TOP
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
