Time resolution is 1 ps

Time: 5 ns Started: 5 ns Scope: /testbench File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line:254
Error: [5000] WE glitch on port A!
Time: 5 ns  Iteration: 0  Process: /testbench//testbench  Scope: testbench  File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line: 255

Time: 5 ns Started: 5 ns Scope: /testbench File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line:257
Error: [5000] WE glitch on port B!
Time: 5 ns  Iteration: 0  Process: /testbench//testbench  Scope: testbench  File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line: 258
[35000] --- Deterministic test start

Time: 45 ns Started: 45 ns Scope: /testbench File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line:254
Error: [45000] WE glitch on port A!
Time: 45 ns  Iteration: 0  Process: /testbench//testbench  Scope: testbench  File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line: 255

Time: 45 ns Started: 45 ns Scope: /testbench File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line:257
Error: [45000] WE glitch on port B!
Time: 45 ns  Iteration: 0  Process: /testbench//testbench  Scope: testbench  File: D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv Line: 258
