git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w5q3.git f:/verilog_sva_gh_scraper/data/full_repos/291345716
git clone --depth 1 --no-tags https://github.com/Ruchikasharma0205/Wallace-tree-MUltiplier.git f:/verilog_sva_gh_scraper/data/full_repos/287465912
git clone --depth 1 --no-tags https://github.com/aliezk423/verilog-mips.git f:/verilog_sva_gh_scraper/data/full_repos/290808053
git clone --depth 1 --no-tags https://github.com/Casseluse/UART_module_based_on_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288130940
git clone --depth 1 --no-tags https://github.com/SathwikKKunder/The-Smart-Garden-Model-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288360900
git clone --depth 1 --no-tags https://github.com/rishabh-c-s/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/289046964
git clone --depth 1 --no-tags https://github.com/ethanleep/Veri-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/287362403
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w4q3.git f:/verilog_sva_gh_scraper/data/full_repos/291345528
git clone --depth 1 --no-tags https://github.com/runrofl25/CECS201-FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/290016768
git clone --depth 1 --no-tags https://github.com/IObundle/iob-soc-picoversat.git f:/verilog_sva_gh_scraper/data/full_repos/291446571
git clone --depth 1 --no-tags https://github.com/Wlodder/Spiking-Neuon-Visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/287256244
git clone --depth 1 --no-tags https://github.com/vnegnev/ocra_grad_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/291689046
git clone --depth 1 --no-tags https://github.com/rahul0805/MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/286461184
git clone --depth 1 --no-tags https://github.com/krishnakaushik25/dot_matrix_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/286058517
git clone --depth 1 --no-tags https://github.com/apoorvsingh2000/Ripple-carry-adder-8-bit.git f:/verilog_sva_gh_scraper/data/full_repos/291677457
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_fa20.git f:/verilog_sva_gh_scraper/data/full_repos/289400042
git clone --depth 1 --no-tags https://github.com/abbyre82/ECE552_ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/287671437
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w5q0.git f:/verilog_sva_gh_scraper/data/full_repos/291345586
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Flopenr_32.git f:/verilog_sva_gh_scraper/data/full_repos/285380932
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SE16_32.git f:/verilog_sva_gh_scraper/data/full_repos/285383625
git clone --depth 1 --no-tags https://github.com/ngdxzy/ImpulseGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/288549761
git clone --depth 1 --no-tags https://github.com/AnotherGitAccount/TFE.git f:/verilog_sva_gh_scraper/data/full_repos/290742784
git clone --depth 1 --no-tags https://github.com/p4r4xor/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/284141322
git clone --depth 1 --no-tags https://github.com/Passant-Abdelgalil/Randomizer-Module.git f:/verilog_sva_gh_scraper/data/full_repos/285903937
git clone --depth 1 --no-tags https://github.com/HuuHuong124/FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-.git f:/verilog_sva_gh_scraper/data/full_repos/286893940
git clone --depth 1 --no-tags https://github.com/emard/cortex.git f:/verilog_sva_gh_scraper/data/full_repos/288730226
git clone --depth 1 --no-tags https://github.com/jjaime2/RealTimeAudioVisualizer.git f:/verilog_sva_gh_scraper/data/full_repos/284618622
git clone --depth 1 --no-tags https://github.com/redstar08/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/290674408
git clone --depth 1 --no-tags https://github.com/wasanaparackrama/Building-a-Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/287283761
git clone --depth 1 --no-tags https://github.com/Nidhi786sharma/Fabless-IC-design.git f:/verilog_sva_gh_scraper/data/full_repos/287493610
git clone --depth 1 --no-tags https://github.com/PRITVARMORA/4-digit-hex-password-protected-lock-system.git f:/verilog_sva_gh_scraper/data/full_repos/284389251
git clone --depth 1 --no-tags https://github.com/mhamzai/PrimeDetector_8bit_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/283970419
git clone --depth 1 --no-tags https://github.com/DeepakDP5/Verilog_Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/286731226
git clone --depth 1 --no-tags https://github.com/sxw228/Color_Detect_With_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/284150056
git clone --depth 1 --no-tags https://github.com/ihateprogram/ro_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/288103044
git clone --depth 1 --no-tags https://github.com/bulicp/mults_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/291339229
git clone --depth 1 --no-tags https://github.com/ganeshprasadbk/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/286805836
git clone --depth 1 --no-tags https://github.com/ParshiS/RTL_Binary_Encryption_Game.git f:/verilog_sva_gh_scraper/data/full_repos/285668799
git clone --depth 1 --no-tags https://github.com/Avinash2468/DDR2_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/286934371
git clone --depth 1 --no-tags https://github.com/LB-bulb/FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC.git f:/verilog_sva_gh_scraper/data/full_repos/285201908
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w5q2.git f:/verilog_sva_gh_scraper/data/full_repos/291345644
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w4q0.git f:/verilog_sva_gh_scraper/data/full_repos/291345393
git clone --depth 1 --no-tags https://github.com/remooh/yasc-rv32i-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/292171691
git clone --depth 1 --no-tags https://github.com/FredrikAleksander/zebu.git f:/verilog_sva_gh_scraper/data/full_repos/291545607
git clone --depth 1 --no-tags https://github.com/TroddenSpade/mim.git f:/verilog_sva_gh_scraper/data/full_repos/284427323
git clone --depth 1 --no-tags https://github.com/Shmu305/first_Verilog_file.git f:/verilog_sva_gh_scraper/data/full_repos/284880883
git clone --depth 1 --no-tags https://github.com/aanshi18/MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/286420313
git clone --depth 1 --no-tags https://github.com/rahulkumawat1/Image-Processing-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288781795
git clone --depth 1 --no-tags https://github.com/source-droid/-Verilog-Code-for-universal-shift-register-.git f:/verilog_sva_gh_scraper/data/full_repos/288919243
git clone --depth 1 --no-tags https://github.com/Embedfire-altera/ebf_AD9280_9708_code_altera_ep4ce10.git f:/verilog_sva_gh_scraper/data/full_repos/287486064
git clone --depth 1 --no-tags https://github.com/PSS1998/ARM-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/287712435
git clone --depth 1 --no-tags https://github.com/wesleygas/EmbAvanc.git f:/verilog_sva_gh_scraper/data/full_repos/291502374
git clone --depth 1 --no-tags https://github.com/michael080808/riscvnotebook.git f:/verilog_sva_gh_scraper/data/full_repos/291182282
git clone --depth 1 --no-tags https://github.com/Nitesh1421/Booth.git f:/verilog_sva_gh_scraper/data/full_repos/292319328
git clone --depth 1 --no-tags https://github.com/richardlee159/USTC-RV-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/285009276
git clone --depth 1 --no-tags https://github.com/AkashNarayansvg/Cordic_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/292390754
git clone --depth 1 --no-tags https://github.com/Lmx2315/1wire-module.git f:/verilog_sva_gh_scraper/data/full_repos/291060234
git clone --depth 1 --no-tags https://github.com/bholeshwar/CS220-Verilog-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/290823968
git clone --depth 1 --no-tags https://github.com/josh-macfie/VerilogMultiSevenSegment.git f:/verilog_sva_gh_scraper/data/full_repos/289572748
git clone --depth 1 --no-tags https://github.com/AshNameless/RV32.git f:/verilog_sva_gh_scraper/data/full_repos/287864695
git clone --depth 1 --no-tags https://github.com/jhol/otl-10mhz-pulse-gen.git f:/verilog_sva_gh_scraper/data/full_repos/287798686
git clone --depth 1 --no-tags https://github.com/chrislu732/floating-pointing-point-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/289770343
git clone --depth 1 --no-tags https://github.com/ashu433/RISC-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/290282838
git clone --depth 1 --no-tags https://github.com/PSS1998/FunctionGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/290162114
git clone --depth 1 --no-tags https://github.com/mohamadpanahi/FPGA-image-processing-Edge-detection.git f:/verilog_sva_gh_scraper/data/full_repos/284637900
git clone --depth 1 --no-tags https://github.com/shayunak/CA_CA5.git f:/verilog_sva_gh_scraper/data/full_repos/284704861
git clone --depth 1 --no-tags https://github.com/patrick24r/sparkboxGPU.git f:/verilog_sva_gh_scraper/data/full_repos/285125177
git clone --depth 1 --no-tags https://github.com/Rishab1337/TicTacToe-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/285213723
git clone --depth 1 --no-tags https://github.com/Lemorra/Computer_Organisation_2019.git f:/verilog_sva_gh_scraper/data/full_repos/284507098
git clone --depth 1 --no-tags https://github.com/man-is-h/AES_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/284515587
git clone --depth 1 --no-tags https://github.com/HowyoungZhou/cyber-melody-2.git f:/verilog_sva_gh_scraper/data/full_repos/286668723
git clone --depth 1 --no-tags https://github.com/mohitshringi/DES-on-greyscale-images-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/284760519
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2018_grad.git f:/verilog_sva_gh_scraper/data/full_repos/291762524
git clone --depth 1 --no-tags https://github.com/mfkiwl/MIPSsuperscalar.git f:/verilog_sva_gh_scraper/data/full_repos/289213007
git clone --depth 1 --no-tags https://github.com/aminb7/MIPS-Processor-MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/291242564
git clone --depth 1 --no-tags https://github.com/FarzanehSeyedshahi/Fault-Telorant-Code.git f:/verilog_sva_gh_scraper/data/full_repos/291463296
git clone --depth 1 --no-tags https://github.com/JoshCenteno/JAX-Nerf_Turret.git f:/verilog_sva_gh_scraper/data/full_repos/291611817
git clone --depth 1 --no-tags https://github.com/SDMuhsin/major-project-.git f:/verilog_sva_gh_scraper/data/full_repos/292320635
git clone --depth 1 --no-tags https://github.com/TianZhao-007/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/291632619
git clone --depth 1 --no-tags https://github.com/ohotnick/labs.git f:/verilog_sva_gh_scraper/data/full_repos/292374212
git clone --depth 1 --no-tags https://github.com/sbmpost/screen.git f:/verilog_sva_gh_scraper/data/full_repos/284833405
git clone --depth 1 --no-tags https://github.com/Rod19566/Laboratorio3.git f:/verilog_sva_gh_scraper/data/full_repos/284557836
git clone --depth 1 --no-tags https://github.com/subhajit26/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/287914853
git clone --depth 1 --no-tags https://github.com/prateek697/Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/288099213
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Lab05_JVVG.git f:/verilog_sva_gh_scraper/data/full_repos/288087529
git clone --depth 1 --no-tags https://github.com/rohitreddy-k/arbiter-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288525360
git clone --depth 1 --no-tags https://github.com/gnigri/Whack_a_mole.git f:/verilog_sva_gh_scraper/data/full_repos/288536529
git clone --depth 1 --no-tags https://github.com/jonchuaenzhe/snake-on-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/288411610
git clone --depth 1 --no-tags https://github.com/thermionicvinyl/fpga_processor.git f:/verilog_sva_gh_scraper/data/full_repos/288280573
git clone --depth 1 --no-tags https://github.com/andrewself143/alu-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/288295647
git clone --depth 1 --no-tags https://github.com/ycoroneos/usbsnoop.git f:/verilog_sva_gh_scraper/data/full_repos/286348991
git clone --depth 1 --no-tags https://github.com/Anh-tp-do/stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/288587963
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/Lab01_solution.git f:/verilog_sva_gh_scraper/data/full_repos/289759536
git clone --depth 1 --no-tags https://github.com/adam1025/Quantaser_Lattice.git f:/verilog_sva_gh_scraper/data/full_repos/290184804
git clone --depth 1 --no-tags https://github.com/akhamanjezi/EEE4120F-Project.git f:/verilog_sva_gh_scraper/data/full_repos/290546218
git clone --depth 1 --no-tags https://github.com/rachelbe/five-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/286848638
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SE18_32.git f:/verilog_sva_gh_scraper/data/full_repos/285383742
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/ALU_32.git f:/verilog_sva_gh_scraper/data/full_repos/285379829
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/DM.git f:/verilog_sva_gh_scraper/data/full_repos/285380269
git clone --depth 1 --no-tags https://github.com/nav23040/Fast-multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/287474448
