# Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: MIT

"""sm120 (GeForce/consumer Blackwell, CC 12.x) MoE weight-by-token grouped
matmul fwd: the swap-AB lowering of ``sm120_moe_grouped_matmul_fwd.py``.

``fusion_ir.swap_ab`` rewrites ``out = token @ weight.T`` as its transpose
``out.T = weight @ token.T`` without moving any storage: the expert's weight
becomes A (batched by expert, ``(N_feat, K, E)``), the routed token matrix
becomes B (``(S, K)``, K-major), and the routed groups partition N instead of
M. Small per-expert token counts then ride the narrow N tile while the weight
rows fill the M tile. The output is the same ``(S, N_feat)`` buffer seen as
``(N_feat, S)``, so a row-major MoE output is M-major here.

KEEP IN SYNC WITH ``sm120_moe_grouped_matmul_fwd.py`` (this tree) and
``../../sm100/kernel_templates/sm100_moe_grouped_matmul_fwd_swap_ab.py``
-----------------------------------------------------------------------
* Mainloop, transposed-STG staging, register budget and the grouped
  persistent scheduler are the non-swapped sm120 MoE kernel's. What moves:
  - the scheduler counts ``ceil(group_tokens / cta_n) * ceil(M / cta_m)``
    tiles per group and walks it with the sm100 swap-AB raster;
  - A (weight) is TMA-loaded at ``(k, m, expert)``; an N-major weight arrives
    as an M-major A and is read through ``ldmatrix.trans`` exactly like
    ``sm120_matmul.py``'s M-major A;
  - B (token) is addressed by COORDINATE on one global ``[K, S]`` descriptor
    at ``group_begin + tile_n * cta_n`` (GATHER: GATHER4 rows through
    ``token_index``). Token columns past ``group_end`` land in accumulator
    columns the epilogue never stores (``col < group_end``), and weight rows
    past ``M`` are TMA zero-fill the epilogue skips (``row < M``).
* The epilogue's aux views are injected per row, after ``row`` is known: a
  per-feature bias of the original graph is per-ROW here.
* As in the non-swapped kernel: no per-group descriptor replacement, no
  proxy fences, no TMA-store epilogue; the workspace is the scheduler counter.

Multi-GEMM (e.g. SwiGLU: ``silu(W0 @ X) * (W1 @ X)`` after the swap) keeps one
SMEM tile per DISTINCT operand per stage -- several weights become several A
tiles -- and one register accumulator per GEMM, exactly as in the
non-swapped template.
"""

from __future__ import annotations

from functools import lru_cache
from typing import Callable

import cutlass.experimental.primitives as nvvm
from cudnn.gemm.frost.tile_helpers import (
    moe_scatter_row,
    tma_scatter4,
    moe_swizzle_tile as _moe_swizzle_tile,
    moe_group_at as _moe_group_at,
    moe_gather_row,
    tma_gather4,
)
import cutlass.experimental.cuda.tensor_map as _tma
from cutlass import apply_swizzle as _apply_smem_swizzle
import cutlass
from cudnn.gemm.frost.kernel_templates.dynamic_scheduler_counter_initialization import (
    dynamic_scheduler_counter_initialization as _dynamic_scheduler_counter_initialization,
)
from cudnn.frost.compiled_cache import compile_cached as _compile_cached
import cutlass.cute as cute
from cutlass.cute.runtime import make_fake_compact_tensor
from cutlass.cute.runtime import make_fake_stream
from cuda.bindings import driver as _cuda

# @@INJECT_TILE_CONSTANTS@@

if b_is_n_major:
    raise NotImplementedError(f"{__name__}: the MoE token (B after swap-AB) is K-major only (the grouped token walk is a K-major TMA box)")

# A TMA tensormap is 128 bytes = 16 int64 qwords. The workspace is laid out as
# grid_ctas * moe_desc_slots tensormap slots followed by the scheduler counter;
# this kernel patches no descriptor, so its slot count is zero and the counter
# sits at the start of the buffer (the compiler carves it the same way). The
# host zeroes it, stream-ordered, before every launch -- as the sm100 MoE hosts
# do -- so the compiled launchable is self-contained: a caller that exports it
# (or replays it in a CUDA graph) need not reset the counter itself.
TENSOR_MAP_QWORDS = 16
moe_desc_slots = 0

# Scheduler ring depth and the i32 words per record.
SCHED_STAGES = 2
SCHED_SLOT_WORDS = 8

# Programmatic Dependent Launch (PDL, sm_90+; supported on sm_120).
USE_PDL = True

# Named barrier id for cross-warp sync of the compute warps (unused by the STG
# epilogue, kept for parity with the dense kernel's constants).
EPI_SYNC_BAR_ID = 1

# Compute-warp grid over the CTA tile (warp_row x warp_col), derived from the
# injected geometry: one warp tile = mma_size x the 16x16 warp-MMA pair, so
# the grid is cta_tile / warp_tile per axis.
WARPS_M = cta_tile_mnk[0] // (mma_size_m * mma_inst_shape_mnk[0])
WARPS_N = cta_tile_mnk[1] // (mma_size_n * mma_inst_shape_mnk[1])
NUM_COMPUTE_WARPS = WARPS_M * WARPS_N

TMA_WARP_ID = NUM_COMPUTE_WARPS
SCHEDULER_WARP_ID = NUM_COMPUTE_WARPS + 1
NUM_WARPS = threads_per_cta // 32

# Scheduler-ring consumers: every compute warp + the TMA producer each arrive
# once (elected) per consumed record.
NUM_SCHED_CONSUMER_WARPS = NUM_COMPUTE_WARPS + 1

EPI_REG_COUNT = 232
# One budget for the whole producer warpgroup (TMA, scheduler and donor warps).
# PTX setmaxnreg is .sync.aligned over the warpgroup: it is issued once, before
# the per-warp roles diverge, so the count cannot differ per warp.
PROD_REG_COUNT = 24
assert NUM_COMPUTE_WARPS % 4 == 0, "the producer warps must form whole warpgroups"

# ---------------------------------------------------------------------------
# Geometry derived from the injected tile constants (all plain Python ints —
# resolved at render/import time, traced as constants). Verbatim sm120_matmul.
# ---------------------------------------------------------------------------

_ELEM_BITS = ab_dtype.width
_ELEM_BYTES = _ELEM_BITS // 8
_ELEMS_16B = 16 // _ELEM_BYTES
# One k-block = 32 bytes of K = the K extent of one mma.sync (k16 for 16-bit,
# k32 for 8-bit operands).
_K_BLK_ELEMS = (32 * 8) // _ELEM_BITS
_NUM_K_BLOCKS = (cta_tile_mnk[2] * _ELEM_BITS) // (32 * 8)
_CTA_K_ELEMS = cta_tile_mnk[2]

_WARP_TILE_M = cta_tile_mnk[0] // WARPS_M
_WARP_TILE_N = cta_tile_mnk[1] // WARPS_N
_M_FRAGS = _WARP_TILE_M // 16
_N_FRAGS = _WARP_TILE_N // 8
_N_FRAG_PAIRS = _N_FRAGS // 2
_ACC_REGS = _M_FRAGS * _N_FRAGS * 4

# SMEM K-row swizzle: the K-row width IS the swizzle span (the renderer derives
# ab_tma_swizzle from cta_tile_k_bytes). The TMA s{128,64,32}b pattern ==
# cutlass.Swizzle(b, 4, 3) with b = log2(row_bytes / 16); ldmatrix addresses
# below apply the same XOR.
_AB_SMEM_SWIZZLE_BYTES = _CTA_K_ELEMS * _ELEM_BYTES
_AB_SW_BBITS = (_AB_SMEM_SWIZZLE_BYTES // 16).bit_length() - 1
_AB_SWIZZLE = cutlass.Swizzle(_AB_SW_BBITS, 4, 3)

# ---- Transposed STG epilogue staging (fort "Sheet3" scheme) -----------------
_STG_EPI_LANE_QUAD = 4  # one STS.128 = 4 x 32-bit acc regs per lane
_STG_EPI_PAD = 4  # 16B skew after each 128-element batch (sheet's X cells)
_STG_EPI_BATCH_STRIDE = 32 * _STG_EPI_LANE_QUAD + _STG_EPI_PAD  # 132
_STG_EPI_GROUP_FRAGS = 4  # fragments (= STS batches) per 32-column group
_STG_EPI_WARP_ELEMS = _STG_EPI_GROUP_FRAGS * _STG_EPI_BATCH_STRIDE  # 528
_STG_EPI_NGRP = (_N_FRAGS + _STG_EPI_GROUP_FRAGS - 1) // _STG_EPI_GROUP_FRAGS
_STG_V = (vec_bytes_epi * 8) // cd_dtype.width

_STG_EPI_BYTES = 4 * _STG_EPI_WARP_ELEMS * NUM_COMPUTE_WARPS
# One SMEM tile per DISTINCT operand per stage (multi-GEMM holds several A tiles,
# one per expert weight, after the swap).
_AB_STAGE_BYTES = (num_a_operands * cta_tile_mnk[0] + num_b_operands * cta_tile_mnk[1]) * _CTA_K_ELEMS * _ELEM_BYTES + 16
# Single-GEMM: the staging is funded by giving up whole AB stages (legacy
# accounting; the catalog sweep and every existing kernel count the same way).
# Multi-GEMM: the renderer took the staging off the budget in BYTES before
# sizing the ring (Sm120KernelTemplate.multi_gemm_ab_stages) -- a whole
# multi-operand stage may be all that fits -- so nothing is deducted here.
if not stg_epi_prefunded:
    ab_stages = ab_stages - -(-_STG_EPI_BYTES // _AB_STAGE_BYTES)


# ---------------------------------------------------------------------------
# The warp MMA instruction, resolved from the injected MMA dtypes.
# sm120 tensor cores are warp-scoped: mma.sync.aligned.m16n8k16 (16-bit A/B)
# or .m16n8k32 (8-bit A/B), row.col (both operands K-major), fp32/s32 acc.
# ---------------------------------------------------------------------------

_PTX_AB_TAG = {
    cutlass.BFloat16: "bf16",
    cutlass.Float16: "f16",
    cutlass.Float8E4M3FN: "e4m3",
    cutlass.Float8E5M2: "e5m2",
    cutlass.Int8: "s8",
}
assert mma_a_dtype in _PTX_AB_TAG and mma_b_dtype in _PTX_AB_TAG, f"unsupported sm120 MMA input dtypes: {mma_a_dtype} x {mma_b_dtype}"
_MMA_SHAPE = "m16n8k16" if _ELEM_BITS == 16 else "m16n8k32"
_MMA_C_TAG = "f32" if mma_c_dtype == cutlass.Float32 else "s32"
_MMA_PTX = (
    f"mma.sync.aligned.{_MMA_SHAPE}.row.col"
    f".{_MMA_C_TAG}.{_PTX_AB_TAG[mma_a_dtype]}.{_PTX_AB_TAG[mma_b_dtype]}.{_MMA_C_TAG} "
    "{$0,$1,$2,$3}, {$4,$5,$6,$7}, {$8,$9}, {$10,$11,$12,$13};"
)


@cute.jit
def _mma_16x8_k32b(a0, a1, a2, a3, b0, b1, c0, c1, c2, c3):
    """One warp-wide mma.sync on a (16, 8, 32-byte-K) fragment.

    A carrier: 4x b32 regs (ldmatrix.x4 of a [16 x 32B] K-major SMEM region).
    B carrier: 2x b32 regs. D/C: 4 accumulator regs (f32 or s32).
    """
    return cute.arch.inline_ptx(
        _MMA_PTX,
        write_only_types=[mma_c_dtype, mma_c_dtype, mma_c_dtype, mma_c_dtype],
        read_only_args=[a0, a1, a2, a3, b0, b1, c0, c1, c2, c3],
    )


# ---------------------------------------------------------------------------
# Group-local swizzle width depends on this template's injected constants.
# Tile mapping and group visitation are shared through tile_helpers.
# ---------------------------------------------------------------------------


@cute.jit
def _moe_auto_swizzle_w(group_rows, n, k, nt_n):
    """N-super-block width for one routed group, resolved per group.

    Same rule as the dense path, but the "M side" is THIS group's token slice, not the
    whole token tensor: block along the shorter of (group tokens, expert weight), capped
    by what L2 can hold onto. A group spanning one m-tile makes both orders identical.
    """
    if cutlass.const_expr(tile_swizzle_n > 0):
        return tile_swizzle_n
    budget = cutlass.Int64(swizzle_l2_budget_bytes)
    row_bytes = (cutlass.Int64(ab_dtype.width) * k) // 8
    cap = cutlass.max(budget // (row_bytes * cgrp_tile_mnk[1]), cutlass.Int64(1))
    w = cutlass.min(cutlass.Int64(nt_n), cap)
    rows = cutlass.Int64(group_rows)
    if cutlass.min(rows, n) * row_bytes <= budget and rows <= n:
        w = cutlass.Int64(1)
    return cutlass.Int32(w)


@cute.kernel
def _kernel(
    m: cutlass.Int64,
    n: cutlass.Int64,
    k: cutlass.Int64,
    num_experts: cutlass.Int32,
    num_groups: cutlass.Int32,
    first_token_offset: cute.Tensor,
    tma_workspace: cute.Tensor,
    # @@INJECT_KERNEL_AB_DESC_PARAMS@@
    # @@INJECT_MOE_KERNEL_MA_PARAMS@@
    # @@INJECT_KERNEL_TAP_PARAMS@@
    # @@INJECT_KERNEL_REDUCTION_STRIDE_PARAMS@@
    # @@INJECT_KERNEL_AUX_PARAMS@@
) -> None:
    # @@INJECT_AB_DESC_LISTS@@
    # @@INJECT_MOE_MA_LIST@@

    warp_idx = cute.arch.warp_idx()
    warp_idx = cute.arch.make_warp_uniform(warp_idx)
    elect_one = nvvm.elect_sync()

    tidx = cute.arch.thread_idx()[0]

    # The dynamic tile scheduler's global counter: the one word this kernel
    # keeps in the workspace (no descriptor slots precede it).
    sched_counter_ptr = cute.make_ptr(
        cutlass.Int32,
        (tma_workspace.iterator.raw_ptr() + grid_num_clusters * moe_desc_slots * TENSOR_MAP_QWORDS).toint(),
        mem_space=cute.AddressSpace.generic,
    )

    if warp_idx == TMA_WARP_ID:
        for _i in cutlass.range_constexpr(num_a_operands):
            nvvm.prefetch_tensormap(tma_a_descs[_i].get_ptr())
        for _j in cutlass.range_constexpr(num_b_operands):
            nvvm.prefetch_tensormap(tma_b_descs[_j].get_ptr())

    ab_full_mbar_ptr = cutlass.Array(cutlass.Int64, ab_stages, space=cutlass.AddressSpace.smem)
    ab_empty_mbar_ptr = cutlass.Array(cutlass.Int64, ab_stages, space=cutlass.AddressSpace.smem)

    # Scheduler ring: one record per stage --
    # [0] expert (A's batch coordinate), [1] tile_m, [2] tile_n within the group,
    # [3] valid, [4] group_begin, [5] group_end, [7] routed group index.
    sched_storage = cutlass.Array(
        cutlass.Int32,
        SCHED_STAGES * SCHED_SLOT_WORDS,
        space=cutlass.AddressSpace.smem,
        alignment=16,
    )
    sched_full_mbar_ptr = cutlass.Array(cutlass.Int64, SCHED_STAGES, space=cutlass.AddressSpace.smem, alignment=8)
    sched_empty_mbar_ptr = cutlass.Array(cutlass.Int64, SCHED_STAGES, space=cutlass.AddressSpace.smem, alignment=8)

    sA_elems = cta_tile_mnk[0] * cta_tile_mnk[2]
    sB_elems = cta_tile_mnk[1] * cta_tile_mnk[2]
    smem_a_list = [
        cutlass.Array(
            ab_dtype,
            sA_elems * ab_stages,
            space=cutlass.AddressSpace.smem,
            alignment=1024,
        )
        for _ in range(num_a_operands)
    ]
    smem_b_list = [
        cutlass.Array(
            ab_dtype,
            sB_elems * ab_stages,
            space=cutlass.AddressSpace.smem,
            alignment=1024,
        )
        for _ in range(num_b_operands)
    ]

    # Per-compute-warp staging stream for the transposed STG epilogue (raw
    # accumulator dtype; 4 batches x (128 elems + 16B pad) = 528 elems, one
    # 32-column group of one m-frag at a time). Slices are warp-private, so
    # the round trip only needs bar.warp syncs — no CTA barrier.
    smem_stg_epi = cutlass.Array(
        mma_c_dtype,
        _STG_EPI_WARP_ELEMS * NUM_COMPUTE_WARPS,
        space=cutlass.AddressSpace.smem,
        alignment=1024,
    )

    # ab full: one producer-elected arrive_expect_tx per stage.
    # ab empty: one elected arrive per compute warp per stage.
    # sched full: one elected arrive by the scheduler warp per record.
    # sched empty: one elected arrive per consumer warp (compute + TMA) per record.
    if warp_idx == 0:
        for i in range(ab_stages):
            if elect_one:
                nvvm.mbarrier_init(ab_full_mbar_ptr.subview(i), 1)
            if elect_one:
                nvvm.mbarrier_init(ab_empty_mbar_ptr.subview(i), NUM_COMPUTE_WARPS)
        for i in range(SCHED_STAGES):
            if elect_one:
                nvvm.mbarrier_init(sched_full_mbar_ptr.subview(i), 1)
            if elect_one:
                nvvm.mbarrier_init(sched_empty_mbar_ptr.subview(i), NUM_SCHED_CONSUMER_WARPS)
    nvvm.fence_mbarrier_init()
    nvvm.barrier_cta_sync(0)

    sA_bytes = sA_elems * (ab_dtype.width // 8)
    sB_bytes = sB_elems * (ab_dtype.width // 8)
    num_tma_copy_bytes = num_a_operands * sA_bytes + num_b_operands * sB_bytes

    # @@INJECT_TAP_PTRS@@

    VEC_BYTES = vec_bytes_epi
    vsize = epi_chunk_elems

    M = m
    N = n
    num_k_tiles = cute.ceil_div(k, cta_tile_mnk[2])
    # Every group is cut into the same M tiling (the expert's weight rows); only
    # its N (token) tiling is its own.
    tiles_along_m = cute.ceil_div(cutlass.Int32(M), cgrp_tile_mnk[0])
    first_token_arr = cutlass.make_array_view(first_token_offset)

    # -- Producer warpgroup ---------------------------------------------------
    # Warps NUM_COMPUTE_WARPS.. (TMA, scheduler, donors) are whole warpgroups:
    # release their registers once, warpgroup-uniformly, before the roles below
    # diverge per warp. Donor warps have no further role and simply exit.
    if warp_idx >= NUM_COMPUTE_WARPS:
        nvvm.setmaxregister(PROD_REG_COUNT, nvvm.SetMaxRegisterAction.DECREASE)

    # -- Grouped scheduler warp ------------------------------------------------
    # Claim the next GLOBAL linear tile index off the counter, locate the group
    # it falls in (a warp-parallel prefix scan over the group sizes, resumed
    # from the last hit -- claims only ever grow), split the group-local index
    # into (tile_m, tile_n) under the group's own L2 raster, and publish.
    if warp_idx == SCHEDULER_WARP_ID:
        if cutlass.const_expr(USE_PDL):
            nvvm.griddepcontrol("wait")
        full_warp_mask = 0xFFFFFFFF
        shfl_idx_clamp = 0x1F
        shfl_up_clamp = 0
        lane = cute.arch.lane_idx()
        sched_stage = cutlass.Int32(0)
        sched_empty_phase = cutlass.Int32(1)
        linear_idx = cutlass.Int32(0)
        start_linear_idx = cutlass.Int32(0)
        total_tiles = cutlass.Int32(0)
        scan_base = cutlass.Int32(0)
        group_idx = cutlass.Int32(0)
        group_begin = cutlass.Int32(0)
        group_end = cutlass.Int32(0)
        is_tile_valid = cutlass.Int32(1)

        while is_tile_valid != 0:
            # Dynamic tile assignment: the CTAs live at any instant sit in one
            # contiguous window of tile space and share L2. No cluster, so the
            # claimed index is broadcast within the warp only.
            claimed = cutlass.Int32(0)
            if lane == 0:
                claimed = nvvm.atomicrmw(
                    "add",
                    sched_counter_ptr,
                    cutlass.Int32(1),
                    mem_order="relaxed",
                    syncscope="gpu",
                )
            linear_idx = nvvm.shfl_sync(full_warp_mask, claimed, 0, shfl_idx_clamp, nvvm.Shfl.IDX)
            if linear_idx >= start_linear_idx + total_tiles:
                is_search_live = cutlass.Int32(1)
                while is_search_live != 0:
                    visit_idx = scan_base + lane
                    my_group = _moe_group_at(visit_idx, num_groups, num_experts)
                    my_begin = cutlass.Int32(0)
                    my_end = cutlass.Int32(0)
                    my_tiles = cutlass.Int32(0)
                    if visit_idx < num_groups:
                        if my_group != 0:
                            my_begin = cutlass.Int32(first_token_arr[my_group])
                        my_end = cutlass.Int32(first_token_arr[my_group + 1])
                        my_tiles = cute.ceil_div(my_end - my_begin, cgrp_tile_mnk[1]) * tiles_along_m
                    prefix_tiles = my_tiles
                    for delta in (1, 2, 4, 8, 16):
                        prefix_delta = nvvm.shfl_sync(
                            full_warp_mask,
                            prefix_tiles,
                            delta,
                            shfl_up_clamp,
                            nvvm.Shfl.UP,
                        )
                        if lane >= delta:
                            prefix_tiles += prefix_delta
                    my_start = start_linear_idx + prefix_tiles - my_tiles
                    thread_succeed = nvvm.vote_sync(
                        full_warp_mask,
                        linear_idx < my_start + my_tiles,
                        nvvm.VoteSync.BALLOT,
                    )
                    if thread_succeed != 0:
                        winning_lane = cutlass.Int32(31) - cute.arch.bfind(cute.arch.brev(thread_succeed)).to(cutlass.Int32)
                        scan_base = nvvm.shfl_sync(full_warp_mask, visit_idx, winning_lane, shfl_idx_clamp, nvvm.Shfl.IDX)
                        group_idx = nvvm.shfl_sync(full_warp_mask, my_group, winning_lane, shfl_idx_clamp, nvvm.Shfl.IDX)
                        group_begin = nvvm.shfl_sync(full_warp_mask, my_begin, winning_lane, shfl_idx_clamp, nvvm.Shfl.IDX)
                        group_end = nvvm.shfl_sync(full_warp_mask, my_end, winning_lane, shfl_idx_clamp, nvvm.Shfl.IDX)
                        start_linear_idx = nvvm.shfl_sync(full_warp_mask, my_start, winning_lane, shfl_idx_clamp, nvvm.Shfl.IDX)
                        total_tiles = nvvm.shfl_sync(full_warp_mask, my_tiles, winning_lane, shfl_idx_clamp, nvvm.Shfl.IDX)
                        is_search_live = cutlass.Int32(0)
                    else:
                        start_linear_idx = nvvm.shfl_sync(
                            full_warp_mask,
                            my_start + my_tiles,
                            31,
                            shfl_idx_clamp,
                            nvvm.Shfl.IDX,
                        )
                        scan_base += 32
                        if scan_base >= num_groups:
                            is_tile_valid = cutlass.Int32(0)
                            is_search_live = cutlass.Int32(0)

            coord_expert = cutlass.Int32(0)
            tile_m = cutlass.Int32(0)
            tile_n = cutlass.Int32(0)
            if is_tile_valid != 0:
                local_linear_idx = linear_idx - start_linear_idx
                group_nt_n = total_tiles // tiles_along_m
                tile_m, tile_n = _moe_swizzle_tile(
                    local_linear_idx,
                    tiles_along_m,
                    group_nt_n,
                    _moe_auto_swizzle_w(M, group_nt_n * cgrp_tile_mnk[1], k, group_nt_n),
                )
                coord_expert = group_idx % num_experts

            while not nvvm.mbarrier_try_wait_parity(
                sched_empty_mbar_ptr.subview(sched_stage),
                sched_empty_phase,
                time_limit=10_000_000,
            ):
                pass
            if lane == 0:
                slot = sched_storage.subview(sched_stage * SCHED_SLOT_WORDS)
                (slot.subview(0)).store(coord_expert)
                (slot.subview(1)).store(tile_m)
                (slot.subview(2)).store(tile_n)
                (slot.subview(3)).store(is_tile_valid)
                (slot.subview(4)).store(group_begin)
                (slot.subview(5)).store(group_end)
                (slot.subview(7)).store(group_idx)
                nvvm.mbarrier_arrive(sched_full_mbar_ptr.subview(sched_stage))

            sched_stage += 1
            if sched_stage == SCHED_STAGES:
                sched_stage = cutlass.Int32(0)
                sched_empty_phase = sched_empty_phase ^ 1

    # -- TMA producer warp ----------------------------------------------------
    if warp_idx == TMA_WARP_ID:
        if cutlass.const_expr(USE_PDL):
            nvvm.griddepcontrol("wait")
        ab_empty_phase_bit = cutlass.Int32(1)
        ab_iter = cutlass.Int32(0)
        sched_stage = cutlass.Int32(0)
        sched_full_phase = cutlass.Int32(0)
        is_valid = cutlass.Int32(1)
        while is_valid != 0:
            while not nvvm.mbarrier_try_wait_parity(
                sched_full_mbar_ptr.subview(sched_stage),
                sched_full_phase,
                time_limit=10_000_000,
            ):
                pass
            slot = sched_storage.subview(sched_stage * SCHED_SLOT_WORDS)
            coord_expert = (slot.subview(0)).load()
            tile_m = (slot.subview(1)).load()
            tile_n = (slot.subview(2)).load()
            is_valid = (slot.subview(3)).load()
            group_begin = (slot.subview(4)).load()
            group_end = (slot.subview(5)).load()
            nvvm.bar_warp_sync(0xFFFFFFFF)
            if elect_one:
                nvvm.mbarrier_arrive(sched_empty_mbar_ptr.subview(sched_stage))
            sched_stage += 1
            if sched_stage == SCHED_STAGES:
                sched_stage = cutlass.Int32(0)
                sched_full_phase = sched_full_phase ^ 1

            if is_valid != 0:
                # Tile origin: the expert's weight rows (A, a global M coordinate)
                # and the routed group's tokens (B). GATHER maps the routed token
                # rows to source tokens; NONE addresses them directly in the
                # global token descriptor.
                coord_m = tile_m * cgrp_tile_mnk[0]
                coord_n = group_begin + tile_n * cgrp_tile_mnk[1]

                for k_tile_idx in range(num_k_tiles):
                    stage = ab_iter % ab_stages
                    if stage == 0 and ab_iter != 0:
                        ab_empty_phase_bit = ab_empty_phase_bit ^ 1

                    while not nvvm.mbarrier_try_wait_parity(ab_empty_mbar_ptr.subview(stage), ab_empty_phase_bit, time_limit=10_000_000):
                        pass

                    coord_k = k_tile_idx * cta_tile_mnk[2]
                    # One elected lane only: the barrier's arrival count is 1, and
                    # the TMA copies deliver exactly num_tma_copy_bytes once.
                    if elect_one:
                        nvvm.mbarrier_arrive_expect_tx(ab_full_mbar_ptr.subview(stage), num_tma_copy_bytes)
                    # The expert's weight is A's batch coordinate. K-major A: box
                    # [K_tile, cta_m] at (k, m, e); M-major A (an N-major weight)
                    # walks M in a_tma_group_elems-wide groups (same row bytes as a
                    # K-major row, so both majors share ab_tma_swizzle).
                    for _ai in cutlass.range_constexpr(num_a_operands):
                        if cutlass.const_expr(a_is_m_major):
                            for m_group in cutlass.range_constexpr(cta_tile_mnk[0] // a_tma_group_elems):
                                if elect_one:
                                    nvvm.cp_async_bulk_tensor_shared_cta_global(
                                        smem_a_list[_ai].subview(sA_elems * stage + m_group * a_tma_group_elems * _CTA_K_ELEMS),
                                        tma_a_descs[_ai].get_ptr(),
                                        (coord_m + m_group * a_tma_group_elems, coord_k, coord_expert),
                                        ab_full_mbar_ptr.subview(stage),
                                    )
                        else:
                            if elect_one:
                                nvvm.cp_async_bulk_tensor_shared_cta_global(
                                    smem_a_list[_ai].subview(sA_elems * stage),
                                    tma_a_descs[_ai].get_ptr(),
                                    (coord_k, coord_m, coord_expert),
                                    ab_full_mbar_ptr.subview(stage),
                                )
                    # The routed tokens: K-major box [K_tile, cta_n] at the group's
                    # coordinate; hardware zero-fills K tails and rows past S.
                    for _bj in cutlass.range_constexpr(num_b_operands):
                        if cutlass.const_expr(moe_gather):
                            for _bn in cutlass.range(cta_tile_mnk[1] // 4, unroll_full=True):
                                if elect_one:
                                    row = coord_n + _bn * 4
                                    r0 = moe_gather_row(token_index, row, group_end, source_rows)
                                    r1 = moe_gather_row(token_index, row + 1, group_end, source_rows)
                                    r2 = moe_gather_row(token_index, row + 2, group_end, source_rows)
                                    r3 = moe_gather_row(token_index, row + 3, group_end, source_rows)
                                    tma_gather4(
                                        smem_b_list[_bj].subview(sB_elems * stage + _bn * 4 * _CTA_K_ELEMS),
                                        tma_b_descs[_bj].get_ptr(),
                                        coord_k,
                                        r0,
                                        r1,
                                        r2,
                                        r3,
                                        ab_full_mbar_ptr.subview(stage),
                                    )
                        else:
                            if elect_one:
                                nvvm.cp_async_bulk_tensor_shared_cta_global(
                                    smem_b_list[_bj].subview(sB_elems * stage),
                                    tma_b_descs[_bj].get_ptr(),
                                    (coord_k, coord_n, cutlass.Int32(0)),
                                    ab_full_mbar_ptr.subview(stage),
                                )
                    ab_iter += 1

    # -- Compute warps: mma.sync mainloop + epilogue --------------------------
    if warp_idx < NUM_COMPUTE_WARPS:
        nvvm.setmaxregister(EPI_REG_COUNT, nvvm.SetMaxRegisterAction.INCREASE)
        if cutlass.const_expr(USE_PDL):
            nvvm.griddepcontrol("wait")

        lane = tidx % 32
        lane_div4 = lane // 4
        lane_mod4 = lane % 4
        warp_row = warp_idx % WARPS_M
        warp_col = warp_idx // WARPS_M

        # ldmatrix lane->address maps (see PTX ldmatrix; addresses are 16B rows).
        # A x4 tile order = (rows 0-7, rows 8-15) x (16B col 0, 16B col 1) —
        # matching the a0..a3 fragment order of mma.sync.
        a_ldm_row = (lane % 8) + 8 * ((lane // 8) % 2)
        a_ldm_col16 = lane // 16
        # B x4 covers TWO 8-col n-frags: (n rows 0-7, n rows 8-15) each split
        # over (16B col 0, 16B col 1) -> regs (b0,b1) frag0 + (b0,b1) frag1.
        b_ldm_pair_row = (lane % 8) + 8 * (lane // 16)
        b_ldm_pair_col16 = (lane // 8) % 2
        # B x2 tail: one n-frag (rows 0-7 x two 16B cols; lanes 16-31 unused).
        b_ldm_tail_row = lane % 8
        b_ldm_tail_col16 = (lane // 8) % 2
        # Transposed (M-major SMEM) maps for the b16 form of A (an N-major
        # weight): rows run along K, 16B units along M -- sm120_matmul's A maps.
        # ldmatrix.trans keeps the x4 reg->tile order, so the tile-to-lane-group
        # assignment reproduces the K-major fragment order above.
        # A trans x4 tiles: (m0-7,k0-7), (m8-15,k0-7), (m0-7,k8-15), (m8-15,k8-15).
        # (The 8-bit m16n16.trans.b8 form needs no map: k = kb_base + lane.)
        at_ldm_k = (lane % 8) + 8 * (lane // 16)
        at_ldm_m8 = (lane // 8) % 2

        # One register accumulator per GEMM of the chain (multi-GEMM: past the
        # warp's register grant ptxas spills -- a perf trade-off, never a gate).
        acc_list = [cutlass.Array(mma_c_dtype, _ACC_REGS, alignment=16) for _g in range(num_gemms)]

        ab_full_phase_bit = cutlass.Int32(0)
        ab_iter = cutlass.Int32(0)
        sched_stage = cutlass.Int32(0)
        sched_full_phase = cutlass.Int32(0)
        # The routed output is one flat (N, S) view of the (S, N) buffer: no batch term.
        tile_l = cutlass.Int32(0)

        while not nvvm.mbarrier_try_wait_parity(sched_full_mbar_ptr.subview(sched_stage), sched_full_phase, time_limit=10_000_000):
            pass
        _slot = sched_storage.subview(sched_stage * SCHED_SLOT_WORDS)
        tile_m = (_slot.subview(1)).load()
        tile_n = (_slot.subview(2)).load()
        is_valid = (_slot.subview(3)).load()
        group_begin = (_slot.subview(4)).load()
        group_end = (_slot.subview(5)).load()
        group_idx = (_slot.subview(7)).load()
        nvvm.bar_warp_sync(0xFFFFFFFF)
        if elect_one:
            nvvm.mbarrier_arrive(sched_empty_mbar_ptr.subview(sched_stage))
        sched_stage += 1
        if sched_stage == SCHED_STAGES:
            sched_stage = cutlass.Int32(0)
            sched_full_phase = sched_full_phase ^ 1

        while is_valid != 0:
            coord_m = tile_m * cgrp_tile_mnk[0]
            coord_n = group_begin + tile_n * cgrp_tile_mnk[1]

            for _g in cutlass.range_constexpr(num_gemms):
                _acc_g = acc_list[_g]
                for _z in cutlass.range_constexpr(_ACC_REGS):
                    _acc_g[_z] = mma_c_dtype(0)

            for k_tile_idx in range(num_k_tiles):
                stage = ab_iter % ab_stages
                if stage == 0 and ab_iter != 0:
                    ab_full_phase_bit = ab_full_phase_bit ^ 1

                while not nvvm.mbarrier_try_wait_parity(ab_full_mbar_ptr.subview(stage), ab_full_phase_bit, time_limit=10_000_000):
                    pass

                sA_ptrs = [smem_a_list[_ai].subview(sA_elems * stage).data_ptr() for _ai in range(num_a_operands)]
                sB_ptrs = [smem_b_list[_bj].subview(sB_elems * stage).data_ptr() for _bj in range(num_b_operands)]

                for k_blk in cutlass.range_constexpr(_NUM_K_BLOCKS):
                    kb_base = k_blk * _K_BLK_ELEMS
                    a_frags_list = []
                    for _ai in cutlass.range_constexpr(num_a_operands):
                        sA_ptr = sA_ptrs[_ai]
                        a_frags = []
                        if cutlass.const_expr(a_is_m_major and _ELEM_BITS == 8):
                            # Byte-granule transpose (ldmatrix.m16n16.x2.trans.b8): both
                            # tiles are 16 k-rows x 16 m-bytes at the frag's M base --
                            # lanes 0-15 address k = kb..kb+15, lanes 16-31 kb+16..kb+31
                            # -- and the four result regs land as mma.sync a0..a3.
                            for mf in cutlass.range_constexpr(_M_FRAGS):
                                a_m = warp_row * _WARP_TILE_M + mf * 16
                                a_off = (
                                    (a_m // a_tma_group_elems) * (a_tma_group_elems * _CTA_K_ELEMS)
                                    + (kb_base + lane) * a_tma_group_elems
                                    + a_m % a_tma_group_elems
                                )
                                a_frags.append(
                                    nvvm.ldmatrix(
                                        _apply_smem_swizzle(sA_ptr + a_off, _AB_SWIZZLE),
                                        4,
                                        nvvm.MMALayout.COL,
                                        shape=nvvm.LoadShape.M16N16,
                                        src_format=nvvm.LoadSrcFormat.B8,
                                    )
                                )
                        elif cutlass.const_expr(a_is_m_major):
                            # M-major SMEM: group g holds K_tile rows of
                            # a_tma_group_elems M elements; ldmatrix.trans transposes
                            # each (k x m) 8x8 b16 tile back into the (m x k) fragment.
                            for mf in cutlass.range_constexpr(_M_FRAGS):
                                a_m = warp_row * _WARP_TILE_M + mf * 16 + at_ldm_m8 * 8
                                a_off = (
                                    (a_m // a_tma_group_elems) * (a_tma_group_elems * _CTA_K_ELEMS)
                                    + (kb_base + at_ldm_k) * a_tma_group_elems
                                    + a_m % a_tma_group_elems
                                )
                                a_frags.append(
                                    nvvm.ldmatrix(
                                        _apply_smem_swizzle(sA_ptr + a_off, _AB_SWIZZLE),
                                        4,
                                        nvvm.MMALayout.COL,
                                    )
                                )
                        else:
                            for mf in cutlass.range_constexpr(_M_FRAGS):
                                a_row = warp_row * _WARP_TILE_M + mf * 16 + a_ldm_row
                                a_off = a_row * _CTA_K_ELEMS + kb_base + a_ldm_col16 * _ELEMS_16B
                                a_frags.append(
                                    nvvm.ldmatrix(
                                        _apply_smem_swizzle(sA_ptr + a_off, _AB_SWIZZLE),
                                        4,
                                        nvvm.MMALayout.ROW,
                                    )
                                )
                        a_frags_list.append(a_frags)
                    for _bj in cutlass.range_constexpr(num_b_operands):
                        sB_ptr = sB_ptrs[_bj]
                        b_frags = []
                        # The token is K-major (checked at import): plain ldmatrix.
                        for npair in cutlass.range_constexpr(_N_FRAG_PAIRS):
                            b_row = warp_col * _WARP_TILE_N + npair * 16 + b_ldm_pair_row
                            b_off = b_row * _CTA_K_ELEMS + kb_base + b_ldm_pair_col16 * _ELEMS_16B
                            bv = nvvm.ldmatrix(
                                _apply_smem_swizzle(sB_ptr + b_off, _AB_SWIZZLE),
                                4,
                                nvvm.MMALayout.ROW,
                            )
                            b_frags.append((bv[0], bv[1]))
                            b_frags.append((bv[2], bv[3]))
                        if cutlass.const_expr(_N_FRAGS % 2 == 1):
                            b_row = warp_col * _WARP_TILE_N + (_N_FRAGS - 1) * 8 + b_ldm_tail_row
                            b_off = b_row * _CTA_K_ELEMS + kb_base + b_ldm_tail_col16 * _ELEMS_16B
                            bt = nvvm.ldmatrix(
                                _apply_smem_swizzle(sB_ptr + b_off, _AB_SWIZZLE),
                                2,
                                nvvm.MMALayout.ROW,
                            )
                            b_frags.append((bt[0], bt[1]))

                        # Every GEMM fed by this B operand (trace-time selection).
                        for _g in cutlass.range_constexpr(num_gemms):
                            if cutlass.const_expr(gemm_b_idx[_g] == _bj):
                                _acc_g = acc_list[_g]
                                a_frags = a_frags_list[gemm_a_idx[_g]]
                                for mf in cutlass.range_constexpr(_M_FRAGS):
                                    av = a_frags[mf]
                                    for nf in cutlass.range_constexpr(_N_FRAGS):
                                        b0, b1 = b_frags[nf]
                                        _o = (mf * _N_FRAGS + nf) * 4
                                        _acc_g[_o:4] = _mma_16x8_k32b(
                                            av[0],
                                            av[1],
                                            av[2],
                                            av[3],
                                            b0,
                                            b1,
                                            _acc_g[_o + 0],
                                            _acc_g[_o + 1],
                                            _acc_g[_o + 2],
                                            _acc_g[_o + 3],
                                        )
                nvvm.bar_warp_sync(0xFFFFFFFF)
                cute.arch.fence_proxy("async.shared", space="cta")
                if elect_one:
                    nvvm.mbarrier_arrive(ab_empty_mbar_ptr.subview(stage))
                ab_iter += 1

            # -- Epilogue: accumulators are already in registers ------------------
            # (The aux views are injected per row below: `row` is the weight row.)

            _stg_stage = smem_stg_epi.subview(warp_idx * _STG_EPI_WARP_ELEMS)
            for mf in cutlass.range_constexpr(_M_FRAGS):
                for grp in cutlass.range_constexpr(_STG_EPI_NGRP):
                    _nf0 = grp * _STG_EPI_GROUP_FRAGS
                    _grp_frags = min(_STG_EPI_GROUP_FRAGS, _N_FRAGS - _nf0)
                    # -- STS_128: reg-index-order dump, one batch per fragment; then
                    # LDS: 16 contiguous elems = both row-halves of one frag. One GEMM
                    # at a time through the same warp-private buffer (multi-GEMM keeps
                    # every GEMM's segment in registers, not extra SMEM).
                    _seg_list = []
                    for _g in cutlass.range_constexpr(num_gemms):
                        _acc_g = acc_list[_g]
                        for b in cutlass.range_constexpr(_grp_frags):
                            _o = (mf * _N_FRAGS + _nf0 + b) * 4
                            _s_off = b * _STG_EPI_BATCH_STRIDE + lane * _STG_EPI_LANE_QUAD
                            (_stg_stage.data_ptr() + _s_off).store(_acc_g[_o:4], alignment=16)
                        nvvm.bar_warp_sync(0xFFFFFFFF)
                        _seg_list.append((_stg_stage.data_ptr() + lane_mod4 * _STG_EPI_BATCH_STRIDE + lane_div4 * 16).load(alignment=16, count=16))
                        if cutlass.const_expr(_g + 1 < num_gemms):
                            nvvm.bar_warp_sync(0xFFFFFFFF)  # every lane has its segment before the buffer is reused
                    # Short tail group: trailing lanes own no fragment there
                    # (True at trace time for full groups — no guard emitted).
                    _lane_active = True if _grp_frags == _STG_EPI_GROUP_FRAGS else lane_mod4 < _grp_frags
                    if _lane_active:
                        for half in cutlass.range_constexpr(2):
                            row_in_cta = warp_row * _WARP_TILE_M + mf * 16 + half * 8 + lane_div4
                            row = coord_m + row_in_cta
                            # Weight rows past M are the TMA zero-fill of the last M tile.
                            if row < M:
                                # @@INJECT_AUX_VIEWS@@
                                _row_list = []
                                for _g in cutlass.range_constexpr(num_gemms):
                                    _seg = _seg_list[_g]
                                    _row = cutlass.Array(mma_c_dtype, 8, alignment=16)
                                    for sj in cutlass.range_constexpr(4):
                                        _row[2 * sj] = _seg[4 * sj + 2 * half]
                                        _row[2 * sj + 1] = _seg[4 * sj + 2 * half + 1]
                                    _row_list.append(_row)
                                for sv in cutlass.range_constexpr(8 // _STG_V):
                                    col = coord_n + warp_col * _WARP_TILE_N + (_nf0 + lane_mod4) * 8 + sv * _STG_V
                                    col_j = col
                                    # The ragged tail of a group: token columns at or past
                                    # group_end hold the next group's tokens (or zero-fill)
                                    # and are not this expert's output. The STG chunk divides
                                    # the promised group-boundary alignment, and the stores
                                    # re-check every column against group_end.
                                    if col_j < group_end:
                                        # One epilogue input vector per GEMM: GEMM 0 is the
                                        # template's `vec_f32`, GEMMs > 0 are bound as
                                        # `vec_f32_<g>` by the injected STG bindings below.
                                        # NB: Array slices are [start:COUNT], not
                                        # [start:stop] (matches acc[_o:2] above).
                                        c_rmem_vecs = []
                                        for _g in cutlass.range_constexpr(num_gemms):
                                            _vec = _row_list[_g][sv * _STG_V : _STG_V]
                                            if cutlass.const_expr(acc_widen_to_fp32):
                                                _pf = _vec.to(cutlass.Float32)
                                                c_rmem_vecs.append(_pf + cutlass.full_like(_pf, 0.0))
                                            else:
                                                c_rmem_vecs.append(_vec)
                                        vec_f32 = c_rmem_vecs[0]
                                        # Every store carries its own output's offset: no template-level
                                        # linear_idx, so a reduction-only chain (no output 0) renders.

                                        # @@INJECT_STG_VEC_BINDINGS@@

                                        # @@INJECT_EPILOGUE@@
                    nvvm.bar_warp_sync(0xFFFFFFFF)

            # Next record.
            while not nvvm.mbarrier_try_wait_parity(sched_full_mbar_ptr.subview(sched_stage), sched_full_phase, time_limit=10_000_000):
                pass
            _slot = sched_storage.subview(sched_stage * SCHED_SLOT_WORDS)
            tile_m = (_slot.subview(1)).load()
            tile_n = (_slot.subview(2)).load()
            is_valid = (_slot.subview(3)).load()
            group_begin = (_slot.subview(4)).load()
            group_end = (_slot.subview(5)).load()
            group_idx = (_slot.subview(7)).load()
            nvvm.bar_warp_sync(0xFFFFFFFF)
            if elect_one:
                nvvm.mbarrier_arrive(sched_empty_mbar_ptr.subview(sched_stage))
            sched_stage += 1
            if sched_stage == SCHED_STAGES:
                sched_stage = cutlass.Int32(0)
                sched_full_phase = sched_full_phase ^ 1

        # No more tiles for this CTA: all its global A/B reads have been issued.
        if cutlass.const_expr(USE_PDL):
            if warp_idx == 0:
                if elect_one:
                    nvvm.griddepcontrol("launch_dependents")


_kernel.set_name_prefix("cudnn", remove_cutlass_symbol=True)


@cute.jit
def _host(
    problem_size: tuple,
    first_token_offset: cute.Tensor,
    tma_workspace: cute.Tensor,
    # @@INJECT_HOST_AB_PARAMS@@
    # @@INJECT_HOST_TAP_PARAMS@@
    # @@INJECT_HOST_AUX_PARAMS@@
    stream: _cuda.CUstream,
) -> None:
    # @@INJECT_HOST_AB_LISTS@@

    m = problem_size[0]
    n = problem_size[1]
    k_sym = problem_size[2]
    num_experts = problem_size[3]
    num_groups = problem_size[4]
    _stride_idx = 5
    _a_stride_sets = []
    for _ in cutlass.range_constexpr(num_a_operands):
        _a_stride_sets.append(
            (
                problem_size[_stride_idx],
                problem_size[_stride_idx + 1],
                problem_size[_stride_idx + 2],
            )
        )
        _stride_idx += 3
    _b_stride_sets = []
    for _ in cutlass.range_constexpr(num_b_operands):
        _b_stride_sets.append(
            (
                problem_size[_stride_idx],
                problem_size[_stride_idx + 1],
                problem_size[_stride_idx + 2],
            )
        )
        _stride_idx += 3

    # @@INJECT_HOST_REDUCTION_STRIDES@@

    # A is the expert's weight, batched by expert. K-major: box [K_tile, cta_m].
    # M-major (an N-major weight): [group_elems, K_tile] boxes, one per M group
    # (the group row bytes equal a K-major row's, so both majors share
    # ab_tma_swizzle).
    tma_a_desc_list = []
    for _a_idx, _a_op in enumerate(_a_operands):
        a_stride_m, a_stride_k, a_stride_l = _a_stride_sets[_a_idx]
        if cutlass.const_expr(a_is_m_major):
            tma_a_desc_list.append(
                _tma.create_tensor_map_tiled(
                    global_address=_a_op.iterator.toint(),
                    dtype=ab_tma_dtype,
                    global_dims=[m, k_sym, num_experts],
                    global_strides=[
                        a_stride_k * ab_dtype.width // 128,
                        a_stride_l * ab_dtype.width // 128,
                    ],
                    box_dims=[a_tma_group_elems, cta_tile_mnk[2], 1],
                    swizzle=ab_tma_swizzle,
                )
            )
        else:
            tma_a_desc_list.append(
                _tma.create_tensor_map_tiled(
                    global_address=_a_op.iterator.toint(),
                    dtype=ab_tma_dtype,
                    global_dims=[k_sym, m, num_experts],
                    global_strides=[
                        a_stride_m * ab_dtype.width // 128,
                        a_stride_l * ab_dtype.width // 128,
                    ],
                    box_dims=[cta_tile_mnk[2], cta_tile_mnk[0], 1],
                    swizzle=ab_tma_swizzle,
                )
            )
    # B is the routed token matrix. GATHER uses the original source extent and
    # one-row boxes. NONE walks whole tiles of the routed token matrix.
    tma_b_desc_list = []
    for _b_idx, _b_op in enumerate(_b_operands):
        b_stride_n, b_stride_k, b_stride_l = _b_stride_sets[_b_idx]
        if cutlass.const_expr(moe_gather):
            b_dims = [k_sym, _b_op.shape[0]]
            b_strides = [b_stride_n * ab_dtype.width // 128]
            b_box = [cta_tile_mnk[2], 1]
        else:
            b_dims = [k_sym, n, 1]
            b_strides = [b_stride_n * ab_dtype.width // 128, b_stride_l * ab_dtype.width // 128]
            b_box = [cta_tile_mnk[2], cta_tile_mnk[1], 1]
        tma_b_desc_list.append(
            _tma.create_tensor_map_tiled(
                global_address=_b_op.iterator.toint(),
                dtype=ab_tma_dtype,
                global_dims=b_dims,
                global_strides=b_strides,
                box_dims=b_box,
                swizzle=ab_tma_swizzle,
            )
        )

    # Persistent grid: as many CTAs as the device co-schedules; every CTA pulls
    # tiles off the global counter until the group space is exhausted. No
    # cluster launch on sm120 (CC 12.x has no thread-block clusters).
    grid_shape = (grid_num_clusters, 1, 1)
    # Zero the scheduler counter on the launch stream. The PDL main kernel
    # below reads it only after griddepcontrol.wait, i.e. once this has landed.
    counter_qword = grid_num_clusters * moe_desc_slots * TENSOR_MAP_QWORDS
    _dynamic_scheduler_counter_initialization(tma_workspace, cutlass.Int32(counter_qword)).launch(grid=(1, 1, 1), block=(1, 1, 1), stream=stream)
    _kernel(
        problem_size[0],
        problem_size[1],
        problem_size[2],
        cutlass.Int32(num_experts),
        cutlass.Int32(num_groups),
        first_token_offset,
        tma_workspace,
        # @@INJECT_HOST_KERNEL_DESC_PASS@@
        # @@INJECT_MOE_HOST_MA_PASS@@
        # @@INJECT_HOST_TAP_PASS@@
        # @@INJECT_HOST_REDUCTION_STRIDE_PASS@@
        # @@INJECT_HOST_AUX_PASS@@
    ).launch(
        grid=grid_shape,
        block=(threads_per_cta, 1, 1),
        use_pdl=USE_PDL,
        stream=stream,
    )


@lru_cache(maxsize=None)
def compile() -> Callable:
    out_vec_elems = vec_bytes_epi // (cd_dtype.width // 8)
    ab_stride_elems = 16 // (ab_dtype.width // 8)
    sym_m = cute.sym_int64()
    # The token extent: the STG chunk walks N, and runtime S must keep the
    # promised group-boundary alignment the chunk was clamped to.
    sym_n = cute.sym_int64(divisibility=min(out_vec_elems, moe_token_alignment))
    # K tails are supported: the K loop is ceil_div and the TMA descriptor's global K
    # extent makes a partial box HW zero-filled. The only real K rule is the 16-byte
    # TMA contiguous-extent one, already gated by _tma_alignment_reject.
    sym_k = cute.sym_int64()
    sym_e = cute.sym_int64()
    sym_g = cute.sym_int64()
    sym_source_n = cute.sym_int64() if moe_gather else sym_n

    def _make_fake_a():
        return make_fake_compact_tensor(
            mma_a_dtype,
            (sym_m, sym_k, sym_e),
            stride_order=(0, 1, 2) if a_is_m_major else (1, 0, 2),
            assumed_align=16,
        )

    def _make_fake_b():
        return make_fake_compact_tensor(
            mma_b_dtype,
            (sym_source_n, sym_k, 1),
            stride_order=(1, 0, 2),
            assumed_align=16,
        )

    fake_first_token_offset = make_fake_compact_tensor(
        offset_cutlass_dtype,
        (cute.sym_int64(),),
        stride_order=(0,),
        assumed_align=offset_cutlass_dtype.width // 8,
    )
    # The compiler carves grid_ctas * moe_desc_slots tensormap slots plus one
    # counter slot (16 int64 each); with no descriptor slots that is the one
    # counter slot.
    fake_tma_workspace = make_fake_compact_tensor(
        cutlass.Int64,
        (grid_num_clusters * moe_desc_slots * TENSOR_MAP_QWORDS + TENSOR_MAP_QWORDS,),
        stride_order=(0,),
        assumed_align=128,
    )

    def _sym_operand_strides(is_mn_major: bool) -> tuple:
        # Operand is permuted to (M|N, K, L): the unit stride is mode 0 when MN-major, mode 1 when K-major, and never reaches TMA.
        unit = 0 if is_mn_major else 1
        return tuple(cute.sym_int64() if i == unit else cute.sym_int64(divisibility=ab_stride_elems) for i in range(3))

    sym_a_strides = []
    for _ in range(num_a_operands):
        sym_a_strides.extend(_sym_operand_strides(a_is_m_major))
    sym_b_strides = []
    for _ in range(num_b_operands):
        sym_b_strides.extend(_sym_operand_strides(False))
    # @@INJECT_COMPILE_REDUCTION_STRIDE_DECLS@@
    # @@INJECT_COMPILE_AB_FAKES@@
    # @@INJECT_COMPILE_TAP_FAKES@@
    problem_size = (
        sym_m,
        sym_n,
        sym_k,
        sym_e,
        sym_g,
        *sym_a_strides,
        *sym_b_strides,
        # @@INJECT_COMPILE_REDUCTION_STRIDE_SYMBOLS@@
    )
    # @@INJECT_COMPILE_AUX_FAKES@@
    _fake_stream = make_fake_stream(use_tvm_ffi_env_stream=False)
    return _compile_cached(
        _host,
        problem_size,
        fake_first_token_offset,
        fake_tma_workspace,
        # @@INJECT_COMPILE_AB_PASS@@
        # @@INJECT_COMPILE_TAP_PASS@@
        # @@INJECT_COMPILE_AUX_PASS@@
        stream=_fake_stream,
        options=frost_compile_options,
        # persistent object across processes (cudnn.frost.compiled_cache); the digest of THIS source is the key
        cache_key=globals().get("FROST_SOURCE_DIGEST"),
        symbol="frost_gemm",
    )
