{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../CIC_FIR_2C_issue.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "myclkgen_100M": "",
      "DivideBy2N_50M_out": "",
      "cic_compiler_0": "",
      "fir_compiler_0": "",
      "sim_rst_gen_0": "",
      "axis2c_combine_0": "",
      "mult_gen_0": "",
      "axis2c_splitter_0": "",
      "AXI_Stream_Generator_0": "",
      "cic_compiler_1": "",
      "reset_lengthener_0": ""
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_0",
        "xci_path": "ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "Channels": {
            "value": "1"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "9"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "M_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0.1"
          },
          "Output_Width": {
            "value": "14"
          },
          "PINC1": {
            "value": "1000001100010010011"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_and_SIN_COS_LUT"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "28"
          },
          "Phase_offset": {
            "value": "Fixed"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "80"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "16"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "xci_path": "ip/design_1_xlslice_1_0/design_1_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          }
        }
      },
      "myclkgen_100M": {
        "vlnv": "xilinx.com:module_ref:myclkgen:1.0",
        "xci_name": "design_1_myclkgen_0_0",
        "xci_path": "ip/design_1_myclkgen_0_0/design_1_myclkgen_0_0.xci",
        "inst_hier_path": "myclkgen_100M",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "myclkgen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "DivideBy2N_50M_out": {
        "vlnv": "xilinx.com:module_ref:DivideBy2N:1.0",
        "xci_name": "design_1_DivideBy2N_0_0",
        "xci_path": "ip/design_1_DivideBy2N_0_0/design_1_DivideBy2N_0_0.xci",
        "inst_hier_path": "DivideBy2N_50M_out",
        "parameters": {
          "N": {
            "value": "1"
          },
          "WIDTH": {
            "value": "2"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DivideBy2N",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_out": {
            "direction": "O"
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_0_0",
        "xci_path": "ip/design_1_cic_compiler_0_0/design_1_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "100"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "16"
          },
          "Input_Sample_Frequency": {
            "value": "50"
          },
          "Maximum_Rate": {
            "value": "1024"
          },
          "Minimum_Rate": {
            "value": "4"
          },
          "Number_Of_Channels": {
            "value": "2"
          },
          "Output_Data_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Sample_Rate_Changes": {
            "value": "Programmable"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_0_0",
        "xci_path": "ip/design_1_fir_compiler_0_0/design_1_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "100"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "ColumnConfig": {
            "value": "11"
          },
          "DATA_Has_TLAST": {
            "value": "Vector_Framing"
          },
          "Data_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Number_Channels": {
            "value": "2"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Reset_Data_Vector": {
            "value": "false"
          },
          "S_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Sample_Frequency": {
            "value": "50"
          },
          "Select_Pattern": {
            "value": "All"
          }
        }
      },
      "sim_rst_gen_0": {
        "vlnv": "xilinx.com:ip:sim_rst_gen:1.0",
        "xci_name": "design_1_sim_rst_gen_0_0",
        "xci_path": "ip/design_1_sim_rst_gen_0_0/design_1_sim_rst_gen_0_0.xci",
        "inst_hier_path": "sim_rst_gen_0"
      },
      "axis2c_combine_0": {
        "vlnv": "xilinx.com:module_ref:axis2c_combine:1.0",
        "xci_name": "design_1_axis2c_combine_0_0",
        "xci_path": "ip/design_1_axis2c_combine_0_0/design_1_axis2c_combine_0_0.xci",
        "inst_hier_path": "axis2c_combine_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis2c_combine",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "channel1_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "channel2_data": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_0",
        "xci_path": "ip/design_1_mult_gen_0_0/design_1_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "ConstValue": {
            "value": "2"
          },
          "MultType": {
            "value": "Constant_Coefficient_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "15"
          },
          "PortAWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "axis2c_splitter_0": {
        "vlnv": "xilinx.com:module_ref:axis2c_splitter:1.0",
        "xci_name": "design_1_axis2c_splitter_0_1",
        "xci_path": "ip/design_1_axis2c_splitter_0_1/design_1_axis2c_splitter_0_1.xci",
        "inst_hier_path": "axis2c_splitter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis2c_splitter",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              },
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                  "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                  "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency chan_stride",
                  "format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated",
                  "dependency data_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs",
                  "{resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value",
                  "true}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {}",
                  "format long minimum {} maximum {}} value 9} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type",
                  "immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value true} datatype {name",
                  "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}}",
                  "value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {}",
                  "maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated",
                  "dependency enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                  "{resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}}",
                  "value 8}}}}}} TUSER_WIDTH 16",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "m_axis_tdata0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "m_axis_tdata1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "m_axis_tvalid": {
            "direction": "O"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "AXI_Stream_Generator_0": {
        "vlnv": "xilinx.com:module_ref:AXI_Stream_Generator:1.0",
        "xci_name": "design_1_AXI_Stream_Generator_0_0",
        "xci_path": "ip/design_1_AXI_Stream_Generator_0_0/design_1_AXI_Stream_Generator_0_0.xci",
        "inst_hier_path": "AXI_Stream_Generator_0",
        "parameters": {
          "DATA_0": {
            "value": "0x00000004"
          },
          "DATA_1": {
            "value": "0x00000008"
          },
          "TIMEOUT_0": {
            "value": "10001"
          },
          "TIMEOUT_1": {
            "value": "10001"
          },
          "TIMEOUT_2": {
            "value": "0"
          },
          "TIMEOUT_3": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AXI_Stream_Generator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_1_0",
        "xci_path": "ip/design_1_cic_compiler_1_0/design_1_cic_compiler_1_0.xci",
        "inst_hier_path": "cic_compiler_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "100"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "16"
          },
          "Input_Sample_Frequency": {
            "value": "50"
          },
          "Number_Of_Channels": {
            "value": "2"
          },
          "Output_Data_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "1"
          }
        }
      },
      "reset_lengthener_0": {
        "vlnv": "xilinx.com:module_ref:reset_lengthener:1.0",
        "xci_name": "design_1_reset_lengthener_0_0",
        "xci_path": "ip/design_1_reset_lengthener_0_0/design_1_reset_lengthener_0_0.xci",
        "inst_hier_path": "reset_lengthener_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reset_lengthener",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_myclkgen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "O"
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "rst_h": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "axis2c_combine_0_interface_axis": {
        "interface_ports": [
          "axis2c_combine_0/interface_axis",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "cic_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_0/M_AXIS_DATA",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "cic_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_1/M_AXIS_DATA",
          "axis2c_splitter_0/s_axis"
        ]
      }
    },
    "nets": {
      "AXI_Stream_Generator_0_axis_tdata": {
        "ports": [
          "AXI_Stream_Generator_0/axis_tdata",
          "cic_compiler_0/s_axis_config_tdata"
        ]
      },
      "AXI_Stream_Generator_0_axis_tvalid": {
        "ports": [
          "AXI_Stream_Generator_0/axis_tvalid",
          "cic_compiler_0/s_axis_config_tvalid",
          "reset_lengthener_0/rst_h"
        ]
      },
      "DivideBy2N_50M_out_clk_out": {
        "ports": [
          "DivideBy2N_50M_out/clk_out",
          "dds_compiler_0/aclk"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "axis2c_combine_0/channel2_data"
        ]
      },
      "myclkgen_0_clk": {
        "ports": [
          "myclkgen_100M/clk",
          "DivideBy2N_50M_out/clk",
          "cic_compiler_0/aclk",
          "fir_compiler_0/aclk",
          "axis2c_combine_0/clk",
          "axis2c_splitter_0/aclk",
          "AXI_Stream_Generator_0/clk",
          "cic_compiler_1/aclk",
          "reset_lengthener_0/clk"
        ]
      },
      "sim_rst_gen_0_rst": {
        "ports": [
          "sim_rst_gen_0/rst",
          "DivideBy2N_50M_out/resetn",
          "cic_compiler_0/aresetn",
          "fir_compiler_0/aresetn",
          "axis2c_combine_0/aresetn",
          "axis2c_splitter_0/aresetn",
          "reset_lengthener_0/resetn",
          "cic_compiler_1/aresetn"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "axis2c_combine_0/channel1_data"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "mult_gen_0/A"
        ]
      }
    }
  }
}