
Micron-GLIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000128b8  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  080129f8  080129f8  000229f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013028  08013028  00030a0c  2**0
                  CONTENTS
  4 .ARM          00000008  08013028  08013028  00023028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013030  08013030  00030a0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013030  08013030  00023030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013034  08013034  00023034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a0c  20000000  08013038  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e70  20000a0c  08013a44  00030a0c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000187c  08013a44  0003187c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030a0c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b1e5  00000000  00000000  00030a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c5c  00000000  00000000  0004bc1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c0  00000000  00000000  00050878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001690  00000000  00000000  00052138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a5a6  00000000  00000000  000537c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fdd5  00000000  00000000  0006dd6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087d8c  00000000  00000000  0008db43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001158cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c6c  00000000  00000000  00115920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000a0c 	.word	0x20000a0c
 800015c:	00000000 	.word	0x00000000
 8000160:	080129e0 	.word	0x080129e0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000a10 	.word	0x20000a10
 800017c:	080129e0 	.word	0x080129e0

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr

080001a4 <__aeabi_drsub>:
 80001a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001a8:	e002      	b.n	80001b0 <__adddf3>
 80001aa:	bf00      	nop

080001ac <__aeabi_dsub>:
 80001ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001b0 <__adddf3>:
 80001b0:	b530      	push	{r4, r5, lr}
 80001b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ba:	ea94 0f05 	teq	r4, r5
 80001be:	bf08      	it	eq
 80001c0:	ea90 0f02 	teqeq	r0, r2
 80001c4:	bf1f      	itttt	ne
 80001c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001d6:	f000 80e2 	beq.w	800039e <__adddf3+0x1ee>
 80001da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001e2:	bfb8      	it	lt
 80001e4:	426d      	neglt	r5, r5
 80001e6:	dd0c      	ble.n	8000202 <__adddf3+0x52>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	ea82 0000 	eor.w	r0, r2, r0
 80001f6:	ea83 0101 	eor.w	r1, r3, r1
 80001fa:	ea80 0202 	eor.w	r2, r0, r2
 80001fe:	ea81 0303 	eor.w	r3, r1, r3
 8000202:	2d36      	cmp	r5, #54	; 0x36
 8000204:	bf88      	it	hi
 8000206:	bd30      	pophi	{r4, r5, pc}
 8000208:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800020c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000210:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x70>
 800021a:	4240      	negs	r0, r0
 800021c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000220:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000224:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800022c:	d002      	beq.n	8000234 <__adddf3+0x84>
 800022e:	4252      	negs	r2, r2
 8000230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000234:	ea94 0f05 	teq	r4, r5
 8000238:	f000 80a7 	beq.w	800038a <__adddf3+0x1da>
 800023c:	f1a4 0401 	sub.w	r4, r4, #1
 8000240:	f1d5 0e20 	rsbs	lr, r5, #32
 8000244:	db0d      	blt.n	8000262 <__adddf3+0xb2>
 8000246:	fa02 fc0e 	lsl.w	ip, r2, lr
 800024a:	fa22 f205 	lsr.w	r2, r2, r5
 800024e:	1880      	adds	r0, r0, r2
 8000250:	f141 0100 	adc.w	r1, r1, #0
 8000254:	fa03 f20e 	lsl.w	r2, r3, lr
 8000258:	1880      	adds	r0, r0, r2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	4159      	adcs	r1, r3
 8000260:	e00e      	b.n	8000280 <__adddf3+0xd0>
 8000262:	f1a5 0520 	sub.w	r5, r5, #32
 8000266:	f10e 0e20 	add.w	lr, lr, #32
 800026a:	2a01      	cmp	r2, #1
 800026c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000270:	bf28      	it	cs
 8000272:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000276:	fa43 f305 	asr.w	r3, r3, r5
 800027a:	18c0      	adds	r0, r0, r3
 800027c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000280:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000284:	d507      	bpl.n	8000296 <__adddf3+0xe6>
 8000286:	f04f 0e00 	mov.w	lr, #0
 800028a:	f1dc 0c00 	rsbs	ip, ip, #0
 800028e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000292:	eb6e 0101 	sbc.w	r1, lr, r1
 8000296:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800029a:	d31b      	bcc.n	80002d4 <__adddf3+0x124>
 800029c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002a0:	d30c      	bcc.n	80002bc <__adddf3+0x10c>
 80002a2:	0849      	lsrs	r1, r1, #1
 80002a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002ac:	f104 0401 	add.w	r4, r4, #1
 80002b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002b8:	f080 809a 	bcs.w	80003f0 <__adddf3+0x240>
 80002bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002c0:	bf08      	it	eq
 80002c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002c6:	f150 0000 	adcs.w	r0, r0, #0
 80002ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ce:	ea41 0105 	orr.w	r1, r1, r5
 80002d2:	bd30      	pop	{r4, r5, pc}
 80002d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002d8:	4140      	adcs	r0, r0
 80002da:	eb41 0101 	adc.w	r1, r1, r1
 80002de:	3c01      	subs	r4, #1
 80002e0:	bf28      	it	cs
 80002e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002e6:	d2e9      	bcs.n	80002bc <__adddf3+0x10c>
 80002e8:	f091 0f00 	teq	r1, #0
 80002ec:	bf04      	itt	eq
 80002ee:	4601      	moveq	r1, r0
 80002f0:	2000      	moveq	r0, #0
 80002f2:	fab1 f381 	clz	r3, r1
 80002f6:	bf08      	it	eq
 80002f8:	3320      	addeq	r3, #32
 80002fa:	f1a3 030b 	sub.w	r3, r3, #11
 80002fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000302:	da0c      	bge.n	800031e <__adddf3+0x16e>
 8000304:	320c      	adds	r2, #12
 8000306:	dd08      	ble.n	800031a <__adddf3+0x16a>
 8000308:	f102 0c14 	add.w	ip, r2, #20
 800030c:	f1c2 020c 	rsb	r2, r2, #12
 8000310:	fa01 f00c 	lsl.w	r0, r1, ip
 8000314:	fa21 f102 	lsr.w	r1, r1, r2
 8000318:	e00c      	b.n	8000334 <__adddf3+0x184>
 800031a:	f102 0214 	add.w	r2, r2, #20
 800031e:	bfd8      	it	le
 8000320:	f1c2 0c20 	rsble	ip, r2, #32
 8000324:	fa01 f102 	lsl.w	r1, r1, r2
 8000328:	fa20 fc0c 	lsr.w	ip, r0, ip
 800032c:	bfdc      	itt	le
 800032e:	ea41 010c 	orrle.w	r1, r1, ip
 8000332:	4090      	lslle	r0, r2
 8000334:	1ae4      	subs	r4, r4, r3
 8000336:	bfa2      	ittt	ge
 8000338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800033c:	4329      	orrge	r1, r5
 800033e:	bd30      	popge	{r4, r5, pc}
 8000340:	ea6f 0404 	mvn.w	r4, r4
 8000344:	3c1f      	subs	r4, #31
 8000346:	da1c      	bge.n	8000382 <__adddf3+0x1d2>
 8000348:	340c      	adds	r4, #12
 800034a:	dc0e      	bgt.n	800036a <__adddf3+0x1ba>
 800034c:	f104 0414 	add.w	r4, r4, #20
 8000350:	f1c4 0220 	rsb	r2, r4, #32
 8000354:	fa20 f004 	lsr.w	r0, r0, r4
 8000358:	fa01 f302 	lsl.w	r3, r1, r2
 800035c:	ea40 0003 	orr.w	r0, r0, r3
 8000360:	fa21 f304 	lsr.w	r3, r1, r4
 8000364:	ea45 0103 	orr.w	r1, r5, r3
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f1c4 040c 	rsb	r4, r4, #12
 800036e:	f1c4 0220 	rsb	r2, r4, #32
 8000372:	fa20 f002 	lsr.w	r0, r0, r2
 8000376:	fa01 f304 	lsl.w	r3, r1, r4
 800037a:	ea40 0003 	orr.w	r0, r0, r3
 800037e:	4629      	mov	r1, r5
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	fa21 f004 	lsr.w	r0, r1, r4
 8000386:	4629      	mov	r1, r5
 8000388:	bd30      	pop	{r4, r5, pc}
 800038a:	f094 0f00 	teq	r4, #0
 800038e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000392:	bf06      	itte	eq
 8000394:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000398:	3401      	addeq	r4, #1
 800039a:	3d01      	subne	r5, #1
 800039c:	e74e      	b.n	800023c <__adddf3+0x8c>
 800039e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003a2:	bf18      	it	ne
 80003a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a8:	d029      	beq.n	80003fe <__adddf3+0x24e>
 80003aa:	ea94 0f05 	teq	r4, r5
 80003ae:	bf08      	it	eq
 80003b0:	ea90 0f02 	teqeq	r0, r2
 80003b4:	d005      	beq.n	80003c2 <__adddf3+0x212>
 80003b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ba:	bf04      	itt	eq
 80003bc:	4619      	moveq	r1, r3
 80003be:	4610      	moveq	r0, r2
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	ea91 0f03 	teq	r1, r3
 80003c6:	bf1e      	ittt	ne
 80003c8:	2100      	movne	r1, #0
 80003ca:	2000      	movne	r0, #0
 80003cc:	bd30      	popne	{r4, r5, pc}
 80003ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003d2:	d105      	bne.n	80003e0 <__adddf3+0x230>
 80003d4:	0040      	lsls	r0, r0, #1
 80003d6:	4149      	adcs	r1, r1
 80003d8:	bf28      	it	cs
 80003da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003e4:	bf3c      	itt	cc
 80003e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ea:	bd30      	popcc	{r4, r5, pc}
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003f8:	f04f 0000 	mov.w	r0, #0
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf1a      	itte	ne
 8000404:	4619      	movne	r1, r3
 8000406:	4610      	movne	r0, r2
 8000408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800040c:	bf1c      	itt	ne
 800040e:	460b      	movne	r3, r1
 8000410:	4602      	movne	r2, r0
 8000412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000416:	bf06      	itte	eq
 8000418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800041c:	ea91 0f03 	teqeq	r1, r3
 8000420:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	bf00      	nop

08000428 <__aeabi_ui2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800043c:	f04f 0500 	mov.w	r5, #0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e750      	b.n	80002e8 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_i2d>:
 8000448:	f090 0f00 	teq	r0, #0
 800044c:	bf04      	itt	eq
 800044e:	2100      	moveq	r1, #0
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000458:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800045c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000460:	bf48      	it	mi
 8000462:	4240      	negmi	r0, r0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e73e      	b.n	80002e8 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_f2d>:
 800046c:	0042      	lsls	r2, r0, #1
 800046e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000472:	ea4f 0131 	mov.w	r1, r1, rrx
 8000476:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800047a:	bf1f      	itttt	ne
 800047c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000484:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000488:	4770      	bxne	lr
 800048a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800048e:	bf08      	it	eq
 8000490:	4770      	bxeq	lr
 8000492:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000496:	bf04      	itt	eq
 8000498:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	e71c      	b.n	80002e8 <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_ul2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f04f 0500 	mov.w	r5, #0
 80004be:	e00a      	b.n	80004d6 <__aeabi_l2d+0x16>

080004c0 <__aeabi_l2d>:
 80004c0:	ea50 0201 	orrs.w	r2, r0, r1
 80004c4:	bf08      	it	eq
 80004c6:	4770      	bxeq	lr
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ce:	d502      	bpl.n	80004d6 <__aeabi_l2d+0x16>
 80004d0:	4240      	negs	r0, r0
 80004d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004e2:	f43f aed8 	beq.w	8000296 <__adddf3+0xe6>
 80004e6:	f04f 0203 	mov.w	r2, #3
 80004ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ee:	bf18      	it	ne
 80004f0:	3203      	addne	r2, #3
 80004f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004f6:	bf18      	it	ne
 80004f8:	3203      	addne	r2, #3
 80004fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004fe:	f1c2 0320 	rsb	r3, r2, #32
 8000502:	fa00 fc03 	lsl.w	ip, r0, r3
 8000506:	fa20 f002 	lsr.w	r0, r0, r2
 800050a:	fa01 fe03 	lsl.w	lr, r1, r3
 800050e:	ea40 000e 	orr.w	r0, r0, lr
 8000512:	fa21 f102 	lsr.w	r1, r1, r2
 8000516:	4414      	add	r4, r2
 8000518:	e6bd      	b.n	8000296 <__adddf3+0xe6>
 800051a:	bf00      	nop

0800051c <__aeabi_dmul>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000522:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800052a:	bf1d      	ittte	ne
 800052c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000530:	ea94 0f0c 	teqne	r4, ip
 8000534:	ea95 0f0c 	teqne	r5, ip
 8000538:	f000 f8de 	bleq	80006f8 <__aeabi_dmul+0x1dc>
 800053c:	442c      	add	r4, r5
 800053e:	ea81 0603 	eor.w	r6, r1, r3
 8000542:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000546:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800054a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800054e:	bf18      	it	ne
 8000550:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000554:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800055c:	d038      	beq.n	80005d0 <__aeabi_dmul+0xb4>
 800055e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	fbe1 e502 	umlal	lr, r5, r1, r2
 800056a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800056e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000572:	f04f 0600 	mov.w	r6, #0
 8000576:	fbe1 5603 	umlal	r5, r6, r1, r3
 800057a:	f09c 0f00 	teq	ip, #0
 800057e:	bf18      	it	ne
 8000580:	f04e 0e01 	orrne.w	lr, lr, #1
 8000584:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000588:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800058c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000590:	d204      	bcs.n	800059c <__aeabi_dmul+0x80>
 8000592:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000596:	416d      	adcs	r5, r5
 8000598:	eb46 0606 	adc.w	r6, r6, r6
 800059c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005b0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005b4:	bf88      	it	hi
 80005b6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ba:	d81e      	bhi.n	80005fa <__aeabi_dmul+0xde>
 80005bc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005c0:	bf08      	it	eq
 80005c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005c6:	f150 0000 	adcs.w	r0, r0, #0
 80005ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	pop	{r4, r5, r6, pc}
 80005d0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005d4:	ea46 0101 	orr.w	r1, r6, r1
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	ea81 0103 	eor.w	r1, r1, r3
 80005e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005e4:	bfc2      	ittt	gt
 80005e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	popgt	{r4, r5, r6, pc}
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f04f 0e00 	mov.w	lr, #0
 80005f8:	3c01      	subs	r4, #1
 80005fa:	f300 80ab 	bgt.w	8000754 <__aeabi_dmul+0x238>
 80005fe:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000602:	bfde      	ittt	le
 8000604:	2000      	movle	r0, #0
 8000606:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800060a:	bd70      	pople	{r4, r5, r6, pc}
 800060c:	f1c4 0400 	rsb	r4, r4, #0
 8000610:	3c20      	subs	r4, #32
 8000612:	da35      	bge.n	8000680 <__aeabi_dmul+0x164>
 8000614:	340c      	adds	r4, #12
 8000616:	dc1b      	bgt.n	8000650 <__aeabi_dmul+0x134>
 8000618:	f104 0414 	add.w	r4, r4, #20
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f305 	lsl.w	r3, r0, r5
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f205 	lsl.w	r2, r1, r5
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	fa21 f604 	lsr.w	r6, r1, r4
 8000640:	eb42 0106 	adc.w	r1, r2, r6
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 040c 	rsb	r4, r4, #12
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f304 	lsl.w	r3, r0, r4
 800065c:	fa20 f005 	lsr.w	r0, r0, r5
 8000660:	fa01 f204 	lsl.w	r2, r1, r4
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	f141 0100 	adc.w	r1, r1, #0
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f205 	lsl.w	r2, r0, r5
 8000688:	ea4e 0e02 	orr.w	lr, lr, r2
 800068c:	fa20 f304 	lsr.w	r3, r0, r4
 8000690:	fa01 f205 	lsl.w	r2, r1, r5
 8000694:	ea43 0302 	orr.w	r3, r3, r2
 8000698:	fa21 f004 	lsr.w	r0, r1, r4
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	fa21 f204 	lsr.w	r2, r1, r4
 80006a4:	ea20 0002 	bic.w	r0, r0, r2
 80006a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f094 0f00 	teq	r4, #0
 80006bc:	d10f      	bne.n	80006de <__aeabi_dmul+0x1c2>
 80006be:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006c2:	0040      	lsls	r0, r0, #1
 80006c4:	eb41 0101 	adc.w	r1, r1, r1
 80006c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3c01      	subeq	r4, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1a6>
 80006d2:	ea41 0106 	orr.w	r1, r1, r6
 80006d6:	f095 0f00 	teq	r5, #0
 80006da:	bf18      	it	ne
 80006dc:	4770      	bxne	lr
 80006de:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006e2:	0052      	lsls	r2, r2, #1
 80006e4:	eb43 0303 	adc.w	r3, r3, r3
 80006e8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3d01      	subeq	r5, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1c6>
 80006f2:	ea43 0306 	orr.w	r3, r3, r6
 80006f6:	4770      	bx	lr
 80006f8:	ea94 0f0c 	teq	r4, ip
 80006fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000700:	bf18      	it	ne
 8000702:	ea95 0f0c 	teqne	r5, ip
 8000706:	d00c      	beq.n	8000722 <__aeabi_dmul+0x206>
 8000708:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070c:	bf18      	it	ne
 800070e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000712:	d1d1      	bne.n	80006b8 <__aeabi_dmul+0x19c>
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000726:	bf06      	itte	eq
 8000728:	4610      	moveq	r0, r2
 800072a:	4619      	moveq	r1, r3
 800072c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000730:	d019      	beq.n	8000766 <__aeabi_dmul+0x24a>
 8000732:	ea94 0f0c 	teq	r4, ip
 8000736:	d102      	bne.n	800073e <__aeabi_dmul+0x222>
 8000738:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800073c:	d113      	bne.n	8000766 <__aeabi_dmul+0x24a>
 800073e:	ea95 0f0c 	teq	r5, ip
 8000742:	d105      	bne.n	8000750 <__aeabi_dmul+0x234>
 8000744:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000748:	bf1c      	itt	ne
 800074a:	4610      	movne	r0, r2
 800074c:	4619      	movne	r1, r3
 800074e:	d10a      	bne.n	8000766 <__aeabi_dmul+0x24a>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800076a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800076e:	bd70      	pop	{r4, r5, r6, pc}

08000770 <__aeabi_ddiv>:
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800077a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800077e:	bf1d      	ittte	ne
 8000780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000784:	ea94 0f0c 	teqne	r4, ip
 8000788:	ea95 0f0c 	teqne	r5, ip
 800078c:	f000 f8a7 	bleq	80008de <__aeabi_ddiv+0x16e>
 8000790:	eba4 0405 	sub.w	r4, r4, r5
 8000794:	ea81 0e03 	eor.w	lr, r1, r3
 8000798:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800079c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007a0:	f000 8088 	beq.w	80008b4 <__aeabi_ddiv+0x144>
 80007a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007a8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007c4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007c8:	429d      	cmp	r5, r3
 80007ca:	bf08      	it	eq
 80007cc:	4296      	cmpeq	r6, r2
 80007ce:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007d2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007d6:	d202      	bcs.n	80007de <__aeabi_ddiv+0x6e>
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	1ab6      	subs	r6, r6, r2
 80007e0:	eb65 0503 	sbc.w	r5, r5, r3
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ee:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 000c 	orrcs.w	r0, r0, ip
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800084c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000850:	d018      	beq.n	8000884 <__aeabi_ddiv+0x114>
 8000852:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000856:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800085a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800085e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000862:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000866:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800086a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800086e:	d1c0      	bne.n	80007f2 <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	d10b      	bne.n	800088e <__aeabi_ddiv+0x11e>
 8000876:	ea41 0100 	orr.w	r1, r1, r0
 800087a:	f04f 0000 	mov.w	r0, #0
 800087e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000882:	e7b6      	b.n	80007f2 <__aeabi_ddiv+0x82>
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf04      	itt	eq
 800088a:	4301      	orreq	r1, r0
 800088c:	2000      	moveq	r0, #0
 800088e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000892:	bf88      	it	hi
 8000894:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000898:	f63f aeaf 	bhi.w	80005fa <__aeabi_dmul+0xde>
 800089c:	ebb5 0c03 	subs.w	ip, r5, r3
 80008a0:	bf04      	itt	eq
 80008a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008aa:	f150 0000 	adcs.w	r0, r0, #0
 80008ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008c0:	bfc2      	ittt	gt
 80008c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ca:	bd70      	popgt	{r4, r5, r6, pc}
 80008cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008d0:	f04f 0e00 	mov.w	lr, #0
 80008d4:	3c01      	subs	r4, #1
 80008d6:	e690      	b.n	80005fa <__aeabi_dmul+0xde>
 80008d8:	ea45 0e06 	orr.w	lr, r5, r6
 80008dc:	e68d      	b.n	80005fa <__aeabi_dmul+0xde>
 80008de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008e2:	ea94 0f0c 	teq	r4, ip
 80008e6:	bf08      	it	eq
 80008e8:	ea95 0f0c 	teqeq	r5, ip
 80008ec:	f43f af3b 	beq.w	8000766 <__aeabi_dmul+0x24a>
 80008f0:	ea94 0f0c 	teq	r4, ip
 80008f4:	d10a      	bne.n	800090c <__aeabi_ddiv+0x19c>
 80008f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008fa:	f47f af34 	bne.w	8000766 <__aeabi_dmul+0x24a>
 80008fe:	ea95 0f0c 	teq	r5, ip
 8000902:	f47f af25 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e72c      	b.n	8000766 <__aeabi_dmul+0x24a>
 800090c:	ea95 0f0c 	teq	r5, ip
 8000910:	d106      	bne.n	8000920 <__aeabi_ddiv+0x1b0>
 8000912:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000916:	f43f aefd 	beq.w	8000714 <__aeabi_dmul+0x1f8>
 800091a:	4610      	mov	r0, r2
 800091c:	4619      	mov	r1, r3
 800091e:	e722      	b.n	8000766 <__aeabi_dmul+0x24a>
 8000920:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000924:	bf18      	it	ne
 8000926:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092a:	f47f aec5 	bne.w	80006b8 <__aeabi_dmul+0x19c>
 800092e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000932:	f47f af0d 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000936:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800093a:	f47f aeeb 	bne.w	8000714 <__aeabi_dmul+0x1f8>
 800093e:	e712      	b.n	8000766 <__aeabi_dmul+0x24a>

08000940 <__gedf2>:
 8000940:	f04f 3cff 	mov.w	ip, #4294967295
 8000944:	e006      	b.n	8000954 <__cmpdf2+0x4>
 8000946:	bf00      	nop

08000948 <__ledf2>:
 8000948:	f04f 0c01 	mov.w	ip, #1
 800094c:	e002      	b.n	8000954 <__cmpdf2+0x4>
 800094e:	bf00      	nop

08000950 <__cmpdf2>:
 8000950:	f04f 0c01 	mov.w	ip, #1
 8000954:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800096a:	d01b      	beq.n	80009a4 <__cmpdf2+0x54>
 800096c:	b001      	add	sp, #4
 800096e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000972:	bf0c      	ite	eq
 8000974:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000978:	ea91 0f03 	teqne	r1, r3
 800097c:	bf02      	ittt	eq
 800097e:	ea90 0f02 	teqeq	r0, r2
 8000982:	2000      	moveq	r0, #0
 8000984:	4770      	bxeq	lr
 8000986:	f110 0f00 	cmn.w	r0, #0
 800098a:	ea91 0f03 	teq	r1, r3
 800098e:	bf58      	it	pl
 8000990:	4299      	cmppl	r1, r3
 8000992:	bf08      	it	eq
 8000994:	4290      	cmpeq	r0, r2
 8000996:	bf2c      	ite	cs
 8000998:	17d8      	asrcs	r0, r3, #31
 800099a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800099e:	f040 0001 	orr.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d102      	bne.n	80009b4 <__cmpdf2+0x64>
 80009ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009b2:	d107      	bne.n	80009c4 <__cmpdf2+0x74>
 80009b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	d1d6      	bne.n	800096c <__cmpdf2+0x1c>
 80009be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009c2:	d0d3      	beq.n	800096c <__cmpdf2+0x1c>
 80009c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_cdrcmple>:
 80009cc:	4684      	mov	ip, r0
 80009ce:	4610      	mov	r0, r2
 80009d0:	4662      	mov	r2, ip
 80009d2:	468c      	mov	ip, r1
 80009d4:	4619      	mov	r1, r3
 80009d6:	4663      	mov	r3, ip
 80009d8:	e000      	b.n	80009dc <__aeabi_cdcmpeq>
 80009da:	bf00      	nop

080009dc <__aeabi_cdcmpeq>:
 80009dc:	b501      	push	{r0, lr}
 80009de:	f7ff ffb7 	bl	8000950 <__cmpdf2>
 80009e2:	2800      	cmp	r0, #0
 80009e4:	bf48      	it	mi
 80009e6:	f110 0f00 	cmnmi.w	r0, #0
 80009ea:	bd01      	pop	{r0, pc}

080009ec <__aeabi_dcmpeq>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff fff4 	bl	80009dc <__aeabi_cdcmpeq>
 80009f4:	bf0c      	ite	eq
 80009f6:	2001      	moveq	r0, #1
 80009f8:	2000      	movne	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmplt>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffea 	bl	80009dc <__aeabi_cdcmpeq>
 8000a08:	bf34      	ite	cc
 8000a0a:	2001      	movcc	r0, #1
 8000a0c:	2000      	movcs	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmple>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffe0 	bl	80009dc <__aeabi_cdcmpeq>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpge>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffce 	bl	80009cc <__aeabi_cdrcmple>
 8000a30:	bf94      	ite	ls
 8000a32:	2001      	movls	r0, #1
 8000a34:	2000      	movhi	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpgt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffc4 	bl	80009cc <__aeabi_cdrcmple>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmpun>:
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x10>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d10a      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d102      	bne.n	8000a70 <__aeabi_dcmpun+0x20>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0001 	mov.w	r0, #1
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2uiz>:
 8000acc:	004a      	lsls	r2, r1, #1
 8000ace:	d211      	bcs.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d211      	bcs.n	8000afa <__aeabi_d2uiz+0x2e>
 8000ad6:	d50d      	bpl.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d40e      	bmi.n	8000b00 <__aeabi_d2uiz+0x34>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d102      	bne.n	8000b06 <__aeabi_d2uiz+0x3a>
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	4770      	bx	lr
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	4770      	bx	lr

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_frsub>:
 8000bac:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bb0:	e002      	b.n	8000bb8 <__addsf3>
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_fsub>:
 8000bb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb8 <__addsf3>:
 8000bb8:	0042      	lsls	r2, r0, #1
 8000bba:	bf1f      	itttt	ne
 8000bbc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc0:	ea92 0f03 	teqne	r2, r3
 8000bc4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bcc:	d06a      	beq.n	8000ca4 <__addsf3+0xec>
 8000bce:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bd2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd6:	bfc1      	itttt	gt
 8000bd8:	18d2      	addgt	r2, r2, r3
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	4048      	eorgt	r0, r1
 8000bde:	4041      	eorgt	r1, r0
 8000be0:	bfb8      	it	lt
 8000be2:	425b      	neglt	r3, r3
 8000be4:	2b19      	cmp	r3, #25
 8000be6:	bf88      	it	hi
 8000be8:	4770      	bxhi	lr
 8000bea:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bf6:	bf18      	it	ne
 8000bf8:	4240      	negne	r0, r0
 8000bfa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bfe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c02:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4249      	negne	r1, r1
 8000c0a:	ea92 0f03 	teq	r2, r3
 8000c0e:	d03f      	beq.n	8000c90 <__addsf3+0xd8>
 8000c10:	f1a2 0201 	sub.w	r2, r2, #1
 8000c14:	fa41 fc03 	asr.w	ip, r1, r3
 8000c18:	eb10 000c 	adds.w	r0, r0, ip
 8000c1c:	f1c3 0320 	rsb	r3, r3, #32
 8000c20:	fa01 f103 	lsl.w	r1, r1, r3
 8000c24:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__addsf3+0x78>
 8000c2a:	4249      	negs	r1, r1
 8000c2c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c30:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c34:	d313      	bcc.n	8000c5e <__addsf3+0xa6>
 8000c36:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c3a:	d306      	bcc.n	8000c4a <__addsf3+0x92>
 8000c3c:	0840      	lsrs	r0, r0, #1
 8000c3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c42:	f102 0201 	add.w	r2, r2, #1
 8000c46:	2afe      	cmp	r2, #254	; 0xfe
 8000c48:	d251      	bcs.n	8000cee <__addsf3+0x136>
 8000c4a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c52:	bf08      	it	eq
 8000c54:	f020 0001 	biceq.w	r0, r0, #1
 8000c58:	ea40 0003 	orr.w	r0, r0, r3
 8000c5c:	4770      	bx	lr
 8000c5e:	0049      	lsls	r1, r1, #1
 8000c60:	eb40 0000 	adc.w	r0, r0, r0
 8000c64:	3a01      	subs	r2, #1
 8000c66:	bf28      	it	cs
 8000c68:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c6c:	d2ed      	bcs.n	8000c4a <__addsf3+0x92>
 8000c6e:	fab0 fc80 	clz	ip, r0
 8000c72:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c76:	ebb2 020c 	subs.w	r2, r2, ip
 8000c7a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7e:	bfaa      	itet	ge
 8000c80:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c84:	4252      	neglt	r2, r2
 8000c86:	4318      	orrge	r0, r3
 8000c88:	bfbc      	itt	lt
 8000c8a:	40d0      	lsrlt	r0, r2
 8000c8c:	4318      	orrlt	r0, r3
 8000c8e:	4770      	bx	lr
 8000c90:	f092 0f00 	teq	r2, #0
 8000c94:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c98:	bf06      	itte	eq
 8000c9a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c9e:	3201      	addeq	r2, #1
 8000ca0:	3b01      	subne	r3, #1
 8000ca2:	e7b5      	b.n	8000c10 <__addsf3+0x58>
 8000ca4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cac:	bf18      	it	ne
 8000cae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb2:	d021      	beq.n	8000cf8 <__addsf3+0x140>
 8000cb4:	ea92 0f03 	teq	r2, r3
 8000cb8:	d004      	beq.n	8000cc4 <__addsf3+0x10c>
 8000cba:	f092 0f00 	teq	r2, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	4608      	moveq	r0, r1
 8000cc2:	4770      	bx	lr
 8000cc4:	ea90 0f01 	teq	r0, r1
 8000cc8:	bf1c      	itt	ne
 8000cca:	2000      	movne	r0, #0
 8000ccc:	4770      	bxne	lr
 8000cce:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cd2:	d104      	bne.n	8000cde <__addsf3+0x126>
 8000cd4:	0040      	lsls	r0, r0, #1
 8000cd6:	bf28      	it	cs
 8000cd8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cdc:	4770      	bx	lr
 8000cde:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ce2:	bf3c      	itt	cc
 8000ce4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce8:	4770      	bxcc	lr
 8000cea:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cee:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cf2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf6:	4770      	bx	lr
 8000cf8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cfc:	bf16      	itet	ne
 8000cfe:	4608      	movne	r0, r1
 8000d00:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d04:	4601      	movne	r1, r0
 8000d06:	0242      	lsls	r2, r0, #9
 8000d08:	bf06      	itte	eq
 8000d0a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0e:	ea90 0f01 	teqeq	r0, r1
 8000d12:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_ui2f>:
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	e004      	b.n	8000d28 <__aeabi_i2f+0x8>
 8000d1e:	bf00      	nop

08000d20 <__aeabi_i2f>:
 8000d20:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d24:	bf48      	it	mi
 8000d26:	4240      	negmi	r0, r0
 8000d28:	ea5f 0c00 	movs.w	ip, r0
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d34:	4601      	mov	r1, r0
 8000d36:	f04f 0000 	mov.w	r0, #0
 8000d3a:	e01c      	b.n	8000d76 <__aeabi_l2f+0x2a>

08000d3c <__aeabi_ul2f>:
 8000d3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d40:	bf08      	it	eq
 8000d42:	4770      	bxeq	lr
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e00a      	b.n	8000d60 <__aeabi_l2f+0x14>
 8000d4a:	bf00      	nop

08000d4c <__aeabi_l2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d58:	d502      	bpl.n	8000d60 <__aeabi_l2f+0x14>
 8000d5a:	4240      	negs	r0, r0
 8000d5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d60:	ea5f 0c01 	movs.w	ip, r1
 8000d64:	bf02      	ittt	eq
 8000d66:	4684      	moveq	ip, r0
 8000d68:	4601      	moveq	r1, r0
 8000d6a:	2000      	moveq	r0, #0
 8000d6c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d70:	bf08      	it	eq
 8000d72:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d76:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d7a:	fabc f28c 	clz	r2, ip
 8000d7e:	3a08      	subs	r2, #8
 8000d80:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d84:	db10      	blt.n	8000da8 <__aeabi_l2f+0x5c>
 8000d86:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d90:	f1c2 0220 	rsb	r2, r2, #32
 8000d94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d98:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9c:	eb43 0002 	adc.w	r0, r3, r2
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f102 0220 	add.w	r2, r2, #32
 8000dac:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db0:	f1c2 0220 	rsb	r2, r2, #32
 8000db4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dbc:	eb43 0002 	adc.w	r0, r3, r2
 8000dc0:	bf08      	it	eq
 8000dc2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_fmul>:
 8000dc8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd0:	bf1e      	ittt	ne
 8000dd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dd6:	ea92 0f0c 	teqne	r2, ip
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d06f      	beq.n	8000ec0 <__aeabi_fmul+0xf8>
 8000de0:	441a      	add	r2, r3
 8000de2:	ea80 0c01 	eor.w	ip, r0, r1
 8000de6:	0240      	lsls	r0, r0, #9
 8000de8:	bf18      	it	ne
 8000dea:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dee:	d01e      	beq.n	8000e2e <__aeabi_fmul+0x66>
 8000df0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000df4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dfc:	fba0 3101 	umull	r3, r1, r0, r1
 8000e00:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e04:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e08:	bf3e      	ittt	cc
 8000e0a:	0049      	lslcc	r1, r1, #1
 8000e0c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e10:	005b      	lslcc	r3, r3, #1
 8000e12:	ea40 0001 	orr.w	r0, r0, r1
 8000e16:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e1a:	2afd      	cmp	r2, #253	; 0xfd
 8000e1c:	d81d      	bhi.n	8000e5a <__aeabi_fmul+0x92>
 8000e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e26:	bf08      	it	eq
 8000e28:	f020 0001 	biceq.w	r0, r0, #1
 8000e2c:	4770      	bx	lr
 8000e2e:	f090 0f00 	teq	r0, #0
 8000e32:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e36:	bf08      	it	eq
 8000e38:	0249      	lsleq	r1, r1, #9
 8000e3a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e3e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e42:	3a7f      	subs	r2, #127	; 0x7f
 8000e44:	bfc2      	ittt	gt
 8000e46:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e4a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4e:	4770      	bxgt	lr
 8000e50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	3a01      	subs	r2, #1
 8000e5a:	dc5d      	bgt.n	8000f18 <__aeabi_fmul+0x150>
 8000e5c:	f112 0f19 	cmn.w	r2, #25
 8000e60:	bfdc      	itt	le
 8000e62:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e66:	4770      	bxle	lr
 8000e68:	f1c2 0200 	rsb	r2, r2, #0
 8000e6c:	0041      	lsls	r1, r0, #1
 8000e6e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e72:	f1c2 0220 	rsb	r2, r2, #32
 8000e76:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e7e:	f140 0000 	adc.w	r0, r0, #0
 8000e82:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e86:	bf08      	it	eq
 8000e88:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e8c:	4770      	bx	lr
 8000e8e:	f092 0f00 	teq	r2, #0
 8000e92:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e96:	bf02      	ittt	eq
 8000e98:	0040      	lsleq	r0, r0, #1
 8000e9a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e9e:	3a01      	subeq	r2, #1
 8000ea0:	d0f9      	beq.n	8000e96 <__aeabi_fmul+0xce>
 8000ea2:	ea40 000c 	orr.w	r0, r0, ip
 8000ea6:	f093 0f00 	teq	r3, #0
 8000eaa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0049      	lsleq	r1, r1, #1
 8000eb2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eb6:	3b01      	subeq	r3, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fmul+0xe6>
 8000eba:	ea41 010c 	orr.w	r1, r1, ip
 8000ebe:	e78f      	b.n	8000de0 <__aeabi_fmul+0x18>
 8000ec0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec4:	ea92 0f0c 	teq	r2, ip
 8000ec8:	bf18      	it	ne
 8000eca:	ea93 0f0c 	teqne	r3, ip
 8000ece:	d00a      	beq.n	8000ee6 <__aeabi_fmul+0x11e>
 8000ed0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ed4:	bf18      	it	ne
 8000ed6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eda:	d1d8      	bne.n	8000e8e <__aeabi_fmul+0xc6>
 8000edc:	ea80 0001 	eor.w	r0, r0, r1
 8000ee0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ee4:	4770      	bx	lr
 8000ee6:	f090 0f00 	teq	r0, #0
 8000eea:	bf17      	itett	ne
 8000eec:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ef0:	4608      	moveq	r0, r1
 8000ef2:	f091 0f00 	teqne	r1, #0
 8000ef6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000efa:	d014      	beq.n	8000f26 <__aeabi_fmul+0x15e>
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d101      	bne.n	8000f06 <__aeabi_fmul+0x13e>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	d10f      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f06:	ea93 0f0c 	teq	r3, ip
 8000f0a:	d103      	bne.n	8000f14 <__aeabi_fmul+0x14c>
 8000f0c:	024b      	lsls	r3, r1, #9
 8000f0e:	bf18      	it	ne
 8000f10:	4608      	movne	r0, r1
 8000f12:	d108      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f14:	ea80 0001 	eor.w	r0, r0, r1
 8000f18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f24:	4770      	bx	lr
 8000f26:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f2a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f2e:	4770      	bx	lr

08000f30 <__aeabi_fdiv>:
 8000f30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f38:	bf1e      	ittt	ne
 8000f3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f3e:	ea92 0f0c 	teqne	r2, ip
 8000f42:	ea93 0f0c 	teqne	r3, ip
 8000f46:	d069      	beq.n	800101c <__aeabi_fdiv+0xec>
 8000f48:	eba2 0203 	sub.w	r2, r2, r3
 8000f4c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f50:	0249      	lsls	r1, r1, #9
 8000f52:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f56:	d037      	beq.n	8000fc8 <__aeabi_fdiv+0x98>
 8000f58:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f5c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f60:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f64:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f68:	428b      	cmp	r3, r1
 8000f6a:	bf38      	it	cc
 8000f6c:	005b      	lslcc	r3, r3, #1
 8000f6e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f72:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f76:	428b      	cmp	r3, r1
 8000f78:	bf24      	itt	cs
 8000f7a:	1a5b      	subcs	r3, r3, r1
 8000f7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f80:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f84:	bf24      	itt	cs
 8000f86:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f8a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f8e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f92:	bf24      	itt	cs
 8000f94:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f9c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa0:	bf24      	itt	cs
 8000fa2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fa6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	bf18      	it	ne
 8000fae:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fb2:	d1e0      	bne.n	8000f76 <__aeabi_fdiv+0x46>
 8000fb4:	2afd      	cmp	r2, #253	; 0xfd
 8000fb6:	f63f af50 	bhi.w	8000e5a <__aeabi_fmul+0x92>
 8000fba:	428b      	cmp	r3, r1
 8000fbc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc0:	bf08      	it	eq
 8000fc2:	f020 0001 	biceq.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fcc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd0:	327f      	adds	r2, #127	; 0x7f
 8000fd2:	bfc2      	ittt	gt
 8000fd4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fd8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fdc:	4770      	bxgt	lr
 8000fde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	3a01      	subs	r2, #1
 8000fe8:	e737      	b.n	8000e5a <__aeabi_fmul+0x92>
 8000fea:	f092 0f00 	teq	r2, #0
 8000fee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ff2:	bf02      	ittt	eq
 8000ff4:	0040      	lsleq	r0, r0, #1
 8000ff6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ffa:	3a01      	subeq	r2, #1
 8000ffc:	d0f9      	beq.n	8000ff2 <__aeabi_fdiv+0xc2>
 8000ffe:	ea40 000c 	orr.w	r0, r0, ip
 8001002:	f093 0f00 	teq	r3, #0
 8001006:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800100a:	bf02      	ittt	eq
 800100c:	0049      	lsleq	r1, r1, #1
 800100e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001012:	3b01      	subeq	r3, #1
 8001014:	d0f9      	beq.n	800100a <__aeabi_fdiv+0xda>
 8001016:	ea41 010c 	orr.w	r1, r1, ip
 800101a:	e795      	b.n	8000f48 <__aeabi_fdiv+0x18>
 800101c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001020:	ea92 0f0c 	teq	r2, ip
 8001024:	d108      	bne.n	8001038 <__aeabi_fdiv+0x108>
 8001026:	0242      	lsls	r2, r0, #9
 8001028:	f47f af7d 	bne.w	8000f26 <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	f47f af70 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 8001034:	4608      	mov	r0, r1
 8001036:	e776      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001038:	ea93 0f0c 	teq	r3, ip
 800103c:	d104      	bne.n	8001048 <__aeabi_fdiv+0x118>
 800103e:	024b      	lsls	r3, r1, #9
 8001040:	f43f af4c 	beq.w	8000edc <__aeabi_fmul+0x114>
 8001044:	4608      	mov	r0, r1
 8001046:	e76e      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001048:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800104c:	bf18      	it	ne
 800104e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001052:	d1ca      	bne.n	8000fea <__aeabi_fdiv+0xba>
 8001054:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001058:	f47f af5c 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 800105c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001060:	f47f af3c 	bne.w	8000edc <__aeabi_fmul+0x114>
 8001064:	e75f      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001066:	bf00      	nop

08001068 <__gesf2>:
 8001068:	f04f 3cff 	mov.w	ip, #4294967295
 800106c:	e006      	b.n	800107c <__cmpsf2+0x4>
 800106e:	bf00      	nop

08001070 <__lesf2>:
 8001070:	f04f 0c01 	mov.w	ip, #1
 8001074:	e002      	b.n	800107c <__cmpsf2+0x4>
 8001076:	bf00      	nop

08001078 <__cmpsf2>:
 8001078:	f04f 0c01 	mov.w	ip, #1
 800107c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001080:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001084:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	bf18      	it	ne
 800108e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001092:	d011      	beq.n	80010b8 <__cmpsf2+0x40>
 8001094:	b001      	add	sp, #4
 8001096:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800109a:	bf18      	it	ne
 800109c:	ea90 0f01 	teqne	r0, r1
 80010a0:	bf58      	it	pl
 80010a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80010a6:	bf88      	it	hi
 80010a8:	17c8      	asrhi	r0, r1, #31
 80010aa:	bf38      	it	cc
 80010ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010b0:	bf18      	it	ne
 80010b2:	f040 0001 	orrne.w	r0, r0, #1
 80010b6:	4770      	bx	lr
 80010b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010bc:	d102      	bne.n	80010c4 <__cmpsf2+0x4c>
 80010be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c2:	d105      	bne.n	80010d0 <__cmpsf2+0x58>
 80010c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c8:	d1e4      	bne.n	8001094 <__cmpsf2+0x1c>
 80010ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ce:	d0e1      	beq.n	8001094 <__cmpsf2+0x1c>
 80010d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <__aeabi_cfrcmple>:
 80010d8:	4684      	mov	ip, r0
 80010da:	4608      	mov	r0, r1
 80010dc:	4661      	mov	r1, ip
 80010de:	e7ff      	b.n	80010e0 <__aeabi_cfcmpeq>

080010e0 <__aeabi_cfcmpeq>:
 80010e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010e2:	f7ff ffc9 	bl	8001078 <__cmpsf2>
 80010e6:	2800      	cmp	r0, #0
 80010e8:	bf48      	it	mi
 80010ea:	f110 0f00 	cmnmi.w	r0, #0
 80010ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010f0 <__aeabi_fcmpeq>:
 80010f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f4:	f7ff fff4 	bl	80010e0 <__aeabi_cfcmpeq>
 80010f8:	bf0c      	ite	eq
 80010fa:	2001      	moveq	r0, #1
 80010fc:	2000      	movne	r0, #0
 80010fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001102:	bf00      	nop

08001104 <__aeabi_fcmplt>:
 8001104:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001108:	f7ff ffea 	bl	80010e0 <__aeabi_cfcmpeq>
 800110c:	bf34      	ite	cc
 800110e:	2001      	movcc	r0, #1
 8001110:	2000      	movcs	r0, #0
 8001112:	f85d fb08 	ldr.w	pc, [sp], #8
 8001116:	bf00      	nop

08001118 <__aeabi_fcmple>:
 8001118:	f84d ed08 	str.w	lr, [sp, #-8]!
 800111c:	f7ff ffe0 	bl	80010e0 <__aeabi_cfcmpeq>
 8001120:	bf94      	ite	ls
 8001122:	2001      	movls	r0, #1
 8001124:	2000      	movhi	r0, #0
 8001126:	f85d fb08 	ldr.w	pc, [sp], #8
 800112a:	bf00      	nop

0800112c <__aeabi_fcmpge>:
 800112c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001130:	f7ff ffd2 	bl	80010d8 <__aeabi_cfrcmple>
 8001134:	bf94      	ite	ls
 8001136:	2001      	movls	r0, #1
 8001138:	2000      	movhi	r0, #0
 800113a:	f85d fb08 	ldr.w	pc, [sp], #8
 800113e:	bf00      	nop

08001140 <__aeabi_fcmpgt>:
 8001140:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001144:	f7ff ffc8 	bl	80010d8 <__aeabi_cfrcmple>
 8001148:	bf34      	ite	cc
 800114a:	2001      	movcc	r0, #1
 800114c:	2000      	movcs	r0, #0
 800114e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001152:	bf00      	nop

08001154 <__aeabi_f2uiz>:
 8001154:	0042      	lsls	r2, r0, #1
 8001156:	d20e      	bcs.n	8001176 <__aeabi_f2uiz+0x22>
 8001158:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800115c:	d30b      	bcc.n	8001176 <__aeabi_f2uiz+0x22>
 800115e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001162:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001166:	d409      	bmi.n	800117c <__aeabi_f2uiz+0x28>
 8001168:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800116c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001170:	fa23 f002 	lsr.w	r0, r3, r2
 8001174:	4770      	bx	lr
 8001176:	f04f 0000 	mov.w	r0, #0
 800117a:	4770      	bx	lr
 800117c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001180:	d101      	bne.n	8001186 <__aeabi_f2uiz+0x32>
 8001182:	0242      	lsls	r2, r0, #9
 8001184:	d102      	bne.n	800118c <__aeabi_f2uiz+0x38>
 8001186:	f04f 30ff 	mov.w	r0, #4294967295
 800118a:	4770      	bx	lr
 800118c:	f04f 0000 	mov.w	r0, #0
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop

08001194 <__aeabi_uldivmod>:
 8001194:	b953      	cbnz	r3, 80011ac <__aeabi_uldivmod+0x18>
 8001196:	b94a      	cbnz	r2, 80011ac <__aeabi_uldivmod+0x18>
 8001198:	2900      	cmp	r1, #0
 800119a:	bf08      	it	eq
 800119c:	2800      	cmpeq	r0, #0
 800119e:	bf1c      	itt	ne
 80011a0:	f04f 31ff 	movne.w	r1, #4294967295
 80011a4:	f04f 30ff 	movne.w	r0, #4294967295
 80011a8:	f000 b9ae 	b.w	8001508 <__aeabi_idiv0>
 80011ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b4:	f000 f83e 	bl	8001234 <__udivmoddi4>
 80011b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c0:	b004      	add	sp, #16
 80011c2:	4770      	bx	lr

080011c4 <__aeabi_d2lz>:
 80011c4:	b538      	push	{r3, r4, r5, lr}
 80011c6:	4605      	mov	r5, r0
 80011c8:	460c      	mov	r4, r1
 80011ca:	2200      	movs	r2, #0
 80011cc:	2300      	movs	r3, #0
 80011ce:	4628      	mov	r0, r5
 80011d0:	4621      	mov	r1, r4
 80011d2:	f7ff fc15 	bl	8000a00 <__aeabi_dcmplt>
 80011d6:	b928      	cbnz	r0, 80011e4 <__aeabi_d2lz+0x20>
 80011d8:	4628      	mov	r0, r5
 80011da:	4621      	mov	r1, r4
 80011dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011e0:	f000 b80a 	b.w	80011f8 <__aeabi_d2ulz>
 80011e4:	4628      	mov	r0, r5
 80011e6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ea:	f000 f805 	bl	80011f8 <__aeabi_d2ulz>
 80011ee:	4240      	negs	r0, r0
 80011f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f4:	bd38      	pop	{r3, r4, r5, pc}
 80011f6:	bf00      	nop

080011f8 <__aeabi_d2ulz>:
 80011f8:	b5d0      	push	{r4, r6, r7, lr}
 80011fa:	2200      	movs	r2, #0
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <__aeabi_d2ulz+0x34>)
 80011fe:	4606      	mov	r6, r0
 8001200:	460f      	mov	r7, r1
 8001202:	f7ff f98b 	bl	800051c <__aeabi_dmul>
 8001206:	f7ff fc61 	bl	8000acc <__aeabi_d2uiz>
 800120a:	4604      	mov	r4, r0
 800120c:	f7ff f90c 	bl	8000428 <__aeabi_ui2d>
 8001210:	2200      	movs	r2, #0
 8001212:	4b07      	ldr	r3, [pc, #28]	; (8001230 <__aeabi_d2ulz+0x38>)
 8001214:	f7ff f982 	bl	800051c <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4630      	mov	r0, r6
 800121e:	4639      	mov	r1, r7
 8001220:	f7fe ffc4 	bl	80001ac <__aeabi_dsub>
 8001224:	f7ff fc52 	bl	8000acc <__aeabi_d2uiz>
 8001228:	4621      	mov	r1, r4
 800122a:	bdd0      	pop	{r4, r6, r7, pc}
 800122c:	3df00000 	.word	0x3df00000
 8001230:	41f00000 	.word	0x41f00000

08001234 <__udivmoddi4>:
 8001234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001238:	9e08      	ldr	r6, [sp, #32]
 800123a:	460d      	mov	r5, r1
 800123c:	4604      	mov	r4, r0
 800123e:	4688      	mov	r8, r1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d14d      	bne.n	80012e0 <__udivmoddi4+0xac>
 8001244:	428a      	cmp	r2, r1
 8001246:	4694      	mov	ip, r2
 8001248:	d968      	bls.n	800131c <__udivmoddi4+0xe8>
 800124a:	fab2 f282 	clz	r2, r2
 800124e:	b152      	cbz	r2, 8001266 <__udivmoddi4+0x32>
 8001250:	fa01 f302 	lsl.w	r3, r1, r2
 8001254:	f1c2 0120 	rsb	r1, r2, #32
 8001258:	fa20 f101 	lsr.w	r1, r0, r1
 800125c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001260:	ea41 0803 	orr.w	r8, r1, r3
 8001264:	4094      	lsls	r4, r2
 8001266:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800126a:	fbb8 f7f1 	udiv	r7, r8, r1
 800126e:	fa1f fe8c 	uxth.w	lr, ip
 8001272:	fb01 8817 	mls	r8, r1, r7, r8
 8001276:	fb07 f00e 	mul.w	r0, r7, lr
 800127a:	0c23      	lsrs	r3, r4, #16
 800127c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001280:	4298      	cmp	r0, r3
 8001282:	d90a      	bls.n	800129a <__udivmoddi4+0x66>
 8001284:	eb1c 0303 	adds.w	r3, ip, r3
 8001288:	f107 35ff 	add.w	r5, r7, #4294967295
 800128c:	f080 811e 	bcs.w	80014cc <__udivmoddi4+0x298>
 8001290:	4298      	cmp	r0, r3
 8001292:	f240 811b 	bls.w	80014cc <__udivmoddi4+0x298>
 8001296:	3f02      	subs	r7, #2
 8001298:	4463      	add	r3, ip
 800129a:	1a1b      	subs	r3, r3, r0
 800129c:	fbb3 f0f1 	udiv	r0, r3, r1
 80012a0:	fb01 3310 	mls	r3, r1, r0, r3
 80012a4:	fb00 fe0e 	mul.w	lr, r0, lr
 80012a8:	b2a4      	uxth	r4, r4
 80012aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	d90a      	bls.n	80012c8 <__udivmoddi4+0x94>
 80012b2:	eb1c 0404 	adds.w	r4, ip, r4
 80012b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012ba:	f080 8109 	bcs.w	80014d0 <__udivmoddi4+0x29c>
 80012be:	45a6      	cmp	lr, r4
 80012c0:	f240 8106 	bls.w	80014d0 <__udivmoddi4+0x29c>
 80012c4:	4464      	add	r4, ip
 80012c6:	3802      	subs	r0, #2
 80012c8:	2100      	movs	r1, #0
 80012ca:	eba4 040e 	sub.w	r4, r4, lr
 80012ce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012d2:	b11e      	cbz	r6, 80012dc <__udivmoddi4+0xa8>
 80012d4:	2300      	movs	r3, #0
 80012d6:	40d4      	lsrs	r4, r2
 80012d8:	e9c6 4300 	strd	r4, r3, [r6]
 80012dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d908      	bls.n	80012f6 <__udivmoddi4+0xc2>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	f000 80ee 	beq.w	80014c6 <__udivmoddi4+0x292>
 80012ea:	2100      	movs	r1, #0
 80012ec:	e9c6 0500 	strd	r0, r5, [r6]
 80012f0:	4608      	mov	r0, r1
 80012f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f6:	fab3 f183 	clz	r1, r3
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d14a      	bne.n	8001394 <__udivmoddi4+0x160>
 80012fe:	42ab      	cmp	r3, r5
 8001300:	d302      	bcc.n	8001308 <__udivmoddi4+0xd4>
 8001302:	4282      	cmp	r2, r0
 8001304:	f200 80fc 	bhi.w	8001500 <__udivmoddi4+0x2cc>
 8001308:	1a84      	subs	r4, r0, r2
 800130a:	eb65 0303 	sbc.w	r3, r5, r3
 800130e:	2001      	movs	r0, #1
 8001310:	4698      	mov	r8, r3
 8001312:	2e00      	cmp	r6, #0
 8001314:	d0e2      	beq.n	80012dc <__udivmoddi4+0xa8>
 8001316:	e9c6 4800 	strd	r4, r8, [r6]
 800131a:	e7df      	b.n	80012dc <__udivmoddi4+0xa8>
 800131c:	b902      	cbnz	r2, 8001320 <__udivmoddi4+0xec>
 800131e:	deff      	udf	#255	; 0xff
 8001320:	fab2 f282 	clz	r2, r2
 8001324:	2a00      	cmp	r2, #0
 8001326:	f040 8091 	bne.w	800144c <__udivmoddi4+0x218>
 800132a:	eba1 000c 	sub.w	r0, r1, ip
 800132e:	2101      	movs	r1, #1
 8001330:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001334:	fa1f fe8c 	uxth.w	lr, ip
 8001338:	fbb0 f3f7 	udiv	r3, r0, r7
 800133c:	fb07 0013 	mls	r0, r7, r3, r0
 8001340:	0c25      	lsrs	r5, r4, #16
 8001342:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001346:	fb0e f003 	mul.w	r0, lr, r3
 800134a:	42a8      	cmp	r0, r5
 800134c:	d908      	bls.n	8001360 <__udivmoddi4+0x12c>
 800134e:	eb1c 0505 	adds.w	r5, ip, r5
 8001352:	f103 38ff 	add.w	r8, r3, #4294967295
 8001356:	d202      	bcs.n	800135e <__udivmoddi4+0x12a>
 8001358:	42a8      	cmp	r0, r5
 800135a:	f200 80ce 	bhi.w	80014fa <__udivmoddi4+0x2c6>
 800135e:	4643      	mov	r3, r8
 8001360:	1a2d      	subs	r5, r5, r0
 8001362:	fbb5 f0f7 	udiv	r0, r5, r7
 8001366:	fb07 5510 	mls	r5, r7, r0, r5
 800136a:	fb0e fe00 	mul.w	lr, lr, r0
 800136e:	b2a4      	uxth	r4, r4
 8001370:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001374:	45a6      	cmp	lr, r4
 8001376:	d908      	bls.n	800138a <__udivmoddi4+0x156>
 8001378:	eb1c 0404 	adds.w	r4, ip, r4
 800137c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001380:	d202      	bcs.n	8001388 <__udivmoddi4+0x154>
 8001382:	45a6      	cmp	lr, r4
 8001384:	f200 80b6 	bhi.w	80014f4 <__udivmoddi4+0x2c0>
 8001388:	4628      	mov	r0, r5
 800138a:	eba4 040e 	sub.w	r4, r4, lr
 800138e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001392:	e79e      	b.n	80012d2 <__udivmoddi4+0x9e>
 8001394:	f1c1 0720 	rsb	r7, r1, #32
 8001398:	408b      	lsls	r3, r1
 800139a:	fa22 fc07 	lsr.w	ip, r2, r7
 800139e:	ea4c 0c03 	orr.w	ip, ip, r3
 80013a2:	fa25 fa07 	lsr.w	sl, r5, r7
 80013a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013aa:	fbba f8f9 	udiv	r8, sl, r9
 80013ae:	fa20 f307 	lsr.w	r3, r0, r7
 80013b2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013b6:	408d      	lsls	r5, r1
 80013b8:	fa1f fe8c 	uxth.w	lr, ip
 80013bc:	431d      	orrs	r5, r3
 80013be:	fa00 f301 	lsl.w	r3, r0, r1
 80013c2:	fb08 f00e 	mul.w	r0, r8, lr
 80013c6:	0c2c      	lsrs	r4, r5, #16
 80013c8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013cc:	42a0      	cmp	r0, r4
 80013ce:	fa02 f201 	lsl.w	r2, r2, r1
 80013d2:	d90b      	bls.n	80013ec <__udivmoddi4+0x1b8>
 80013d4:	eb1c 0404 	adds.w	r4, ip, r4
 80013d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013dc:	f080 8088 	bcs.w	80014f0 <__udivmoddi4+0x2bc>
 80013e0:	42a0      	cmp	r0, r4
 80013e2:	f240 8085 	bls.w	80014f0 <__udivmoddi4+0x2bc>
 80013e6:	f1a8 0802 	sub.w	r8, r8, #2
 80013ea:	4464      	add	r4, ip
 80013ec:	1a24      	subs	r4, r4, r0
 80013ee:	fbb4 f0f9 	udiv	r0, r4, r9
 80013f2:	fb09 4410 	mls	r4, r9, r0, r4
 80013f6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013fa:	b2ad      	uxth	r5, r5
 80013fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001400:	45a6      	cmp	lr, r4
 8001402:	d908      	bls.n	8001416 <__udivmoddi4+0x1e2>
 8001404:	eb1c 0404 	adds.w	r4, ip, r4
 8001408:	f100 35ff 	add.w	r5, r0, #4294967295
 800140c:	d26c      	bcs.n	80014e8 <__udivmoddi4+0x2b4>
 800140e:	45a6      	cmp	lr, r4
 8001410:	d96a      	bls.n	80014e8 <__udivmoddi4+0x2b4>
 8001412:	3802      	subs	r0, #2
 8001414:	4464      	add	r4, ip
 8001416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800141a:	fba0 9502 	umull	r9, r5, r0, r2
 800141e:	eba4 040e 	sub.w	r4, r4, lr
 8001422:	42ac      	cmp	r4, r5
 8001424:	46c8      	mov	r8, r9
 8001426:	46ae      	mov	lr, r5
 8001428:	d356      	bcc.n	80014d8 <__udivmoddi4+0x2a4>
 800142a:	d053      	beq.n	80014d4 <__udivmoddi4+0x2a0>
 800142c:	2e00      	cmp	r6, #0
 800142e:	d069      	beq.n	8001504 <__udivmoddi4+0x2d0>
 8001430:	ebb3 0208 	subs.w	r2, r3, r8
 8001434:	eb64 040e 	sbc.w	r4, r4, lr
 8001438:	fa22 f301 	lsr.w	r3, r2, r1
 800143c:	fa04 f707 	lsl.w	r7, r4, r7
 8001440:	431f      	orrs	r7, r3
 8001442:	40cc      	lsrs	r4, r1
 8001444:	e9c6 7400 	strd	r7, r4, [r6]
 8001448:	2100      	movs	r1, #0
 800144a:	e747      	b.n	80012dc <__udivmoddi4+0xa8>
 800144c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001450:	f1c2 0120 	rsb	r1, r2, #32
 8001454:	fa25 f301 	lsr.w	r3, r5, r1
 8001458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800145c:	fa20 f101 	lsr.w	r1, r0, r1
 8001460:	4095      	lsls	r5, r2
 8001462:	430d      	orrs	r5, r1
 8001464:	fbb3 f1f7 	udiv	r1, r3, r7
 8001468:	fb07 3311 	mls	r3, r7, r1, r3
 800146c:	fa1f fe8c 	uxth.w	lr, ip
 8001470:	0c28      	lsrs	r0, r5, #16
 8001472:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001476:	fb01 f30e 	mul.w	r3, r1, lr
 800147a:	4283      	cmp	r3, r0
 800147c:	fa04 f402 	lsl.w	r4, r4, r2
 8001480:	d908      	bls.n	8001494 <__udivmoddi4+0x260>
 8001482:	eb1c 0000 	adds.w	r0, ip, r0
 8001486:	f101 38ff 	add.w	r8, r1, #4294967295
 800148a:	d22f      	bcs.n	80014ec <__udivmoddi4+0x2b8>
 800148c:	4283      	cmp	r3, r0
 800148e:	d92d      	bls.n	80014ec <__udivmoddi4+0x2b8>
 8001490:	3902      	subs	r1, #2
 8001492:	4460      	add	r0, ip
 8001494:	1ac0      	subs	r0, r0, r3
 8001496:	fbb0 f3f7 	udiv	r3, r0, r7
 800149a:	fb07 0013 	mls	r0, r7, r3, r0
 800149e:	b2ad      	uxth	r5, r5
 80014a0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80014a4:	fb03 f00e 	mul.w	r0, r3, lr
 80014a8:	42a8      	cmp	r0, r5
 80014aa:	d908      	bls.n	80014be <__udivmoddi4+0x28a>
 80014ac:	eb1c 0505 	adds.w	r5, ip, r5
 80014b0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014b4:	d216      	bcs.n	80014e4 <__udivmoddi4+0x2b0>
 80014b6:	42a8      	cmp	r0, r5
 80014b8:	d914      	bls.n	80014e4 <__udivmoddi4+0x2b0>
 80014ba:	3b02      	subs	r3, #2
 80014bc:	4465      	add	r5, ip
 80014be:	1a28      	subs	r0, r5, r0
 80014c0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014c4:	e738      	b.n	8001338 <__udivmoddi4+0x104>
 80014c6:	4631      	mov	r1, r6
 80014c8:	4630      	mov	r0, r6
 80014ca:	e707      	b.n	80012dc <__udivmoddi4+0xa8>
 80014cc:	462f      	mov	r7, r5
 80014ce:	e6e4      	b.n	800129a <__udivmoddi4+0x66>
 80014d0:	4618      	mov	r0, r3
 80014d2:	e6f9      	b.n	80012c8 <__udivmoddi4+0x94>
 80014d4:	454b      	cmp	r3, r9
 80014d6:	d2a9      	bcs.n	800142c <__udivmoddi4+0x1f8>
 80014d8:	ebb9 0802 	subs.w	r8, r9, r2
 80014dc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014e0:	3801      	subs	r0, #1
 80014e2:	e7a3      	b.n	800142c <__udivmoddi4+0x1f8>
 80014e4:	4643      	mov	r3, r8
 80014e6:	e7ea      	b.n	80014be <__udivmoddi4+0x28a>
 80014e8:	4628      	mov	r0, r5
 80014ea:	e794      	b.n	8001416 <__udivmoddi4+0x1e2>
 80014ec:	4641      	mov	r1, r8
 80014ee:	e7d1      	b.n	8001494 <__udivmoddi4+0x260>
 80014f0:	46d0      	mov	r8, sl
 80014f2:	e77b      	b.n	80013ec <__udivmoddi4+0x1b8>
 80014f4:	4464      	add	r4, ip
 80014f6:	3802      	subs	r0, #2
 80014f8:	e747      	b.n	800138a <__udivmoddi4+0x156>
 80014fa:	3b02      	subs	r3, #2
 80014fc:	4465      	add	r5, ip
 80014fe:	e72f      	b.n	8001360 <__udivmoddi4+0x12c>
 8001500:	4608      	mov	r0, r1
 8001502:	e706      	b.n	8001312 <__udivmoddi4+0xde>
 8001504:	4631      	mov	r1, r6
 8001506:	e6e9      	b.n	80012dc <__udivmoddi4+0xa8>

08001508 <__aeabi_idiv0>:
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop

0800150c <__circ_gbuf_pop>:
#include <string.h>

#include <circular_buffer.h>

int __circ_gbuf_pop(circ_gbuf_t *circ_buf, void *elem, int read_only)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
	int total;
	char *tail;

	total = circ_buf->push_count - circ_buf->pop_count;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	889b      	ldrh	r3, [r3, #4]
 800151c:	461a      	mov	r2, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	88db      	ldrh	r3, [r3, #6]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
	if (total < 0)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	da05      	bge.n	8001538 <__circ_gbuf_pop+0x2c>
		total += (2 * circ_buf->size);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	891b      	ldrh	r3, [r3, #8]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4413      	add	r3, r2
 8001536:	617b      	str	r3, [r7, #20]

	if (total == 0)
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d102      	bne.n	8001544 <__circ_gbuf_pop+0x38>
		return -1; // Empty
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	e031      	b.n	80015a8 <__circ_gbuf_pop+0x9c>

	tail = (char *)circ_buf->buffer + ((circ_buf->pop_count % circ_buf->size)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	6819      	ldr	r1, [r3, #0]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	88db      	ldrh	r3, [r3, #6]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	8912      	ldrh	r2, [r2, #8]
 8001550:	fbb3 f0f2 	udiv	r0, r3, r2
 8001554:	fb00 f202 	mul.w	r2, r0, r2
 8001558:	1a9b      	subs	r3, r3, r2
 800155a:	b29b      	uxth	r3, r3
 800155c:	461a      	mov	r2, r3
			* circ_buf->element_size);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	895b      	ldrh	r3, [r3, #10]
 8001562:	fb02 f303 	mul.w	r3, r2, r3
	tail = (char *)circ_buf->buffer + ((circ_buf->pop_count % circ_buf->size)
 8001566:	440b      	add	r3, r1
 8001568:	613b      	str	r3, [r7, #16]

	if (elem)
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d006      	beq.n	800157e <__circ_gbuf_pop+0x72>
		memcpy(elem, tail, circ_buf->element_size);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	895b      	ldrh	r3, [r3, #10]
 8001574:	461a      	mov	r2, r3
 8001576:	6939      	ldr	r1, [r7, #16]
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f00d f81b 	bl	800e5b4 <memcpy>

	if (!read_only) {
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d110      	bne.n	80015a6 <__circ_gbuf_pop+0x9a>
#ifdef CRICBUF_CLEAN_ON_POP
		memset(tail, 0, circ_buf->element_size);
#endif
		circ_buf->pop_count++;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	88db      	ldrh	r3, [r3, #6]
 8001588:	3301      	adds	r3, #1
 800158a:	b29a      	uxth	r2, r3
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	80da      	strh	r2, [r3, #6]
		if (circ_buf->pop_count >= (2*circ_buf->size))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	88db      	ldrh	r3, [r3, #6]
 8001594:	461a      	mov	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	891b      	ldrh	r3, [r3, #8]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	429a      	cmp	r2, r3
 800159e:	db02      	blt.n	80015a6 <__circ_gbuf_pop+0x9a>
			circ_buf->pop_count = 0;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	80da      	strh	r2, [r3, #6]
	}
	return 0;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <__circ_gbuf_push>:

int __circ_gbuf_push(circ_gbuf_t *circ_buf, void *elem)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
	int total;
	char *head;

	total = circ_buf->push_count - circ_buf->pop_count;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	889b      	ldrh	r3, [r3, #4]
 80015be:	461a      	mov	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	88db      	ldrh	r3, [r3, #6]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	60fb      	str	r3, [r7, #12]
	if (total < 0)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	da05      	bge.n	80015da <__circ_gbuf_push+0x2a>
		total += (2 * circ_buf->size);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	891b      	ldrh	r3, [r3, #8]
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	4413      	add	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]

	if (total >=  circ_buf->size)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	891b      	ldrh	r3, [r3, #8]
 80015de:	461a      	mov	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4293      	cmp	r3, r2
 80015e4:	db02      	blt.n	80015ec <__circ_gbuf_push+0x3c>
		return -1; // Full
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	e02b      	b.n	8001644 <__circ_gbuf_push+0x94>

	head = (char *)circ_buf->buffer + ( (circ_buf->push_count % circ_buf->size)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	889b      	ldrh	r3, [r3, #4]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	8912      	ldrh	r2, [r2, #8]
 80015f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80015fc:	fb00 f202 	mul.w	r2, r0, r2
 8001600:	1a9b      	subs	r3, r3, r2
 8001602:	b29b      	uxth	r3, r3
 8001604:	461a      	mov	r2, r3
			* circ_buf->element_size );
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	895b      	ldrh	r3, [r3, #10]
 800160a:	fb02 f303 	mul.w	r3, r2, r3
	head = (char *)circ_buf->buffer + ( (circ_buf->push_count % circ_buf->size)
 800160e:	440b      	add	r3, r1
 8001610:	60bb      	str	r3, [r7, #8]
	memcpy(head, elem, circ_buf->element_size);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	895b      	ldrh	r3, [r3, #10]
 8001616:	461a      	mov	r2, r3
 8001618:	6839      	ldr	r1, [r7, #0]
 800161a:	68b8      	ldr	r0, [r7, #8]
 800161c:	f00c ffca 	bl	800e5b4 <memcpy>
	circ_buf->push_count++;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	889b      	ldrh	r3, [r3, #4]
 8001624:	3301      	adds	r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	809a      	strh	r2, [r3, #4]
	if (circ_buf->push_count >= (2*circ_buf->size))
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	889b      	ldrh	r3, [r3, #4]
 8001630:	461a      	mov	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	891b      	ldrh	r3, [r3, #8]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	429a      	cmp	r2, r3
 800163a:	db02      	blt.n	8001642 <__circ_gbuf_push+0x92>
		circ_buf->push_count = 0;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	809a      	strh	r2, [r3, #4]
	return 0;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <Relay_control>:
extern uint16_t DAC_tx_tmp_buffer[2];
extern float DDS_FTW;


//==============================================================================================
void Relay_control(uint8_t relay,uint8_t state){
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	460a      	mov	r2, r1
 8001656:	71fb      	strb	r3, [r7, #7]
 8001658:	4613      	mov	r3, r2
 800165a:	71bb      	strb	r3, [r7, #6]
	int Relay_address=0;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
	if(relay<1 || relay>3 || state>1) return;
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	2b00      	cmp	r3, #0
 8001664:	f000 80c3 	beq.w	80017ee <Relay_control+0x1a2>
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b03      	cmp	r3, #3
 800166c:	f200 80bf 	bhi.w	80017ee <Relay_control+0x1a2>
 8001670:	79bb      	ldrb	r3, [r7, #6]
 8001672:	2b01      	cmp	r3, #1
 8001674:	f200 80bb 	bhi.w	80017ee <Relay_control+0x1a2>

	while(Relay_address<=0x5) // Set all OUTx to zero
 8001678:	e03c      	b.n	80016f4 <Relay_control+0xa8>
	{
		HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin,  Relay_address & 0x1     );
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	b2db      	uxtb	r3, r3
 8001684:	461a      	mov	r2, r3
 8001686:	2102      	movs	r1, #2
 8001688:	485b      	ldr	r0, [pc, #364]	; (80017f8 <Relay_control+0x1ac>)
 800168a:	f003 fc0c 	bl	8004ea6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (Relay_address & 0x2) >>1);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	105b      	asrs	r3, r3, #1
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f003 0301 	and.w	r3, r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	461a      	mov	r2, r3
 800169c:	2104      	movs	r1, #4
 800169e:	4856      	ldr	r0, [pc, #344]	; (80017f8 <Relay_control+0x1ac>)
 80016a0:	f003 fc01 	bl	8004ea6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (Relay_address & 0x4) >>2);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	109b      	asrs	r3, r3, #2
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	461a      	mov	r2, r3
 80016b2:	2108      	movs	r1, #8
 80016b4:	4850      	ldr	r0, [pc, #320]	; (80017f8 <Relay_control+0x1ac>)
 80016b6:	f003 fbf6 	bl	8004ea6 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 0); // LVL 0
 80016ba:	2200      	movs	r2, #0
 80016bc:	2101      	movs	r1, #1
 80016be:	484e      	ldr	r0, [pc, #312]	; (80017f8 <Relay_control+0x1ac>)
 80016c0:	f003 fbf1 	bl	8004ea6 <HAL_GPIO_WritePin>

		HAL_Delay(1); // wait 1ms
 80016c4:	2001      	movs	r0, #1
 80016c6:	f002 fd89 	bl	80041dc <HAL_Delay>
		HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d0:	484a      	ldr	r0, [pc, #296]	; (80017fc <Relay_control+0x1b0>)
 80016d2:	f003 fbe8 	bl	8004ea6 <HAL_GPIO_WritePin>
		HAL_Delay(1); // wait 1ms
 80016d6:	2001      	movs	r0, #1
 80016d8:	f002 fd80 	bl	80041dc <HAL_Delay>
		HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1);
 80016dc:	2201      	movs	r2, #1
 80016de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e2:	4846      	ldr	r0, [pc, #280]	; (80017fc <Relay_control+0x1b0>)
 80016e4:	f003 fbdf 	bl	8004ea6 <HAL_GPIO_WritePin>
		HAL_Delay(1); // wait 1ms
 80016e8:	2001      	movs	r0, #1
 80016ea:	f002 fd77 	bl	80041dc <HAL_Delay>
		Relay_address++;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	3301      	adds	r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
	while(Relay_address<=0x5) // Set all OUTx to zero
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	ddbf      	ble.n	800167a <Relay_control+0x2e>
	}


	switch (relay)
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	d006      	beq.n	800170e <Relay_control+0xc2>
 8001700:	2b03      	cmp	r3, #3
 8001702:	dc1f      	bgt.n	8001744 <Relay_control+0xf8>
 8001704:	2b01      	cmp	r3, #1
 8001706:	d014      	beq.n	8001732 <Relay_control+0xe6>
 8001708:	2b02      	cmp	r3, #2
 800170a:	d009      	beq.n	8001720 <Relay_control+0xd4>
 800170c:	e01a      	b.n	8001744 <Relay_control+0xf8>
	{
	case 3:
		if (state==1){
 800170e:	79bb      	ldrb	r3, [r7, #6]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d102      	bne.n	800171a <Relay_control+0xce>
			Relay_address=0x5; //OUT6
 8001714:	2305      	movs	r3, #5
 8001716:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x4; //OUT5
		} break;
 8001718:	e014      	b.n	8001744 <Relay_control+0xf8>
			Relay_address=0x4; //OUT5
 800171a:	2304      	movs	r3, #4
 800171c:	60fb      	str	r3, [r7, #12]
		} break;
 800171e:	e011      	b.n	8001744 <Relay_control+0xf8>
	case 2:
		if (state==1){
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d102      	bne.n	800172c <Relay_control+0xe0>
			Relay_address=0x3; //OUT4
 8001726:	2303      	movs	r3, #3
 8001728:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x2; //OUT3
		} break;
 800172a:	e00b      	b.n	8001744 <Relay_control+0xf8>
			Relay_address=0x2; //OUT3
 800172c:	2302      	movs	r3, #2
 800172e:	60fb      	str	r3, [r7, #12]
		} break;
 8001730:	e008      	b.n	8001744 <Relay_control+0xf8>
	case 1:
		if (state==1){
 8001732:	79bb      	ldrb	r3, [r7, #6]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d102      	bne.n	800173e <Relay_control+0xf2>
			Relay_address=0x1; //OUT2
 8001738:	2301      	movs	r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x0; //OUT1
		} break;
 800173c:	e001      	b.n	8001742 <Relay_control+0xf6>
			Relay_address=0x0; //OUT1
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
		} break;
 8001742:	bf00      	nop
	}

	HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin,  Relay_address & 0x1     );
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	b2db      	uxtb	r3, r3
 800174e:	461a      	mov	r2, r3
 8001750:	2102      	movs	r1, #2
 8001752:	4829      	ldr	r0, [pc, #164]	; (80017f8 <Relay_control+0x1ac>)
 8001754:	f003 fba7 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (Relay_address & 0x2) >>1);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	105b      	asrs	r3, r3, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	b2db      	uxtb	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	2104      	movs	r1, #4
 8001768:	4823      	ldr	r0, [pc, #140]	; (80017f8 <Relay_control+0x1ac>)
 800176a:	f003 fb9c 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (Relay_address & 0x4) >>2);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	109b      	asrs	r3, r3, #2
 8001772:	b2db      	uxtb	r3, r3
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	b2db      	uxtb	r3, r3
 800177a:	461a      	mov	r2, r3
 800177c:	2108      	movs	r1, #8
 800177e:	481e      	ldr	r0, [pc, #120]	; (80017f8 <Relay_control+0x1ac>)
 8001780:	f003 fb91 	bl	8004ea6 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 1); // LVL 1
 8001784:	2201      	movs	r2, #1
 8001786:	2101      	movs	r1, #1
 8001788:	481b      	ldr	r0, [pc, #108]	; (80017f8 <Relay_control+0x1ac>)
 800178a:	f003 fb8c 	bl	8004ea6 <HAL_GPIO_WritePin>

	HAL_Delay(1); // wait 1ms
 800178e:	2001      	movs	r0, #1
 8001790:	f002 fd24 	bl	80041dc <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 8001794:	2200      	movs	r2, #0
 8001796:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800179a:	4818      	ldr	r0, [pc, #96]	; (80017fc <Relay_control+0x1b0>)
 800179c:	f003 fb83 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 80017a0:	2001      	movs	r0, #1
 80017a2:	f002 fd1b 	bl	80041dc <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1); // End strobe
 80017a6:	2201      	movs	r2, #1
 80017a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ac:	4813      	ldr	r0, [pc, #76]	; (80017fc <Relay_control+0x1b0>)
 80017ae:	f003 fb7a 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(50); // wait 50ms
 80017b2:	2032      	movs	r0, #50	; 0x32
 80017b4:	f002 fd12 	bl	80041dc <HAL_Delay>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 0); // LVL 0
 80017b8:	2200      	movs	r2, #0
 80017ba:	2101      	movs	r1, #1
 80017bc:	480e      	ldr	r0, [pc, #56]	; (80017f8 <Relay_control+0x1ac>)
 80017be:	f003 fb72 	bl	8004ea6 <HAL_GPIO_WritePin>

	HAL_Delay(1); // wait 1ms
 80017c2:	2001      	movs	r0, #1
 80017c4:	f002 fd0a 	bl	80041dc <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 80017c8:	2200      	movs	r2, #0
 80017ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ce:	480b      	ldr	r0, [pc, #44]	; (80017fc <Relay_control+0x1b0>)
 80017d0:	f003 fb69 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 80017d4:	2001      	movs	r0, #1
 80017d6:	f002 fd01 	bl	80041dc <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1); // End strobe
 80017da:	2201      	movs	r2, #1
 80017dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e0:	4806      	ldr	r0, [pc, #24]	; (80017fc <Relay_control+0x1b0>)
 80017e2:	f003 fb60 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 80017e6:	2001      	movs	r0, #1
 80017e8:	f002 fcf8 	bl	80041dc <HAL_Delay>
 80017ec:	e000      	b.n	80017f0 <Relay_control+0x1a4>
	if(relay<1 || relay>3 || state>1) return;
 80017ee:	bf00      	nop

}
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020800 	.word	0x40020800

08001800 <CPLD_control>:
//==============================================================================================



//==============================================================================================
void CPLD_control(uint8_t divide_coeff){
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	if(divide_coeff>0x0F) return;
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d840      	bhi.n	8001892 <CPLD_control+0x92>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin,  divide_coeff & 0x1     );
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	461a      	mov	r2, r3
 800181a:	2101      	movs	r1, #1
 800181c:	481f      	ldr	r0, [pc, #124]	; (800189c <CPLD_control+0x9c>)
 800181e:	f003 fb42 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin, (divide_coeff & 0x2) >>1);
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	105b      	asrs	r3, r3, #1
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	2102      	movs	r1, #2
 8001832:	481a      	ldr	r0, [pc, #104]	; (800189c <CPLD_control+0x9c>)
 8001834:	f003 fb37 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (divide_coeff & 0x4) >>2);
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	109b      	asrs	r3, r3, #2
 800183c:	b2db      	uxtb	r3, r3
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	b2db      	uxtb	r3, r3
 8001844:	461a      	mov	r2, r3
 8001846:	2104      	movs	r1, #4
 8001848:	4814      	ldr	r0, [pc, #80]	; (800189c <CPLD_control+0x9c>)
 800184a:	f003 fb2c 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (divide_coeff & 0x8) >>3);
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	10db      	asrs	r3, r3, #3
 8001852:	b2db      	uxtb	r3, r3
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	b2db      	uxtb	r3, r3
 800185a:	461a      	mov	r2, r3
 800185c:	2108      	movs	r1, #8
 800185e:	480f      	ldr	r0, [pc, #60]	; (800189c <CPLD_control+0x9c>)
 8001860:	f003 fb21 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_SET); // Send strobe
 8001864:	2201      	movs	r2, #1
 8001866:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800186a:	480d      	ldr	r0, [pc, #52]	; (80018a0 <CPLD_control+0xa0>)
 800186c:	f003 fb1b 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_RESET);
 8001870:	2200      	movs	r2, #0
 8001872:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001876:	480a      	ldr	r0, [pc, #40]	; (80018a0 <CPLD_control+0xa0>)
 8001878:	f003 fb15 	bl	8004ea6 <HAL_GPIO_WritePin>

	if(divide_coeff==0x00)
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d103      	bne.n	800188a <CPLD_control+0x8a>
	{
		cfg.LDACMODE=0;
 8001882:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <CPLD_control+0xa4>)
 8001884:	2200      	movs	r2, #0
 8001886:	709a      	strb	r2, [r3, #2]
 8001888:	e004      	b.n	8001894 <CPLD_control+0x94>
	}
	else
	{
		cfg.LDACMODE=1;
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <CPLD_control+0xa4>)
 800188c:	2201      	movs	r2, #1
 800188e:	709a      	strb	r2, [r3, #2]
 8001890:	e000      	b.n	8001894 <CPLD_control+0x94>
	if(divide_coeff>0x0F) return;
 8001892:	bf00      	nop
	}
}
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40020000 	.word	0x40020000
 80018a0:	40020800 	.word	0x40020800
 80018a4:	20000bb8 	.word	0x20000bb8

080018a8 <DAC_Write>:



//==============================================================================================
void DAC_Write(uint32_t value)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]

	DAC_tx_buffer=0x01000000; // Write DAC-DATA
 80018b0:	4b16      	ldr	r3, [pc, #88]	; (800190c <DAC_Write+0x64>)
 80018b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018b6:	601a      	str	r2, [r3, #0]
	DAC_tx_buffer+=(value & 0xFFFFF)<<4;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	011b      	lsls	r3, r3, #4
 80018bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80018c0:	f023 030f 	bic.w	r3, r3, #15
 80018c4:	4a11      	ldr	r2, [pc, #68]	; (800190c <DAC_Write+0x64>)
 80018c6:	6812      	ldr	r2, [r2, #0]
 80018c8:	4413      	add	r3, r2
 80018ca:	4a10      	ldr	r2, [pc, #64]	; (800190c <DAC_Write+0x64>)
 80018cc:	6013      	str	r3, [r2, #0]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 80018ce:	4b0f      	ldr	r3, [pc, #60]	; (800190c <DAC_Write+0x64>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	0c1b      	lsrs	r3, r3, #16
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <DAC_Write+0x68>)
 80018d8:	801a      	strh	r2, [r3, #0]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 80018da:	4b0c      	ldr	r3, [pc, #48]	; (800190c <DAC_Write+0x64>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <DAC_Write+0x68>)
 80018e2:	805a      	strh	r2, [r3, #2]

	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	2110      	movs	r1, #16
 80018e8:	480a      	ldr	r0, [pc, #40]	; (8001914 <DAC_Write+0x6c>)
 80018ea:	f003 fadc 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 80018ee:	2302      	movs	r3, #2
 80018f0:	2202      	movs	r2, #2
 80018f2:	4907      	ldr	r1, [pc, #28]	; (8001910 <DAC_Write+0x68>)
 80018f4:	4808      	ldr	r0, [pc, #32]	; (8001918 <DAC_Write+0x70>)
 80018f6:	f006 fd25 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 80018fa:	2201      	movs	r2, #1
 80018fc:	2110      	movs	r1, #16
 80018fe:	4805      	ldr	r0, [pc, #20]	; (8001914 <DAC_Write+0x6c>)
 8001900:	f003 fad1 	bl	8004ea6 <HAL_GPIO_WritePin>
}
 8001904:	bf00      	nop
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000bb0 	.word	0x20000bb0
 8001910:	20000bb4 	.word	0x20000bb4
 8001914:	40020000 	.word	0x40020000
 8001918:	20000be8 	.word	0x20000be8

0800191c <DAC_Write_FAST>:

//==============================================================================================
void DAC_Write_FAST(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001920:	2200      	movs	r2, #0
 8001922:	2110      	movs	r1, #16
 8001924:	4807      	ldr	r0, [pc, #28]	; (8001944 <DAC_Write_FAST+0x28>)
 8001926:	f003 fabe 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 800192a:	2302      	movs	r3, #2
 800192c:	2202      	movs	r2, #2
 800192e:	4906      	ldr	r1, [pc, #24]	; (8001948 <DAC_Write_FAST+0x2c>)
 8001930:	4806      	ldr	r0, [pc, #24]	; (800194c <DAC_Write_FAST+0x30>)
 8001932:	f006 fd07 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001936:	2201      	movs	r2, #1
 8001938:	2110      	movs	r1, #16
 800193a:	4802      	ldr	r0, [pc, #8]	; (8001944 <DAC_Write_FAST+0x28>)
 800193c:	f003 fab3 	bl	8004ea6 <HAL_GPIO_WritePin>
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40020000 	.word	0x40020000
 8001948:	20000bb4 	.word	0x20000bb4
 800194c:	20000be8 	.word	0x20000be8

08001950 <DAC_SendInit>:

//==============================================================================================
void DAC_SendInit(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0

	DAC_tx_buffer=0x02000000; // Write CONFIG1
 8001954:	4b3d      	ldr	r3, [pc, #244]	; (8001a4c <DAC_SendInit+0xfc>)
 8001956:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800195a:	601a      	str	r2, [r3, #0]
	DAC_tx_buffer+=(cfg.PDN & 0x01)<<4;
 800195c:	4b3c      	ldr	r3, [pc, #240]	; (8001a50 <DAC_SendInit+0x100>)
 800195e:	7a1b      	ldrb	r3, [r3, #8]
 8001960:	011b      	lsls	r3, r3, #4
 8001962:	f003 0210 	and.w	r2, r3, #16
 8001966:	4b39      	ldr	r3, [pc, #228]	; (8001a4c <DAC_SendInit+0xfc>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4413      	add	r3, r2
 800196c:	4a37      	ldr	r2, [pc, #220]	; (8001a4c <DAC_SendInit+0xfc>)
 800196e:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.VREFVAL & 0x06)<<6;
 8001970:	4b37      	ldr	r3, [pc, #220]	; (8001a50 <DAC_SendInit+0x100>)
 8001972:	79db      	ldrb	r3, [r3, #7]
 8001974:	019b      	lsls	r3, r3, #6
 8001976:	f403 72c0 	and.w	r2, r3, #384	; 0x180
 800197a:	4b34      	ldr	r3, [pc, #208]	; (8001a4c <DAC_SendInit+0xfc>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4413      	add	r3, r2
 8001980:	4a32      	ldr	r2, [pc, #200]	; (8001a4c <DAC_SendInit+0xfc>)
 8001982:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.FSET & 0x01)<<10;
 8001984:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <DAC_SendInit+0x100>)
 8001986:	799b      	ldrb	r3, [r3, #6]
 8001988:	029b      	lsls	r3, r3, #10
 800198a:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800198e:	4b2f      	ldr	r3, [pc, #188]	; (8001a4c <DAC_SendInit+0xfc>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4413      	add	r3, r2
 8001994:	4a2d      	ldr	r2, [pc, #180]	; (8001a4c <DAC_SendInit+0xfc>)
 8001996:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.DSDO & 0x01)<<11;
 8001998:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <DAC_SendInit+0x100>)
 800199a:	795b      	ldrb	r3, [r3, #5]
 800199c:	02db      	lsls	r3, r3, #11
 800199e:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80019a2:	4b2a      	ldr	r3, [pc, #168]	; (8001a4c <DAC_SendInit+0xfc>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4413      	add	r3, r2
 80019a8:	4a28      	ldr	r2, [pc, #160]	; (8001a4c <DAC_SendInit+0xfc>)
 80019aa:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.ENALMP & 0x01)<<12;
 80019ac:	4b28      	ldr	r3, [pc, #160]	; (8001a50 <DAC_SendInit+0x100>)
 80019ae:	791b      	ldrb	r3, [r3, #4]
 80019b0:	031b      	lsls	r3, r3, #12
 80019b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80019b6:	4b25      	ldr	r3, [pc, #148]	; (8001a4c <DAC_SendInit+0xfc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a23      	ldr	r2, [pc, #140]	; (8001a4c <DAC_SendInit+0xfc>)
 80019be:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.FSDO & 0x01)<<13;
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <DAC_SendInit+0x100>)
 80019c2:	78db      	ldrb	r3, [r3, #3]
 80019c4:	035b      	lsls	r3, r3, #13
 80019c6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80019ca:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <DAC_SendInit+0xfc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4413      	add	r3, r2
 80019d0:	4a1e      	ldr	r2, [pc, #120]	; (8001a4c <DAC_SendInit+0xfc>)
 80019d2:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.LDACMODE & 0x01)<<14;
 80019d4:	4b1e      	ldr	r3, [pc, #120]	; (8001a50 <DAC_SendInit+0x100>)
 80019d6:	789b      	ldrb	r3, [r3, #2]
 80019d8:	039b      	lsls	r3, r3, #14
 80019da:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <DAC_SendInit+0xfc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4413      	add	r3, r2
 80019e4:	4a19      	ldr	r2, [pc, #100]	; (8001a4c <DAC_SendInit+0xfc>)
 80019e6:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.TNH_MASK & 0x03)<<18;
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <DAC_SendInit+0x100>)
 80019ea:	785b      	ldrb	r3, [r3, #1]
 80019ec:	049b      	lsls	r3, r3, #18
 80019ee:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <DAC_SendInit+0xfc>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <DAC_SendInit+0xfc>)
 80019fa:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.EN_TMP_CAL & 0x01)<<23;
 80019fc:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <DAC_SendInit+0x100>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	05db      	lsls	r3, r3, #23
 8001a02:	f403 0200 	and.w	r2, r3, #8388608	; 0x800000
 8001a06:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <DAC_SendInit+0xfc>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a0f      	ldr	r2, [pc, #60]	; (8001a4c <DAC_SendInit+0xfc>)
 8001a0e:	6013      	str	r3, [r2, #0]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <DAC_SendInit+0xfc>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	0c1b      	lsrs	r3, r3, #16
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <DAC_SendInit+0x104>)
 8001a1a:	801a      	strh	r2, [r3, #0]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <DAC_SendInit+0xfc>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <DAC_SendInit+0x104>)
 8001a24:	805a      	strh	r2, [r3, #2]


	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2110      	movs	r1, #16
 8001a2a:	480b      	ldr	r0, [pc, #44]	; (8001a58 <DAC_SendInit+0x108>)
 8001a2c:	f003 fa3b 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,5);
 8001a30:	2305      	movs	r3, #5
 8001a32:	2202      	movs	r2, #2
 8001a34:	4907      	ldr	r1, [pc, #28]	; (8001a54 <DAC_SendInit+0x104>)
 8001a36:	4809      	ldr	r0, [pc, #36]	; (8001a5c <DAC_SendInit+0x10c>)
 8001a38:	f006 fc84 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2110      	movs	r1, #16
 8001a40:	4805      	ldr	r0, [pc, #20]	; (8001a58 <DAC_SendInit+0x108>)
 8001a42:	f003 fa30 	bl	8004ea6 <HAL_GPIO_WritePin>

}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000bb0 	.word	0x20000bb0
 8001a50:	20000bb8 	.word	0x20000bb8
 8001a54:	20000bb4 	.word	0x20000bb4
 8001a58:	40020000 	.word	0x40020000
 8001a5c:	20000be8 	.word	0x20000be8

08001a60 <DAC_TEMP_CAL>:

//==============================================================================================
void DAC_TEMP_CAL(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
	uint32_t DAC_tx_buffer;
	uint16_t DAC_tx_tmp_buffer[2];

	uint16_t spi_receive[2]={0x0,0x0},DAC_tx_tmp_buffer2[2],ALM=0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	813b      	strh	r3, [r7, #8]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	817b      	strh	r3, [r7, #10]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	82fb      	strh	r3, [r7, #22]

	//	DDS_prepare_to_tempcal();

	//CPLD_control(0x0); // Disable LDAC signal

	cfg.EN_TMP_CAL=1;
 8001a72:	4b33      	ldr	r3, [pc, #204]	; (8001b40 <DAC_TEMP_CAL+0xe0>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
	DAC_SendInit();
 8001a78:	f7ff ff6a 	bl	8001950 <DAC_SendInit>
	HAL_Delay(10);
 8001a7c:	200a      	movs	r0, #10
 8001a7e:	f002 fbad 	bl	80041dc <HAL_Delay>

	DAC_tx_buffer=0x04000100; // Write TRIGGER RCLTMP
 8001a82:	4b30      	ldr	r3, [pc, #192]	; (8001b44 <DAC_TEMP_CAL+0xe4>)
 8001a84:	613b      	str	r3, [r7, #16]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	0c1b      	lsrs	r3, r3, #16
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	81bb      	strh	r3, [r7, #12]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	81fb      	strh	r3, [r7, #14]

	DAC_tx_buffer=0x85000000; // read status register
 8001a94:	f04f 4305 	mov.w	r3, #2231369728	; 0x85000000
 8001a98:	613b      	str	r3, [r7, #16]

	DAC_tx_tmp_buffer2[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	0c1b      	lsrs	r3, r3, #16
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	80bb      	strh	r3, [r7, #4]
	DAC_tx_tmp_buffer2[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	80fb      	strh	r3, [r7, #6]

	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2110      	movs	r1, #16
 8001aac:	4826      	ldr	r0, [pc, #152]	; (8001b48 <DAC_TEMP_CAL+0xe8>)
 8001aae:	f003 f9fa 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 8001ab2:	f107 010c 	add.w	r1, r7, #12
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	2202      	movs	r2, #2
 8001aba:	4824      	ldr	r0, [pc, #144]	; (8001b4c <DAC_TEMP_CAL+0xec>)
 8001abc:	f006 fc42 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	2110      	movs	r1, #16
 8001ac4:	4820      	ldr	r0, [pc, #128]	; (8001b48 <DAC_TEMP_CAL+0xe8>)
 8001ac6:	f003 f9ee 	bl	8004ea6 <HAL_GPIO_WritePin>

	HAL_Delay(500); // Wait some time....
 8001aca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ace:	f002 fb85 	bl	80041dc <HAL_Delay>

	do{ // Check complete flag
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2110      	movs	r1, #16
 8001ad6:	481c      	ldr	r0, [pc, #112]	; (8001b48 <DAC_TEMP_CAL+0xe8>)
 8001ad8:	f003 f9e5 	bl	8004ea6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer2,2,2);
 8001adc:	1d39      	adds	r1, r7, #4
 8001ade:	2302      	movs	r3, #2
 8001ae0:	2202      	movs	r2, #2
 8001ae2:	481a      	ldr	r0, [pc, #104]	; (8001b4c <DAC_TEMP_CAL+0xec>)
 8001ae4:	f006 fc2e 	bl	8008344 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2110      	movs	r1, #16
 8001aec:	4816      	ldr	r0, [pc, #88]	; (8001b48 <DAC_TEMP_CAL+0xe8>)
 8001aee:	f003 f9da 	bl	8004ea6 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2110      	movs	r1, #16
 8001af6:	4814      	ldr	r0, [pc, #80]	; (8001b48 <DAC_TEMP_CAL+0xe8>)
 8001af8:	f003 f9d5 	bl	8004ea6 <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1,(uint8_t *)spi_receive, 2, 2);
 8001afc:	f107 0108 	add.w	r1, r7, #8
 8001b00:	2302      	movs	r3, #2
 8001b02:	2202      	movs	r2, #2
 8001b04:	4811      	ldr	r0, [pc, #68]	; (8001b4c <DAC_TEMP_CAL+0xec>)
 8001b06:	f006 fd59 	bl	80085bc <HAL_SPI_Receive>
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	2110      	movs	r1, #16
 8001b0e:	480e      	ldr	r0, [pc, #56]	; (8001b48 <DAC_TEMP_CAL+0xe8>)
 8001b10:	f003 f9c9 	bl	8004ea6 <HAL_GPIO_WritePin>
		ALM=(spi_receive[1] & 0x1000) >> 12;
 8001b14:	897b      	ldrh	r3, [r7, #10]
 8001b16:	131b      	asrs	r3, r3, #12
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	82fb      	strh	r3, [r7, #22]
		if(ALM!=1)HAL_Delay(1000);
 8001b20:	8afb      	ldrh	r3, [r7, #22]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d003      	beq.n	8001b2e <DAC_TEMP_CAL+0xce>
 8001b26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b2a:	f002 fb57 	bl	80041dc <HAL_Delay>
	}while(ALM!=1);
 8001b2e:	8afb      	ldrh	r3, [r7, #22]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d1ce      	bne.n	8001ad2 <DAC_TEMP_CAL+0x72>
}
 8001b34:	bf00      	nop
 8001b36:	bf00      	nop
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000bb8 	.word	0x20000bb8
 8001b44:	04000100 	.word	0x04000100
 8001b48:	40020000 	.word	0x40020000
 8001b4c:	20000be8 	.word	0x20000be8

08001b50 <DDS_Calculation>:

void DDS_Calculation(void)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b087      	sub	sp, #28
 8001b54:	af00      	add	r7, sp, #0
	float hw_limit=1000; // 1(256)kHz hardware optimized limit
 8001b56:	4b7b      	ldr	r3, [pc, #492]	; (8001d44 <DDS_Calculation+0x1f4>)
 8001b58:	613b      	str	r3, [r7, #16]
	float dac_counts=1048576;
 8001b5a:	f04f 4393 	mov.w	r3, #1233125376	; 0x49800000
 8001b5e:	60fb      	str	r3, [r7, #12]
	float corr_coeff;
	float dac_tmp=DAC_code;
 8001b60:	4b79      	ldr	r3, [pc, #484]	; (8001d48 <DDS_Calculation+0x1f8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff f8d7 	bl	8000d18 <__aeabi_ui2f>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	60bb      	str	r3, [r7, #8]
	float second_left;
	uint32_t codes_left;

	corr_coeff=corr_coeff_1*dac_tmp*dac_tmp;
 8001b6e:	4b77      	ldr	r3, [pc, #476]	; (8001d4c <DDS_Calculation+0x1fc>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68b9      	ldr	r1, [r7, #8]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff f927 	bl	8000dc8 <__aeabi_fmul>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	68b8      	ldr	r0, [r7, #8]
 8001b80:	f7ff f922 	bl	8000dc8 <__aeabi_fmul>
 8001b84:	4603      	mov	r3, r0
 8001b86:	607b      	str	r3, [r7, #4]
	corr_coeff+=corr_coeff_2*dac_tmp;
 8001b88:	4b71      	ldr	r3, [pc, #452]	; (8001d50 <DDS_Calculation+0x200>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff f91a 	bl	8000dc8 <__aeabi_fmul>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4619      	mov	r1, r3
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7ff f80d 	bl	8000bb8 <__addsf3>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	607b      	str	r3, [r7, #4]
	corr_coeff+=corr_coeff_3;
 8001ba2:	4b6c      	ldr	r3, [pc, #432]	; (8001d54 <DDS_Calculation+0x204>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff f805 	bl	8000bb8 <__addsf3>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	607b      	str	r3, [r7, #4]

	DDS_target_frequecny=dac_counts/(DAC_fullrange_voltage/DAC_target_speed);
 8001bb2:	4b69      	ldr	r3, [pc, #420]	; (8001d58 <DDS_Calculation+0x208>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a69      	ldr	r2, [pc, #420]	; (8001d5c <DDS_Calculation+0x20c>)
 8001bb8:	6812      	ldr	r2, [r2, #0]
 8001bba:	4611      	mov	r1, r2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f9b7 	bl	8000f30 <__aeabi_fdiv>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff f9b2 	bl	8000f30 <__aeabi_fdiv>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	461a      	mov	r2, r3
 8001bd0:	4b63      	ldr	r3, [pc, #396]	; (8001d60 <DDS_Calculation+0x210>)
 8001bd2:	601a      	str	r2, [r3, #0]

	if(DDS_target_frequecny>hw_limit)
 8001bd4:	4b62      	ldr	r3, [pc, #392]	; (8001d60 <DDS_Calculation+0x210>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4619      	mov	r1, r3
 8001bda:	6938      	ldr	r0, [r7, #16]
 8001bdc:	f7ff fa92 	bl	8001104 <__aeabi_fcmplt>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d02e      	beq.n	8001c44 <DDS_Calculation+0xf4>
	{
		DDS_target_multipiller=DDS_target_frequecny/hw_limit;
 8001be6:	4b5e      	ldr	r3, [pc, #376]	; (8001d60 <DDS_Calculation+0x210>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6939      	ldr	r1, [r7, #16]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff f99f 	bl	8000f30 <__aeabi_fdiv>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff faad 	bl	8001154 <__aeabi_f2uiz>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	4a59      	ldr	r2, [pc, #356]	; (8001d64 <DDS_Calculation+0x214>)
 8001bfe:	6013      	str	r3, [r2, #0]
		DDS_target_frequecny=dac_counts/(DAC_fullrange_voltage/DAC_target_speed);
 8001c00:	4b55      	ldr	r3, [pc, #340]	; (8001d58 <DDS_Calculation+0x208>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a55      	ldr	r2, [pc, #340]	; (8001d5c <DDS_Calculation+0x20c>)
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	4611      	mov	r1, r2
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff f990 	bl	8000f30 <__aeabi_fdiv>
 8001c10:	4603      	mov	r3, r0
 8001c12:	4619      	mov	r1, r3
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f7ff f98b 	bl	8000f30 <__aeabi_fdiv>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b50      	ldr	r3, [pc, #320]	; (8001d60 <DDS_Calculation+0x210>)
 8001c20:	601a      	str	r2, [r3, #0]
		DDS_target_frequecny/=(float)DDS_target_multipiller;
 8001c22:	4b4f      	ldr	r3, [pc, #316]	; (8001d60 <DDS_Calculation+0x210>)
 8001c24:	681c      	ldr	r4, [r3, #0]
 8001c26:	4b4f      	ldr	r3, [pc, #316]	; (8001d64 <DDS_Calculation+0x214>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff f874 	bl	8000d18 <__aeabi_ui2f>
 8001c30:	4603      	mov	r3, r0
 8001c32:	4619      	mov	r1, r3
 8001c34:	4620      	mov	r0, r4
 8001c36:	f7ff f97b 	bl	8000f30 <__aeabi_fdiv>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b48      	ldr	r3, [pc, #288]	; (8001d60 <DDS_Calculation+0x210>)
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	e002      	b.n	8001c4a <DDS_Calculation+0xfa>
	} else DDS_target_multipiller = 1;
 8001c44:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <DDS_Calculation+0x214>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	601a      	str	r2, [r3, #0]

	DDS_FTW=(((DDS_target_frequecny/corr_coeff)*((1<<CPLD_WORD)+1))/DDS_clock_frequecny)*(float)0xFFFFFFFF;
 8001c4a:	4b45      	ldr	r3, [pc, #276]	; (8001d60 <DDS_Calculation+0x210>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff f96d 	bl	8000f30 <__aeabi_fdiv>
 8001c56:	4603      	mov	r3, r0
 8001c58:	461c      	mov	r4, r3
 8001c5a:	4b43      	ldr	r3, [pc, #268]	; (8001d68 <DDS_Calculation+0x218>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	2301      	movs	r3, #1
 8001c62:	4093      	lsls	r3, r2
 8001c64:	3301      	adds	r3, #1
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff f85a 	bl	8000d20 <__aeabi_i2f>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4620      	mov	r0, r4
 8001c72:	f7ff f8a9 	bl	8000dc8 <__aeabi_fmul>
 8001c76:	4603      	mov	r3, r0
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b3c      	ldr	r3, [pc, #240]	; (8001d6c <DDS_Calculation+0x21c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4610      	mov	r0, r2
 8001c82:	f7ff f955 	bl	8000f30 <__aeabi_fdiv>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff f89b 	bl	8000dc8 <__aeabi_fmul>
 8001c92:	4603      	mov	r3, r0
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b36      	ldr	r3, [pc, #216]	; (8001d70 <DDS_Calculation+0x220>)
 8001c98:	601a      	str	r2, [r3, #0]

	if(DAC_code_direction)
 8001c9a:	4b36      	ldr	r3, [pc, #216]	; (8001d74 <DDS_Calculation+0x224>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d007      	beq.n	8001cb2 <DDS_Calculation+0x162>
	{
		codes_left=0xFFFFF-DAC_code;
 8001ca2:	4b29      	ldr	r3, [pc, #164]	; (8001d48 <DDS_Calculation+0x1f8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f5c3 237f 	rsb	r3, r3, #1044480	; 0xff000
 8001caa:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	e002      	b.n	8001cb8 <DDS_Calculation+0x168>
	}
	else
	{
		codes_left=DAC_code;
 8001cb2:	4b25      	ldr	r3, [pc, #148]	; (8001d48 <DDS_Calculation+0x1f8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	617b      	str	r3, [r7, #20]
	}

	second_left=codes_left/DDS_target_multipiller/DDS_target_frequecny;
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <DDS_Calculation+0x214>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff f828 	bl	8000d18 <__aeabi_ui2f>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	4b25      	ldr	r3, [pc, #148]	; (8001d60 <DDS_Calculation+0x210>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	f7ff f92d 	bl	8000f30 <__aeabi_fdiv>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	603b      	str	r3, [r7, #0]
	eta_second=(uint32_t)second_left % 60;
 8001cda:	6838      	ldr	r0, [r7, #0]
 8001cdc:	f7ff fa3a 	bl	8001154 <__aeabi_f2uiz>
 8001ce0:	4601      	mov	r1, r0
 8001ce2:	4b25      	ldr	r3, [pc, #148]	; (8001d78 <DDS_Calculation+0x228>)
 8001ce4:	fba3 2301 	umull	r2, r3, r3, r1
 8001ce8:	095a      	lsrs	r2, r3, #5
 8001cea:	4613      	mov	r3, r2
 8001cec:	011b      	lsls	r3, r3, #4
 8001cee:	1a9b      	subs	r3, r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	1aca      	subs	r2, r1, r3
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <DDS_Calculation+0x22c>)
 8001cf8:	701a      	strb	r2, [r3, #0]
	eta_minute=(uint32_t)(second_left / 60) % 60;
 8001cfa:	4921      	ldr	r1, [pc, #132]	; (8001d80 <DDS_Calculation+0x230>)
 8001cfc:	6838      	ldr	r0, [r7, #0]
 8001cfe:	f7ff f917 	bl	8000f30 <__aeabi_fdiv>
 8001d02:	4603      	mov	r3, r0
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff fa25 	bl	8001154 <__aeabi_f2uiz>
 8001d0a:	4601      	mov	r1, r0
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <DDS_Calculation+0x228>)
 8001d0e:	fba3 2301 	umull	r2, r3, r3, r1
 8001d12:	095a      	lsrs	r2, r3, #5
 8001d14:	4613      	mov	r3, r2
 8001d16:	011b      	lsls	r3, r3, #4
 8001d18:	1a9b      	subs	r3, r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	1aca      	subs	r2, r1, r3
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <DDS_Calculation+0x234>)
 8001d22:	701a      	strb	r2, [r3, #0]
	eta_hours=(uint32_t) second_left / 3600;
 8001d24:	6838      	ldr	r0, [r7, #0]
 8001d26:	f7ff fa15 	bl	8001154 <__aeabi_f2uiz>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	4a16      	ldr	r2, [pc, #88]	; (8001d88 <DDS_Calculation+0x238>)
 8001d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d32:	0adb      	lsrs	r3, r3, #11
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <DDS_Calculation+0x23c>)
 8001d38:	701a      	strb	r2, [r3, #0]
}
 8001d3a:	bf00      	nop
 8001d3c:	371c      	adds	r7, #28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}
 8001d42:	bf00      	nop
 8001d44:	447a0000 	.word	0x447a0000
 8001d48:	20000be0 	.word	0x20000be0
 8001d4c:	20000b84 	.word	0x20000b84
 8001d50:	20000b88 	.word	0x20000b88
 8001d54:	20000b8c 	.word	0x20000b8c
 8001d58:	20000bd4 	.word	0x20000bd4
 8001d5c:	20000bd0 	.word	0x20000bd0
 8001d60:	20000bcc 	.word	0x20000bcc
 8001d64:	200006b0 	.word	0x200006b0
 8001d68:	200006ac 	.word	0x200006ac
 8001d6c:	200006b4 	.word	0x200006b4
 8001d70:	20000bc8 	.word	0x20000bc8
 8001d74:	20000be4 	.word	0x20000be4
 8001d78:	88888889 	.word	0x88888889
 8001d7c:	20000bc4 	.word	0x20000bc4
 8001d80:	42700000 	.word	0x42700000
 8001d84:	20000bc3 	.word	0x20000bc3
 8001d88:	91a2b3c5 	.word	0x91a2b3c5
 8001d8c:	20000bc2 	.word	0x20000bc2

08001d90 <DDS_Init>:

//==============================================================================================
void DDS_Init(void)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
	uint16_t DDS_tx_buffer[1];
	DDS_Calculation();
 8001d96:	f7ff fedb 	bl	8001b50 <DDS_Calculation>

	HAL_Delay(100);
 8001d9a:	2064      	movs	r0, #100	; 0x64
 8001d9c:	f002 fa1e 	bl	80041dc <HAL_Delay>

	//CONTROL REGISTER WRITE SLEEP =1 ,	RESET = 1,	CLR = 1
	DDS_tx_buffer[0]=0xC000; // Control DDS (D15=1, D14=1)
 8001da0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001da4:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=0x7 << 11; //  SLEEP = 1 , RESET = 1,	CLR = 1
 8001da6:	88bb      	ldrh	r3, [r7, #4]
 8001da8:	f503 5360 	add.w	r3, r3, #14336	; 0x3800
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001db0:	2200      	movs	r2, #0
 8001db2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001db6:	4861      	ldr	r0, [pc, #388]	; (8001f3c <DDS_Init+0x1ac>)
 8001db8:	f003 f875 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001dbc:	1d39      	adds	r1, r7, #4
 8001dbe:	2305      	movs	r3, #5
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	485f      	ldr	r0, [pc, #380]	; (8001f40 <DDS_Init+0x1b0>)
 8001dc4:	f006 fabe 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dce:	485b      	ldr	r0, [pc, #364]	; (8001f3c <DDS_Init+0x1ac>)
 8001dd0:	f003 f869 	bl	8004ea6 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001dd4:	2064      	movs	r0, #100	; 0x64
 8001dd6:	f002 fa01 	bl	80041dc <HAL_Delay>
	//DO NOT !!! SET SYNC AND/OR SELSRC TO 1

	//WRITE INITIAL DATA

	// Write to Frequency 0 Reg, H MSB
	DDS_tx_buffer[0]=0x3300;
 8001dda:	f44f 534c 	mov.w	r3, #13056	; 0x3300
 8001dde:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 24) & 0xFF;
 8001de0:	88bc      	ldrh	r4, [r7, #4]
 8001de2:	4b58      	ldr	r3, [pc, #352]	; (8001f44 <DDS_Init+0x1b4>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff f9b4 	bl	8001154 <__aeabi_f2uiz>
 8001dec:	4603      	mov	r3, r0
 8001dee:	0e1b      	lsrs	r3, r3, #24
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	4423      	add	r3, r4
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dfe:	484f      	ldr	r0, [pc, #316]	; (8001f3c <DDS_Init+0x1ac>)
 8001e00:	f003 f851 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e04:	1d39      	adds	r1, r7, #4
 8001e06:	2305      	movs	r3, #5
 8001e08:	2201      	movs	r2, #1
 8001e0a:	484d      	ldr	r0, [pc, #308]	; (8001f40 <DDS_Init+0x1b0>)
 8001e0c:	f006 fa9a 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e10:	2201      	movs	r2, #1
 8001e12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e16:	4849      	ldr	r0, [pc, #292]	; (8001f3c <DDS_Init+0x1ac>)
 8001e18:	f003 f845 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001e1c:	2032      	movs	r0, #50	; 0x32
 8001e1e:	f002 f9dd 	bl	80041dc <HAL_Delay>

	// Write to Frequency 0 Reg, L MSBs
	DDS_tx_buffer[0]=0x2200;
 8001e22:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001e26:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 16) & 0xFF;
 8001e28:	88bc      	ldrh	r4, [r7, #4]
 8001e2a:	4b46      	ldr	r3, [pc, #280]	; (8001f44 <DDS_Init+0x1b4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff f990 	bl	8001154 <__aeabi_f2uiz>
 8001e34:	4603      	mov	r3, r0
 8001e36:	0c1b      	lsrs	r3, r3, #16
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	4423      	add	r3, r4
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001e44:	2200      	movs	r2, #0
 8001e46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e4a:	483c      	ldr	r0, [pc, #240]	; (8001f3c <DDS_Init+0x1ac>)
 8001e4c:	f003 f82b 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e50:	1d39      	adds	r1, r7, #4
 8001e52:	2305      	movs	r3, #5
 8001e54:	2201      	movs	r2, #1
 8001e56:	483a      	ldr	r0, [pc, #232]	; (8001f40 <DDS_Init+0x1b0>)
 8001e58:	f006 fa74 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e62:	4836      	ldr	r0, [pc, #216]	; (8001f3c <DDS_Init+0x1ac>)
 8001e64:	f003 f81f 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001e68:	2032      	movs	r0, #50	; 0x32
 8001e6a:	f002 f9b7 	bl	80041dc <HAL_Delay>

	// Write to Frequency 0 Reg, H LSBs
	DDS_tx_buffer[0]=0x3100;
 8001e6e:	f44f 5344 	mov.w	r3, #12544	; 0x3100
 8001e72:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 8) & 0xFF;
 8001e74:	88bc      	ldrh	r4, [r7, #4]
 8001e76:	4b33      	ldr	r3, [pc, #204]	; (8001f44 <DDS_Init+0x1b4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff f96a 	bl	8001154 <__aeabi_f2uiz>
 8001e80:	4603      	mov	r3, r0
 8001e82:	0a1b      	lsrs	r3, r3, #8
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	4423      	add	r3, r4
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001e90:	2200      	movs	r2, #0
 8001e92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e96:	4829      	ldr	r0, [pc, #164]	; (8001f3c <DDS_Init+0x1ac>)
 8001e98:	f003 f805 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e9c:	1d39      	adds	r1, r7, #4
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	4827      	ldr	r0, [pc, #156]	; (8001f40 <DDS_Init+0x1b0>)
 8001ea4:	f006 fa4e 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eae:	4823      	ldr	r0, [pc, #140]	; (8001f3c <DDS_Init+0x1ac>)
 8001eb0:	f002 fff9 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001eb4:	2032      	movs	r0, #50	; 0x32
 8001eb6:	f002 f991 	bl	80041dc <HAL_Delay>

	// Write to Frequency 0 Reg, L LSBs
	DDS_tx_buffer[0]=0x2000;
 8001eba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ebe:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW & 0xFF);
 8001ec0:	88bc      	ldrh	r4, [r7, #4]
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <DDS_Init+0x1b4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff f944 	bl	8001154 <__aeabi_f2uiz>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	4423      	add	r3, r4
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001eda:	2200      	movs	r2, #0
 8001edc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ee0:	4816      	ldr	r0, [pc, #88]	; (8001f3c <DDS_Init+0x1ac>)
 8001ee2:	f002 ffe0 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001ee6:	1d39      	adds	r1, r7, #4
 8001ee8:	2305      	movs	r3, #5
 8001eea:	2201      	movs	r2, #1
 8001eec:	4814      	ldr	r0, [pc, #80]	; (8001f40 <DDS_Init+0x1b0>)
 8001eee:	f006 fa29 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef8:	4810      	ldr	r0, [pc, #64]	; (8001f3c <DDS_Init+0x1ac>)
 8001efa:	f002 ffd4 	bl	8004ea6 <HAL_GPIO_WritePin>


	HAL_Delay(100);
 8001efe:	2064      	movs	r0, #100	; 0x64
 8001f00:	f002 f96c 	bl	80041dc <HAL_Delay>

	// CONTROL REGISTER WRITE, 	SLEEP = 0,	RESET = 0, CLR = 0

	// Control DDS (D15=1, D14=1)
	DDS_tx_buffer[0]=0xC000; // Exit DAC from Sleep+Reset mode
 8001f04:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001f08:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f10:	480a      	ldr	r0, [pc, #40]	; (8001f3c <DDS_Init+0x1ac>)
 8001f12:	f002 ffc8 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001f16:	1d39      	adds	r1, r7, #4
 8001f18:	2305      	movs	r3, #5
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4808      	ldr	r0, [pc, #32]	; (8001f40 <DDS_Init+0x1b0>)
 8001f1e:	f006 fa11 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001f22:	2201      	movs	r2, #1
 8001f24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f28:	4804      	ldr	r0, [pc, #16]	; (8001f3c <DDS_Init+0x1ac>)
 8001f2a:	f002 ffbc 	bl	8004ea6 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001f2e:	2064      	movs	r0, #100	; 0x64
 8001f30:	f002 f954 	bl	80041dc <HAL_Delay>

}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd90      	pop	{r4, r7, pc}
 8001f3c:	40020400 	.word	0x40020400
 8001f40:	20000c40 	.word	0x20000c40
 8001f44:	20000bc8 	.word	0x20000bc8

08001f48 <DDS_Update>:

//==============================================================================================
void DDS_Update(void)
{
 8001f48:	b590      	push	{r4, r7, lr}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
	uint16_t DDS_tx_buffer[1];

	DDS_Calculation();
 8001f4e:	f7ff fdff 	bl	8001b50 <DDS_Calculation>

	// Write to Frequency 0 Reg, H MSB
	DDS_tx_buffer[0]=0x3300;
 8001f52:	f44f 534c 	mov.w	r3, #13056	; 0x3300
 8001f56:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 24) & 0xFF;
 8001f58:	88bc      	ldrh	r4, [r7, #4]
 8001f5a:	4b44      	ldr	r3, [pc, #272]	; (800206c <DDS_Update+0x124>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff f8f8 	bl	8001154 <__aeabi_f2uiz>
 8001f64:	4603      	mov	r3, r0
 8001f66:	0e1b      	lsrs	r3, r3, #24
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	4423      	add	r3, r4
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f70:	2200      	movs	r2, #0
 8001f72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f76:	483e      	ldr	r0, [pc, #248]	; (8002070 <DDS_Update+0x128>)
 8001f78:	f002 ff95 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001f7c:	1d39      	adds	r1, r7, #4
 8001f7e:	2305      	movs	r3, #5
 8001f80:	2201      	movs	r2, #1
 8001f82:	483c      	ldr	r0, [pc, #240]	; (8002074 <DDS_Update+0x12c>)
 8001f84:	f006 f9de 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001f88:	2201      	movs	r2, #1
 8001f8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f8e:	4838      	ldr	r0, [pc, #224]	; (8002070 <DDS_Update+0x128>)
 8001f90:	f002 ff89 	bl	8004ea6 <HAL_GPIO_WritePin>
//	HAL_Delay(1);

	// Write to Frequency 0 Reg, L MSBs
	DDS_tx_buffer[0]=0x2200;
 8001f94:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001f98:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 16) & 0xFF;
 8001f9a:	88bc      	ldrh	r4, [r7, #4]
 8001f9c:	4b33      	ldr	r3, [pc, #204]	; (800206c <DDS_Update+0x124>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff f8d7 	bl	8001154 <__aeabi_f2uiz>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	0c1b      	lsrs	r3, r3, #16
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	4423      	add	r3, r4
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fbc:	482c      	ldr	r0, [pc, #176]	; (8002070 <DDS_Update+0x128>)
 8001fbe:	f002 ff72 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001fc2:	1d39      	adds	r1, r7, #4
 8001fc4:	2305      	movs	r3, #5
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	482a      	ldr	r0, [pc, #168]	; (8002074 <DDS_Update+0x12c>)
 8001fca:	f006 f9bb 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fd4:	4826      	ldr	r0, [pc, #152]	; (8002070 <DDS_Update+0x128>)
 8001fd6:	f002 ff66 	bl	8004ea6 <HAL_GPIO_WritePin>
//	HAL_Delay(1);

	// Write to Frequency 0 Reg, H LSBs
	DDS_tx_buffer[0]=0x3100;
 8001fda:	f44f 5344 	mov.w	r3, #12544	; 0x3100
 8001fde:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 8) & 0xFF;
 8001fe0:	88bc      	ldrh	r4, [r7, #4]
 8001fe2:	4b22      	ldr	r3, [pc, #136]	; (800206c <DDS_Update+0x124>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff f8b4 	bl	8001154 <__aeabi_f2uiz>
 8001fec:	4603      	mov	r3, r0
 8001fee:	0a1b      	lsrs	r3, r3, #8
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	4423      	add	r3, r4
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002002:	481b      	ldr	r0, [pc, #108]	; (8002070 <DDS_Update+0x128>)
 8002004:	f002 ff4f 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8002008:	1d39      	adds	r1, r7, #4
 800200a:	2305      	movs	r3, #5
 800200c:	2201      	movs	r2, #1
 800200e:	4819      	ldr	r0, [pc, #100]	; (8002074 <DDS_Update+0x12c>)
 8002010:	f006 f998 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8002014:	2201      	movs	r2, #1
 8002016:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800201a:	4815      	ldr	r0, [pc, #84]	; (8002070 <DDS_Update+0x128>)
 800201c:	f002 ff43 	bl	8004ea6 <HAL_GPIO_WritePin>
//	HAL_Delay(1);

	// Write to Frequency 0 Reg, L LSBs
	DDS_tx_buffer[0]=0x2000;
 8002020:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002024:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW & 0xFF);
 8002026:	88bc      	ldrh	r4, [r7, #4]
 8002028:	4b10      	ldr	r3, [pc, #64]	; (800206c <DDS_Update+0x124>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff f891 	bl	8001154 <__aeabi_f2uiz>
 8002032:	4603      	mov	r3, r0
 8002034:	b29b      	uxth	r3, r3
 8002036:	b2db      	uxtb	r3, r3
 8002038:	b29b      	uxth	r3, r3
 800203a:	4423      	add	r3, r4
 800203c:	b29b      	uxth	r3, r3
 800203e:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8002040:	2200      	movs	r2, #0
 8002042:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002046:	480a      	ldr	r0, [pc, #40]	; (8002070 <DDS_Update+0x128>)
 8002048:	f002 ff2d 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 800204c:	1d39      	adds	r1, r7, #4
 800204e:	2305      	movs	r3, #5
 8002050:	2201      	movs	r2, #1
 8002052:	4808      	ldr	r0, [pc, #32]	; (8002074 <DDS_Update+0x12c>)
 8002054:	f006 f976 	bl	8008344 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8002058:	2201      	movs	r2, #1
 800205a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800205e:	4804      	ldr	r0, [pc, #16]	; (8002070 <DDS_Update+0x128>)
 8002060:	f002 ff21 	bl	8004ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
	HAL_Delay(1);
*/
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bd90      	pop	{r4, r7, pc}
 800206c:	20000bc8 	.word	0x20000bc8
 8002070:	40020400 	.word	0x40020400
 8002074:	20000c40 	.word	0x20000c40

08002078 <LcdSend>:
unsigned char LcdCache[LCD_CACHSIZE];   // 
unsigned int LcdCacheIdx = 0;   //    


void LcdSend(uint8_t data, uint8_t cmd) //Sends data to display controller
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	460a      	mov	r2, r1
 8002082:	71fb      	strb	r3, [r7, #7]
 8002084:	4613      	mov	r3, r2
 8002086:	71bb      	strb	r3, [r7, #6]
  uint8_t sdata = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	73fb      	strb	r3, [r7, #15]

  lcd44780_RW_0;
 800208c:	2200      	movs	r2, #0
 800208e:	2102      	movs	r1, #2
 8002090:	4811      	ldr	r0, [pc, #68]	; (80020d8 <LcdSend+0x60>)
 8002092:	f002 ff08 	bl	8004ea6 <HAL_GPIO_WritePin>

  sdata = data;
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	73fb      	strb	r3, [r7, #15]
  if(cmd == lcd_CMD)
 800209a:	79bb      	ldrb	r3, [r7, #6]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d105      	bne.n	80020ac <LcdSend+0x34>
  {
	  lcd44780_RS_0;
 80020a0:	2201      	movs	r2, #1
 80020a2:	2101      	movs	r1, #1
 80020a4:	480c      	ldr	r0, [pc, #48]	; (80020d8 <LcdSend+0x60>)
 80020a6:	f002 fefe 	bl	8004ea6 <HAL_GPIO_WritePin>
 80020aa:	e004      	b.n	80020b6 <LcdSend+0x3e>
  }                             // 
  else
  {
	  lcd44780_RS_1;
 80020ac:	2200      	movs	r2, #0
 80020ae:	2101      	movs	r1, #1
 80020b0:	4809      	ldr	r0, [pc, #36]	; (80020d8 <LcdSend+0x60>)
 80020b2:	f002 fef8 	bl	8004ea6 <HAL_GPIO_WritePin>
  }                             // 
  send_data(sdata);
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 f97d 	bl	80023b8 <send_data>

  if(cmd == lcd_CMD)while(check_busy_flag());
 80020be:	79bb      	ldrb	r3, [r7, #6]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d105      	bne.n	80020d0 <LcdSend+0x58>
 80020c4:	bf00      	nop
 80020c6:	f000 f98d 	bl	80023e4 <check_busy_flag>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1fa      	bne.n	80020c6 <LcdSend+0x4e>
}
 80020d0:	bf00      	nop
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40020400 	.word	0x40020400

080020dc <LcdUpdate>:

void LcdUpdate(void)            //Copies the LCD cache into the device RAM
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
  int i = 0, j = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
 80020e6:	2300      	movs	r3, #0
 80020e8:	603b      	str	r3, [r7, #0]

  LcdSend(HD44780_SET_CGRAM_ADD, lcd_CMD);//    
 80020ea:	2101      	movs	r1, #1
 80020ec:	2040      	movs	r0, #64	; 0x40
 80020ee:	f7ff ffc3 	bl	8002078 <LcdSend>
  LcdSend(HD44780_SET_DDRAM_ADD, lcd_CMD);
 80020f2:	2101      	movs	r1, #1
 80020f4:	2080      	movs	r0, #128	; 0x80
 80020f6:	f7ff ffbf 	bl	8002078 <LcdSend>

  for (i = 0; i < (LCD_Y_RES >> 3); i++)        //   (   8)
 80020fa:	2300      	movs	r3, #0
 80020fc:	607b      	str	r3, [r7, #4]
 80020fe:	e017      	b.n	8002130 <LcdUpdate+0x54>
    for (j = 0; j < LCD_X_RES; j++)        //    8 
 8002100:	2300      	movs	r3, #0
 8002102:	603b      	str	r3, [r7, #0]
 8002104:	e00e      	b.n	8002124 <LcdUpdate+0x48>
    {
      LcdSend(LcdCache[((i * LCD_X_RES) + j)], lcd_DATA);       //    ,       .
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2264      	movs	r2, #100	; 0x64
 800210a:	fb03 f202 	mul.w	r2, r3, r2
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	4413      	add	r3, r2
 8002112:	4a0b      	ldr	r2, [pc, #44]	; (8002140 <LcdUpdate+0x64>)
 8002114:	5cd3      	ldrb	r3, [r2, r3]
 8002116:	2102      	movs	r1, #2
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff ffad 	bl	8002078 <LcdSend>
    for (j = 0; j < LCD_X_RES; j++)        //    8 
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	3301      	adds	r3, #1
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	2b63      	cmp	r3, #99	; 0x63
 8002128:	dded      	ble.n	8002106 <LcdUpdate+0x2a>
  for (i = 0; i < (LCD_Y_RES >> 3); i++)        //   (   8)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3301      	adds	r3, #1
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b01      	cmp	r3, #1
 8002134:	dde4      	ble.n	8002100 <LcdUpdate+0x24>
    }
}
 8002136:	bf00      	nop
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000a3c 	.word	0x20000a3c

08002144 <LcdClear_massive>:
  LcdUpdate();
}


void LcdClear_massive(void)     //Clears the display
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
  int i = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]

  for (i = 0; i < LCD_CACHSIZE; i++)
 800214e:	2300      	movs	r3, #0
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	e007      	b.n	8002164 <LcdClear_massive+0x20>
    LcdCache[i] = 0;            //   0
 8002154:	4a08      	ldr	r2, [pc, #32]	; (8002178 <LcdClear_massive+0x34>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	2200      	movs	r2, #0
 800215c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < LCD_CACHSIZE; i++)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3301      	adds	r3, #1
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2bc7      	cmp	r3, #199	; 0xc7
 8002168:	ddf4      	ble.n	8002154 <LcdClear_massive+0x10>
}
 800216a:	bf00      	nop
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	20000a3c 	.word	0x20000a3c

0800217c <LcdGotoXYFont>:
  }
}


void LcdGotoXYFont(unsigned char x, unsigned char y)    //Sets cursor location to xy location. Range: 1,1 .. 14,6
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	460a      	mov	r2, r1
 8002186:	71fb      	strb	r3, [r7, #7]
 8002188:	4613      	mov	r3, r2
 800218a:	71bb      	strb	r3, [r7, #6]
  LcdCacheIdx = ((int) (y) - 1) * Cntr_X_RES + ((int) (x) - 1) * Cntr_Y_RES;
 800218c:	79bb      	ldrb	r3, [r7, #6]
 800218e:	3b01      	subs	r3, #1
 8002190:	2264      	movs	r2, #100	; 0x64
 8002192:	fb03 f202 	mul.w	r2, r3, r2
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	3b01      	subs	r3, #1
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	4413      	add	r3, r2
 800219e:	461a      	mov	r2, r3
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <LcdGotoXYFont+0x34>)
 80021a2:	601a      	str	r2, [r3, #0]
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000b04 	.word	0x20000b04

080021b4 <clean_lcd_buf>:

void clean_lcd_buf(void)        //  
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	71fb      	strb	r3, [r7, #7]

  for (i = 0; i < 20; i++)
 80021be:	2300      	movs	r3, #0
 80021c0:	71fb      	strb	r3, [r7, #7]
 80021c2:	e006      	b.n	80021d2 <clean_lcd_buf+0x1e>
    lcd_buf[i] = 0;
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <clean_lcd_buf+0x30>)
 80021c8:	2100      	movs	r1, #0
 80021ca:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 20; i++)
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	3301      	adds	r3, #1
 80021d0:	71fb      	strb	r3, [r7, #7]
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	2b13      	cmp	r3, #19
 80021d6:	d9f5      	bls.n	80021c4 <clean_lcd_buf+0x10>
}
 80021d8:	bf00      	nop
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	20000a28 	.word	0x20000a28

080021e8 <LcdChr>:

void LcdChr(int ch)             //Displays a character at current cursor location and increment cursor location
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  char i = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	73fb      	strb	r3, [r7, #15]
  if(ch > 0x7f)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b7f      	cmp	r3, #127	; 0x7f
 80021f8:	dd1a      	ble.n	8002230 <LcdChr+0x48>
  {
    for (i = 0; i < 5; i++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	e013      	b.n	8002228 <LcdChr+0x40>
      LcdCache[LcdCacheIdx++] = lcd_font_table_rus[(ch * 5 + (i) - 0x3C0)];     // -       - 5 
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	441a      	add	r2, r3
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	4413      	add	r3, r2
 800220c:	f5a3 7270 	sub.w	r2, r3, #960	; 0x3c0
 8002210:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <LcdChr+0x98>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	1c59      	adds	r1, r3, #1
 8002216:	481a      	ldr	r0, [pc, #104]	; (8002280 <LcdChr+0x98>)
 8002218:	6001      	str	r1, [r0, #0]
 800221a:	491a      	ldr	r1, [pc, #104]	; (8002284 <LcdChr+0x9c>)
 800221c:	5c89      	ldrb	r1, [r1, r2]
 800221e:	4a1a      	ldr	r2, [pc, #104]	; (8002288 <LcdChr+0xa0>)
 8002220:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 5; i++)
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	3301      	adds	r3, #1
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	2b04      	cmp	r3, #4
 800222c:	d9e8      	bls.n	8002200 <LcdChr+0x18>
 800222e:	e019      	b.n	8002264 <LcdChr+0x7c>
  } else
  {
    for (i = 0; i < 5; i++)
 8002230:	2300      	movs	r3, #0
 8002232:	73fb      	strb	r3, [r7, #15]
 8002234:	e013      	b.n	800225e <LcdChr+0x76>
      LcdCache[LcdCacheIdx++] = lcd_font_table[(ch * 5 + (i) - 0xA0)];  // -       - 5 
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	441a      	add	r2, r3
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	4413      	add	r3, r2
 8002242:	f1a3 02a0 	sub.w	r2, r3, #160	; 0xa0
 8002246:	4b0e      	ldr	r3, [pc, #56]	; (8002280 <LcdChr+0x98>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	1c59      	adds	r1, r3, #1
 800224c:	480c      	ldr	r0, [pc, #48]	; (8002280 <LcdChr+0x98>)
 800224e:	6001      	str	r1, [r0, #0]
 8002250:	490e      	ldr	r1, [pc, #56]	; (800228c <LcdChr+0xa4>)
 8002252:	5c89      	ldrb	r1, [r1, r2]
 8002254:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <LcdChr+0xa0>)
 8002256:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 5; i++)
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	3301      	adds	r3, #1
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b04      	cmp	r3, #4
 8002262:	d9e8      	bls.n	8002236 <LcdChr+0x4e>
  }
  LcdCache[LcdCacheIdx++] = 0x00;       //   
 8002264:	4b06      	ldr	r3, [pc, #24]	; (8002280 <LcdChr+0x98>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	1c5a      	adds	r2, r3, #1
 800226a:	4905      	ldr	r1, [pc, #20]	; (8002280 <LcdChr+0x98>)
 800226c:	600a      	str	r2, [r1, #0]
 800226e:	4a06      	ldr	r2, [pc, #24]	; (8002288 <LcdChr+0xa0>)
 8002270:	2100      	movs	r1, #0
 8002272:	54d1      	strb	r1, [r2, r3]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000b04 	.word	0x20000b04
 8002284:	200001e0 	.word	0x200001e0
 8002288:	20000a3c 	.word	0x20000a3c
 800228c:	20000000 	.word	0x20000000

08002290 <LcdString>:
  }
  LcdCache[LcdCacheIdx++] = 0xFF;       //   
}

void LcdString(unsigned char x, unsigned char y)        //Displays a string at current cursor location
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	460a      	mov	r2, r1
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	4613      	mov	r3, r2
 800229e:	71bb      	strb	r3, [r7, #6]
  unsigned char i = 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	73fb      	strb	r3, [r7, #15]

  if(x > 17 || y > 8)
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2b11      	cmp	r3, #17
 80022a8:	d81f      	bhi.n	80022ea <LcdString+0x5a>
 80022aa:	79bb      	ldrb	r3, [r7, #6]
 80022ac:	2b08      	cmp	r3, #8
 80022ae:	d81c      	bhi.n	80022ea <LcdString+0x5a>
    return;
  LcdGotoXYFont(x, y);
 80022b0:	79ba      	ldrb	r2, [r7, #6]
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	4611      	mov	r1, r2
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ff60 	bl	800217c <LcdGotoXYFont>
  for (i = 0; i < 17; i++)
 80022bc:	2300      	movs	r3, #0
 80022be:	73fb      	strb	r3, [r7, #15]
 80022c0:	e00d      	b.n	80022de <LcdString+0x4e>
    if(lcd_buf[i])
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	4a0b      	ldr	r2, [pc, #44]	; (80022f4 <LcdString+0x64>)
 80022c6:	5cd3      	ldrb	r3, [r2, r3]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <LcdString+0x48>
      LcdChr(lcd_buf[i]);
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	4a09      	ldr	r2, [pc, #36]	; (80022f4 <LcdString+0x64>)
 80022d0:	5cd3      	ldrb	r3, [r2, r3]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff ff88 	bl	80021e8 <LcdChr>
  for (i = 0; i < 17; i++)
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	3301      	adds	r3, #1
 80022dc:	73fb      	strb	r3, [r7, #15]
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	2b10      	cmp	r3, #16
 80022e2:	d9ee      	bls.n	80022c2 <LcdString+0x32>
  clean_lcd_buf();
 80022e4:	f7ff ff66 	bl	80021b4 <clean_lcd_buf>
 80022e8:	e000      	b.n	80022ec <LcdString+0x5c>
    return;
 80022ea:	bf00      	nop
}
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000a28 	.word	0x20000a28

080022f8 <pulse_e>:
//////////////////////////////////////////////////////////////////////////////////////



void pulse_e() //    
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
//    PIN_ON(PIN_E);
	//    delay_us(100);
	//    PIN_OFF(PIN_E);
	//    delay_us(39);

	HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_SET);//    PIN_ON(PIN_E);
 80022fc:	2201      	movs	r2, #1
 80022fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002302:	4805      	ldr	r0, [pc, #20]	; (8002318 <pulse_e+0x20>)
 8002304:	f002 fdcf 	bl	8004ea6 <HAL_GPIO_WritePin>
	//HAL_Delay(1);
    HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_E);
 8002308:	2200      	movs	r2, #0
 800230a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800230e:	4802      	ldr	r0, [pc, #8]	; (8002318 <pulse_e+0x20>)
 8002310:	f002 fdc9 	bl	8004ea6 <HAL_GPIO_WritePin>
    //HAL_Delay(1);
}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40020400 	.word	0x40020400

0800231c <send_nibble>:

void send_nibble(unsigned char data) // 
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]
  //     
  if(data & 0x01)
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d005      	beq.n	800233c <send_nibble+0x20>
	HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB4);
 8002330:	2201      	movs	r2, #1
 8002332:	2104      	movs	r1, #4
 8002334:	481f      	ldr	r0, [pc, #124]	; (80023b4 <send_nibble+0x98>)
 8002336:	f002 fdb6 	bl	8004ea6 <HAL_GPIO_WritePin>
 800233a:	e004      	b.n	8002346 <send_nibble+0x2a>
  else
    HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB4);
 800233c:	2200      	movs	r2, #0
 800233e:	2104      	movs	r1, #4
 8002340:	481c      	ldr	r0, [pc, #112]	; (80023b4 <send_nibble+0x98>)
 8002342:	f002 fdb0 	bl	8004ea6 <HAL_GPIO_WritePin>

  if(data & 0x02)
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <send_nibble+0x40>
		HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB5);
 8002350:	2201      	movs	r2, #1
 8002352:	2108      	movs	r1, #8
 8002354:	4817      	ldr	r0, [pc, #92]	; (80023b4 <send_nibble+0x98>)
 8002356:	f002 fda6 	bl	8004ea6 <HAL_GPIO_WritePin>
 800235a:	e004      	b.n	8002366 <send_nibble+0x4a>
	  else
	    HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB5);
 800235c:	2200      	movs	r2, #0
 800235e:	2108      	movs	r1, #8
 8002360:	4814      	ldr	r0, [pc, #80]	; (80023b4 <send_nibble+0x98>)
 8002362:	f002 fda0 	bl	8004ea6 <HAL_GPIO_WritePin>

  if(data & 0x04)
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <send_nibble+0x60>
		HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB6);
 8002370:	2201      	movs	r2, #1
 8002372:	2110      	movs	r1, #16
 8002374:	480f      	ldr	r0, [pc, #60]	; (80023b4 <send_nibble+0x98>)
 8002376:	f002 fd96 	bl	8004ea6 <HAL_GPIO_WritePin>
 800237a:	e004      	b.n	8002386 <send_nibble+0x6a>
	  else
	    HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB6);
 800237c:	2200      	movs	r2, #0
 800237e:	2110      	movs	r1, #16
 8002380:	480c      	ldr	r0, [pc, #48]	; (80023b4 <send_nibble+0x98>)
 8002382:	f002 fd90 	bl	8004ea6 <HAL_GPIO_WritePin>

  if(data & 0x08)
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <send_nibble+0x80>
		HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB7);
 8002390:	2201      	movs	r2, #1
 8002392:	2120      	movs	r1, #32
 8002394:	4807      	ldr	r0, [pc, #28]	; (80023b4 <send_nibble+0x98>)
 8002396:	f002 fd86 	bl	8004ea6 <HAL_GPIO_WritePin>
 800239a:	e004      	b.n	80023a6 <send_nibble+0x8a>
	  else
	    HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB7);
 800239c:	2200      	movs	r2, #0
 800239e:	2120      	movs	r1, #32
 80023a0:	4804      	ldr	r0, [pc, #16]	; (80023b4 <send_nibble+0x98>)
 80023a2:	f002 fd80 	bl	8004ea6 <HAL_GPIO_WritePin>

  pulse_e(); //   
 80023a6:	f7ff ffa7 	bl	80022f8 <pulse_e>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40020400 	.word	0x40020400

080023b8 <send_data>:

void send_data(unsigned char data) // 2  
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
  //   :  
  // ,    
  send_nibble((data>>4) & 0x0F);
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	091b      	lsrs	r3, r3, #4
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff ffa7 	bl	800231c <send_nibble>
  send_nibble(data & 0x0F);
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff ffa0 	bl	800231c <send_nibble>
}
 80023dc:	bf00      	nop
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <check_busy_flag>:

int check_busy_flag(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ea:	463b      	mov	r3, r7
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	60da      	str	r2, [r3, #12]
 80023f6:	611a      	str	r2, [r3, #16]
	GPIO_PinState status;

	lcd44780_RW_1; // Read
 80023f8:	2201      	movs	r2, #1
 80023fa:	2102      	movs	r1, #2
 80023fc:	4822      	ldr	r0, [pc, #136]	; (8002488 <check_busy_flag+0xa4>)
 80023fe:	f002 fd52 	bl	8004ea6 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = Display_DB7_Pin;
 8002402:	2320      	movs	r3, #32
 8002404:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002406:	2300      	movs	r3, #0
 8002408:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	2300      	movs	r3, #0
 800240c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800240e:	2302      	movs	r3, #2
 8002410:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002412:	463b      	mov	r3, r7
 8002414:	4619      	mov	r1, r3
 8002416:	481c      	ldr	r0, [pc, #112]	; (8002488 <check_busy_flag+0xa4>)
 8002418:	f002 fbae 	bl	8004b78 <HAL_GPIO_Init>

	lcd44780_E_1;
 800241c:	2201      	movs	r2, #1
 800241e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002422:	4819      	ldr	r0, [pc, #100]	; (8002488 <check_busy_flag+0xa4>)
 8002424:	f002 fd3f 	bl	8004ea6 <HAL_GPIO_WritePin>
	status=HAL_GPIO_ReadPin(Display_DB7_GPIO_Port, Display_DB7_Pin);
 8002428:	2120      	movs	r1, #32
 800242a:	4817      	ldr	r0, [pc, #92]	; (8002488 <check_busy_flag+0xa4>)
 800242c:	f002 fd24 	bl	8004e78 <HAL_GPIO_ReadPin>
 8002430:	4603      	mov	r3, r0
 8002432:	75fb      	strb	r3, [r7, #23]
	lcd44780_E_0;
 8002434:	2200      	movs	r2, #0
 8002436:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800243a:	4813      	ldr	r0, [pc, #76]	; (8002488 <check_busy_flag+0xa4>)
 800243c:	f002 fd33 	bl	8004ea6 <HAL_GPIO_WritePin>
	lcd44780_E_1;
 8002440:	2201      	movs	r2, #1
 8002442:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002446:	4810      	ldr	r0, [pc, #64]	; (8002488 <check_busy_flag+0xa4>)
 8002448:	f002 fd2d 	bl	8004ea6 <HAL_GPIO_WritePin>
	lcd44780_E_0;
 800244c:	2200      	movs	r2, #0
 800244e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002452:	480d      	ldr	r0, [pc, #52]	; (8002488 <check_busy_flag+0xa4>)
 8002454:	f002 fd27 	bl	8004ea6 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = Display_DB7_Pin;
 8002458:	2320      	movs	r3, #32
 800245a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800245c:	2311      	movs	r3, #17
 800245e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002464:	2302      	movs	r3, #2
 8002466:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002468:	463b      	mov	r3, r7
 800246a:	4619      	mov	r1, r3
 800246c:	4806      	ldr	r0, [pc, #24]	; (8002488 <check_busy_flag+0xa4>)
 800246e:	f002 fb83 	bl	8004b78 <HAL_GPIO_Init>
	lcd44780_RW_0;
 8002472:	2200      	movs	r2, #0
 8002474:	2102      	movs	r1, #2
 8002476:	4804      	ldr	r0, [pc, #16]	; (8002488 <check_busy_flag+0xa4>)
 8002478:	f002 fd15 	bl	8004ea6 <HAL_GPIO_WritePin>
	return status;
 800247c:	7dfb      	ldrb	r3, [r7, #23]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40020400 	.word	0x40020400

0800248c <init_LCD>:

void init_LCD() // 
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Display_Power_GPIO_Port, Display_Power_Pin, GPIO_PIN_RESET);
 8002490:	2200      	movs	r2, #0
 8002492:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002496:	4847      	ldr	r0, [pc, #284]	; (80025b4 <init_LCD+0x128>)
 8002498:	f002 fd05 	bl	8004ea6 <HAL_GPIO_WritePin>
  //  0
    HAL_GPIO_WritePin(Display_RS_GPIO_Port, Display_RS_Pin, GPIO_PIN_SET);//  PIN_OFF(PIN_RS); !!!
 800249c:	2201      	movs	r2, #1
 800249e:	2101      	movs	r1, #1
 80024a0:	4844      	ldr	r0, [pc, #272]	; (80025b4 <init_LCD+0x128>)
 80024a2:	f002 fd00 	bl	8004ea6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_E);
 80024a6:	2200      	movs	r2, #0
 80024a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024ac:	4841      	ldr	r0, [pc, #260]	; (80025b4 <init_LCD+0x128>)
 80024ae:	f002 fcfa 	bl	8004ea6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB4);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2104      	movs	r1, #4
 80024b6:	483f      	ldr	r0, [pc, #252]	; (80025b4 <init_LCD+0x128>)
 80024b8:	f002 fcf5 	bl	8004ea6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB5);
 80024bc:	2200      	movs	r2, #0
 80024be:	2108      	movs	r1, #8
 80024c0:	483c      	ldr	r0, [pc, #240]	; (80025b4 <init_LCD+0x128>)
 80024c2:	f002 fcf0 	bl	8004ea6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB6);
 80024c6:	2200      	movs	r2, #0
 80024c8:	2110      	movs	r1, #16
 80024ca:	483a      	ldr	r0, [pc, #232]	; (80025b4 <init_LCD+0x128>)
 80024cc:	f002 fceb 	bl	8004ea6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB7);
 80024d0:	2200      	movs	r2, #0
 80024d2:	2120      	movs	r1, #32
 80024d4:	4837      	ldr	r0, [pc, #220]	; (80025b4 <init_LCD+0x128>)
 80024d6:	f002 fce6 	bl	8004ea6 <HAL_GPIO_WritePin>

	//  
    HAL_Delay(500);
 80024da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024de:	f001 fe7d 	bl	80041dc <HAL_Delay>
    lcd44780_RS_0;
 80024e2:	2201      	movs	r2, #1
 80024e4:	2101      	movs	r1, #1
 80024e6:	4833      	ldr	r0, [pc, #204]	; (80025b4 <init_LCD+0x128>)
 80024e8:	f002 fcdd 	bl	8004ea6 <HAL_GPIO_WritePin>
    lcd44780_RW_0;
 80024ec:	2200      	movs	r2, #0
 80024ee:	2102      	movs	r1, #2
 80024f0:	4830      	ldr	r0, [pc, #192]	; (80025b4 <init_LCD+0x128>)
 80024f2:	f002 fcd8 	bl	8004ea6 <HAL_GPIO_WritePin>
	send_nibble(0x02);
 80024f6:	2002      	movs	r0, #2
 80024f8:	f7ff ff10 	bl	800231c <send_nibble>
	send_nibble(0x02);
 80024fc:	2002      	movs	r0, #2
 80024fe:	f7ff ff0d 	bl	800231c <send_nibble>
	send_nibble(0x08);// N=1 F=0
 8002502:	2008      	movs	r0, #8
 8002504:	f7ff ff0a 	bl	800231c <send_nibble>

	while(check_busy_flag());
 8002508:	bf00      	nop
 800250a:	f7ff ff6b 	bl	80023e4 <check_busy_flag>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1fa      	bne.n	800250a <init_LCD+0x7e>

	send_nibble(0x00);
 8002514:	2000      	movs	r0, #0
 8002516:	f7ff ff01 	bl	800231c <send_nibble>
	send_nibble(0x0E);// D=1 C=1 B=0
 800251a:	200e      	movs	r0, #14
 800251c:	f7ff fefe 	bl	800231c <send_nibble>

	while(check_busy_flag());
 8002520:	bf00      	nop
 8002522:	f7ff ff5f 	bl	80023e4 <check_busy_flag>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1fa      	bne.n	8002522 <init_LCD+0x96>
	send_nibble(0x00);
 800252c:	2000      	movs	r0, #0
 800252e:	f7ff fef5 	bl	800231c <send_nibble>
	send_nibble(0x01);
 8002532:	2001      	movs	r0, #1
 8002534:	f7ff fef2 	bl	800231c <send_nibble>

	while(check_busy_flag());
 8002538:	bf00      	nop
 800253a:	f7ff ff53 	bl	80023e4 <check_busy_flag>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1fa      	bne.n	800253a <init_LCD+0xae>
	send_nibble(0x00);
 8002544:	2000      	movs	r0, #0
 8002546:	f7ff fee9 	bl	800231c <send_nibble>
	send_nibble(0x06); // I/D=1  S/H=0
 800254a:	2006      	movs	r0, #6
 800254c:	f7ff fee6 	bl	800231c <send_nibble>
//	send_nibble(0x04); // I/D=0  S/H=0

	while(check_busy_flag());
 8002550:	bf00      	nop
 8002552:	f7ff ff47 	bl	80023e4 <check_busy_flag>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1fa      	bne.n	8002552 <init_LCD+0xc6>

    lcd44780_RS_0;
 800255c:	2201      	movs	r2, #1
 800255e:	2101      	movs	r1, #1
 8002560:	4814      	ldr	r0, [pc, #80]	; (80025b4 <init_LCD+0x128>)
 8002562:	f002 fca0 	bl	8004ea6 <HAL_GPIO_WritePin>
    lcd44780_RW_0;
 8002566:	2200      	movs	r2, #0
 8002568:	2102      	movs	r1, #2
 800256a:	4812      	ldr	r0, [pc, #72]	; (80025b4 <init_LCD+0x128>)
 800256c:	f002 fc9b 	bl	8004ea6 <HAL_GPIO_WritePin>
	send_nibble(0x02); // DL=0
 8002570:	2002      	movs	r0, #2
 8002572:	f7ff fed3 	bl	800231c <send_nibble>
	send_nibble(0x0A);// N=1 F=0 FT1=1 FT0=0
 8002576:	200a      	movs	r0, #10
 8002578:	f7ff fed0 	bl	800231c <send_nibble>
	while(check_busy_flag());
 800257c:	bf00      	nop
 800257e:	f7ff ff31 	bl	80023e4 <check_busy_flag>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1fa      	bne.n	800257e <init_LCD+0xf2>


    send_data(0x1F); //  
 8002588:	201f      	movs	r0, #31
 800258a:	f7ff ff15 	bl	80023b8 <send_data>
    while(check_busy_flag());
 800258e:	bf00      	nop
 8002590:	f7ff ff28 	bl	80023e4 <check_busy_flag>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1fa      	bne.n	8002590 <init_LCD+0x104>

    send_data(0x01); //    (..  clear())
 800259a:	2001      	movs	r0, #1
 800259c:	f7ff ff0c 	bl	80023b8 <send_data>
    while(check_busy_flag());
 80025a0:	bf00      	nop
 80025a2:	f7ff ff1f 	bl	80023e4 <check_busy_flag>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1fa      	bne.n	80025a2 <init_LCD+0x116>

    LcdClear_massive();
 80025ac:	f7ff fdca 	bl	8002144 <LcdClear_massive>

}
 80025b0:	bf00      	nop
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40020400 	.word	0x40020400

080025b8 <LcdBarLine>:
while(check_busy_flag());

}

void LcdBarLine(uint32_t fill)    //  -   
{
 80025b8:	b5b0      	push	{r4, r5, r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	uint16_t i, full_fill_position;
	float y;

	if(fill>0xFFFFF)return;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025c6:	f080 808f 	bcs.w	80026e8 <LcdBarLine+0x130>

	//       
//	for (i = LCD_CACHSIZE-1; i > LCD_X_RES; i--) //       ,   
//		if(LcdCache[i]==0x00)
//			found_free_position=i;
	y=LCD_X_RES;
 80025ca:	4b49      	ldr	r3, [pc, #292]	; (80026f0 <LcdBarLine+0x138>)
 80025cc:	613b      	str	r3, [r7, #16]
	y*=8; //   
 80025ce:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80025d2:	6938      	ldr	r0, [r7, #16]
 80025d4:	f7fe fbf8 	bl	8000dc8 <__aeabi_fmul>
 80025d8:	4603      	mov	r3, r0
 80025da:	613b      	str	r3, [r7, #16]
	y/=(float)0xFFFFF;
 80025dc:	4945      	ldr	r1, [pc, #276]	; (80026f4 <LcdBarLine+0x13c>)
 80025de:	6938      	ldr	r0, [r7, #16]
 80025e0:	f7fe fca6 	bl	8000f30 <__aeabi_fdiv>
 80025e4:	4603      	mov	r3, r0
 80025e6:	613b      	str	r3, [r7, #16]
	y*=(float)fill;//    
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7fe fb95 	bl	8000d18 <__aeabi_ui2f>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4619      	mov	r1, r3
 80025f2:	6938      	ldr	r0, [r7, #16]
 80025f4:	f7fe fbe8 	bl	8000dc8 <__aeabi_fmul>
 80025f8:	4603      	mov	r3, r0
 80025fa:	613b      	str	r3, [r7, #16]
	full_fill_position=floor(y/8);
 80025fc:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002600:	6938      	ldr	r0, [r7, #16]
 8002602:	f7fe fc95 	bl	8000f30 <__aeabi_fdiv>
 8002606:	4603      	mov	r3, r0
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ff2f 	bl	800046c <__aeabi_f2d>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4610      	mov	r0, r2
 8002614:	4619      	mov	r1, r3
 8002616:	f00b ff1f 	bl	800e458 <floor>
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4610      	mov	r0, r2
 8002620:	4619      	mov	r1, r3
 8002622:	f7fe fa53 	bl	8000acc <__aeabi_d2uiz>
 8002626:	4603      	mov	r3, r0
 8002628:	81fb      	strh	r3, [r7, #14]
	//need_to_be_filled=(LCD_CACHSIZE-1-found_free_position)*8 - ;
	for (i = LCD_X_RES; i < LCD_CACHSIZE; i++){ //  
 800262a:	2364      	movs	r3, #100	; 0x64
 800262c:	82fb      	strh	r3, [r7, #22]
 800262e:	e057      	b.n	80026e0 <LcdBarLine+0x128>
		if(y!=0)
 8002630:	f04f 0100 	mov.w	r1, #0
 8002634:	6938      	ldr	r0, [r7, #16]
 8002636:	f7fe fd5b 	bl	80010f0 <__aeabi_fcmpeq>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d14c      	bne.n	80026da <LcdBarLine+0x122>
		{
			if(full_fill_position>(i-LCD_X_RES))
 8002640:	8afb      	ldrh	r3, [r7, #22]
 8002642:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8002646:	89fb      	ldrh	r3, [r7, #14]
 8002648:	429a      	cmp	r2, r3
 800264a:	dc08      	bgt.n	800265e <LcdBarLine+0xa6>
			{
				LcdCache[i]=LcdCache[i]^0xFF;
 800264c:	8afb      	ldrh	r3, [r7, #22]
 800264e:	4a2a      	ldr	r2, [pc, #168]	; (80026f8 <LcdBarLine+0x140>)
 8002650:	5cd2      	ldrb	r2, [r2, r3]
 8002652:	8afb      	ldrh	r3, [r7, #22]
 8002654:	43d2      	mvns	r2, r2
 8002656:	b2d1      	uxtb	r1, r2
 8002658:	4a27      	ldr	r2, [pc, #156]	; (80026f8 <LcdBarLine+0x140>)
 800265a:	54d1      	strb	r1, [r2, r3]
 800265c:	e03d      	b.n	80026da <LcdBarLine+0x122>
			} else
			{
				y-=floor(y/8)*8;
 800265e:	6938      	ldr	r0, [r7, #16]
 8002660:	f7fd ff04 	bl	800046c <__aeabi_f2d>
 8002664:	4604      	mov	r4, r0
 8002666:	460d      	mov	r5, r1
 8002668:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800266c:	6938      	ldr	r0, [r7, #16]
 800266e:	f7fe fc5f 	bl	8000f30 <__aeabi_fdiv>
 8002672:	4603      	mov	r3, r0
 8002674:	4618      	mov	r0, r3
 8002676:	f7fd fef9 	bl	800046c <__aeabi_f2d>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4610      	mov	r0, r2
 8002680:	4619      	mov	r1, r3
 8002682:	f00b fee9 	bl	800e458 <floor>
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	4b1c      	ldr	r3, [pc, #112]	; (80026fc <LcdBarLine+0x144>)
 800268c:	f7fd ff46 	bl	800051c <__aeabi_dmul>
 8002690:	4602      	mov	r2, r0
 8002692:	460b      	mov	r3, r1
 8002694:	4620      	mov	r0, r4
 8002696:	4629      	mov	r1, r5
 8002698:	f7fd fd88 	bl	80001ac <__aeabi_dsub>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	f7fe fa32 	bl	8000b0c <__aeabi_d2f>
 80026a8:	4603      	mov	r3, r0
 80026aa:	613b      	str	r3, [r7, #16]
				LcdCache[i]=LcdCache[i]^((1<<(uint16_t)y)-1);
 80026ac:	8afb      	ldrh	r3, [r7, #22]
 80026ae:	4a12      	ldr	r2, [pc, #72]	; (80026f8 <LcdBarLine+0x140>)
 80026b0:	5cd3      	ldrb	r3, [r2, r3]
 80026b2:	b25c      	sxtb	r4, r3
 80026b4:	6938      	ldr	r0, [r7, #16]
 80026b6:	f7fe fd4d 	bl	8001154 <__aeabi_f2uiz>
 80026ba:	4603      	mov	r3, r0
 80026bc:	b29b      	uxth	r3, r3
 80026be:	461a      	mov	r2, r3
 80026c0:	2301      	movs	r3, #1
 80026c2:	4093      	lsls	r3, r2
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	b25b      	sxtb	r3, r3
 80026cc:	4063      	eors	r3, r4
 80026ce:	b25a      	sxtb	r2, r3
 80026d0:	8afb      	ldrh	r3, [r7, #22]
 80026d2:	b2d1      	uxtb	r1, r2
 80026d4:	4a08      	ldr	r2, [pc, #32]	; (80026f8 <LcdBarLine+0x140>)
 80026d6:	54d1      	strb	r1, [r2, r3]
				break;
 80026d8:	e007      	b.n	80026ea <LcdBarLine+0x132>
	for (i = LCD_X_RES; i < LCD_CACHSIZE; i++){ //  
 80026da:	8afb      	ldrh	r3, [r7, #22]
 80026dc:	3301      	adds	r3, #1
 80026de:	82fb      	strh	r3, [r7, #22]
 80026e0:	8afb      	ldrh	r3, [r7, #22]
 80026e2:	2bc7      	cmp	r3, #199	; 0xc7
 80026e4:	d9a4      	bls.n	8002630 <LcdBarLine+0x78>
 80026e6:	e000      	b.n	80026ea <LcdBarLine+0x132>
	if(fill>0xFFFFF)return;
 80026e8:	bf00      	nop
			}
		}
	}

}
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bdb0      	pop	{r4, r5, r7, pc}
 80026f0:	42c80000 	.word	0x42c80000
 80026f4:	497ffff0 	.word	0x497ffff0
 80026f8:	20000a3c 	.word	0x20000a3c
 80026fc:	40200000 	.word	0x40200000

08002700 <send_answer_to_CDC>:




void send_answer_to_CDC(uint8_t type)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	71fb      	strb	r3, [r7, #7]
	switch(type)
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	2b0d      	cmp	r3, #13
 800270e:	f200 808f 	bhi.w	8002830 <send_answer_to_CDC+0x130>
 8002712:	a201      	add	r2, pc, #4	; (adr r2, 8002718 <send_answer_to_CDC+0x18>)
 8002714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002718:	08002751 	.word	0x08002751
 800271c:	08002771 	.word	0x08002771
 8002720:	08002791 	.word	0x08002791
 8002724:	080027b1 	.word	0x080027b1
 8002728:	080027d1 	.word	0x080027d1
 800272c:	080027f1 	.word	0x080027f1
 8002730:	08002831 	.word	0x08002831
 8002734:	08002831 	.word	0x08002831
 8002738:	08002831 	.word	0x08002831
 800273c:	08002831 	.word	0x08002831
 8002740:	08002831 	.word	0x08002831
 8002744:	08002831 	.word	0x08002831
 8002748:	08002831 	.word	0x08002831
 800274c:	08002811 	.word	0x08002811
	{
	case ERROR_TYPE_1:
		HAL_Delay(10);
 8002750:	200a      	movs	r0, #10
 8002752:	f001 fd43 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(Error1, strlen((const char *)Error1));  // SEND ERROR TO CDC!!!
 8002756:	4838      	ldr	r0, [pc, #224]	; (8002838 <send_answer_to_CDC+0x138>)
 8002758:	f7fd fd1c 	bl	8000194 <strlen>
 800275c:	4603      	mov	r3, r0
 800275e:	b29b      	uxth	r3, r3
 8002760:	4619      	mov	r1, r3
 8002762:	4835      	ldr	r0, [pc, #212]	; (8002838 <send_answer_to_CDC+0x138>)
 8002764:	f00b fa84 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 8002768:	200a      	movs	r0, #10
 800276a:	f001 fd37 	bl	80041dc <HAL_Delay>
		break;
 800276e:	e05f      	b.n	8002830 <send_answer_to_CDC+0x130>
	case ERROR_TYPE_2:
		HAL_Delay(10);
 8002770:	200a      	movs	r0, #10
 8002772:	f001 fd33 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(Error2, strlen((const char *)Error2));  // SEND ERROR TO CDC!!!
 8002776:	4831      	ldr	r0, [pc, #196]	; (800283c <send_answer_to_CDC+0x13c>)
 8002778:	f7fd fd0c 	bl	8000194 <strlen>
 800277c:	4603      	mov	r3, r0
 800277e:	b29b      	uxth	r3, r3
 8002780:	4619      	mov	r1, r3
 8002782:	482e      	ldr	r0, [pc, #184]	; (800283c <send_answer_to_CDC+0x13c>)
 8002784:	f00b fa74 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 8002788:	200a      	movs	r0, #10
 800278a:	f001 fd27 	bl	80041dc <HAL_Delay>
		break;
 800278e:	e04f      	b.n	8002830 <send_answer_to_CDC+0x130>
	case OK_TYPE_1:
		HAL_Delay(10);
 8002790:	200a      	movs	r0, #10
 8002792:	f001 fd23 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(OK, strlen((const char *)OK));
 8002796:	482a      	ldr	r0, [pc, #168]	; (8002840 <send_answer_to_CDC+0x140>)
 8002798:	f7fd fcfc 	bl	8000194 <strlen>
 800279c:	4603      	mov	r3, r0
 800279e:	b29b      	uxth	r3, r3
 80027a0:	4619      	mov	r1, r3
 80027a2:	4827      	ldr	r0, [pc, #156]	; (8002840 <send_answer_to_CDC+0x140>)
 80027a4:	f00b fa64 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 80027a8:	200a      	movs	r0, #10
 80027aa:	f001 fd17 	bl	80041dc <HAL_Delay>
		break;
 80027ae:	e03f      	b.n	8002830 <send_answer_to_CDC+0x130>
	case OK_TYPE_2:
		HAL_Delay(10);
 80027b0:	200a      	movs	r0, #10
 80027b2:	f001 fd13 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(OK_Enter, strlen((const char *)OK_Enter));
 80027b6:	4823      	ldr	r0, [pc, #140]	; (8002844 <send_answer_to_CDC+0x144>)
 80027b8:	f7fd fcec 	bl	8000194 <strlen>
 80027bc:	4603      	mov	r3, r0
 80027be:	b29b      	uxth	r3, r3
 80027c0:	4619      	mov	r1, r3
 80027c2:	4820      	ldr	r0, [pc, #128]	; (8002844 <send_answer_to_CDC+0x144>)
 80027c4:	f00b fa54 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 80027c8:	200a      	movs	r0, #10
 80027ca:	f001 fd07 	bl	80041dc <HAL_Delay>
		break;
 80027ce:	e02f      	b.n	8002830 <send_answer_to_CDC+0x130>
	case CLEAR_TYPE_1:
		HAL_Delay(10);
 80027d0:	200a      	movs	r0, #10
 80027d2:	f001 fd03 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(clear, strlen((const char *)clear));
 80027d6:	481c      	ldr	r0, [pc, #112]	; (8002848 <send_answer_to_CDC+0x148>)
 80027d8:	f7fd fcdc 	bl	8000194 <strlen>
 80027dc:	4603      	mov	r3, r0
 80027de:	b29b      	uxth	r3, r3
 80027e0:	4619      	mov	r1, r3
 80027e2:	4819      	ldr	r0, [pc, #100]	; (8002848 <send_answer_to_CDC+0x148>)
 80027e4:	f00b fa44 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 80027e8:	200a      	movs	r0, #10
 80027ea:	f001 fcf7 	bl	80041dc <HAL_Delay>
		break;
 80027ee:	e01f      	b.n	8002830 <send_answer_to_CDC+0x130>
	case DONE_TYPE_1:
		HAL_Delay(10);
 80027f0:	200a      	movs	r0, #10
 80027f2:	f001 fcf3 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(Done, strlen((const char *)Done));
 80027f6:	4815      	ldr	r0, [pc, #84]	; (800284c <send_answer_to_CDC+0x14c>)
 80027f8:	f7fd fccc 	bl	8000194 <strlen>
 80027fc:	4603      	mov	r3, r0
 80027fe:	b29b      	uxth	r3, r3
 8002800:	4619      	mov	r1, r3
 8002802:	4812      	ldr	r0, [pc, #72]	; (800284c <send_answer_to_CDC+0x14c>)
 8002804:	f00b fa34 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 8002808:	200a      	movs	r0, #10
 800280a:	f001 fce7 	bl	80041dc <HAL_Delay>
		break;
 800280e:	e00f      	b.n	8002830 <send_answer_to_CDC+0x130>
	case RUN_CAL_TYPE_TEMP:
		HAL_Delay(10);
 8002810:	200a      	movs	r0, #10
 8002812:	f001 fce3 	bl	80041dc <HAL_Delay>
		CDC_Transmit_FS(run_cal, strlen((const char *)run_cal));
 8002816:	480e      	ldr	r0, [pc, #56]	; (8002850 <send_answer_to_CDC+0x150>)
 8002818:	f7fd fcbc 	bl	8000194 <strlen>
 800281c:	4603      	mov	r3, r0
 800281e:	b29b      	uxth	r3, r3
 8002820:	4619      	mov	r1, r3
 8002822:	480b      	ldr	r0, [pc, #44]	; (8002850 <send_answer_to_CDC+0x150>)
 8002824:	f00b fa24 	bl	800dc70 <CDC_Transmit_FS>
		HAL_Delay(10);
 8002828:	200a      	movs	r0, #10
 800282a:	f001 fcd7 	bl	80041dc <HAL_Delay>
		break;
 800282e:	bf00      	nop
	}
}
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	2000034c 	.word	0x2000034c
 800283c:	20000658 	.word	0x20000658
 8002840:	20000320 	.word	0x20000320
 8002844:	20000640 	.word	0x20000640
 8002848:	20000344 	.word	0x20000344
 800284c:	20000684 	.word	0x20000684
 8002850:	20000328 	.word	0x20000328

08002854 <cmd_SWEEP_START>:
void cmd_SWEEP_START()
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
	DAC_TEMP_CAL();
 8002858:	f7ff f902 	bl	8001a60 <DAC_TEMP_CAL>
	CPLD_control(CPLD_WORD); // Enable LDAC signal
 800285c:	4b04      	ldr	r3, [pc, #16]	; (8002870 <cmd_SWEEP_START+0x1c>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f7fe ffcd 	bl	8001800 <CPLD_control>
	DAC_SendInit();
 8002866:	f7ff f873 	bl	8001950 <DAC_SendInit>
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	200006ac 	.word	0x200006ac

08002874 <cmd_SWEEP_STOP>:

/////////////////////////////////////////////////////////
void cmd_SWEEP_STOP()
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
	CPLD_control(0x0); // Disable LDAC signal
 8002878:	2000      	movs	r0, #0
 800287a:	f7fe ffc1 	bl	8001800 <CPLD_control>
	DAC_SendInit();
 800287e:	f7ff f867 	bl	8001950 <DAC_SendInit>
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <cmd_DAC_SET>:

/////////////////////////////////////////////////////////
void cmd_DAC_SET(uint32_t code)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
	if (code>0xFFFFF)return;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002896:	d21a      	bcs.n	80028ce <cmd_DAC_SET+0x46>

	switch(code)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d004      	beq.n	80028a8 <cmd_DAC_SET+0x20>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a0d      	ldr	r2, [pc, #52]	; (80028d8 <cmd_DAC_SET+0x50>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d004      	beq.n	80028b0 <cmd_DAC_SET+0x28>
 80028a6:	e007      	b.n	80028b8 <cmd_DAC_SET+0x30>
	{
	case DAC_CODE_DOWN:
		DAC_code_direction=1;
 80028a8:	4b0c      	ldr	r3, [pc, #48]	; (80028dc <cmd_DAC_SET+0x54>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
		break;
 80028ae:	e003      	b.n	80028b8 <cmd_DAC_SET+0x30>
	case DAC_CODE_TOP:
		DAC_code_direction=0;
 80028b0:	4b0a      	ldr	r3, [pc, #40]	; (80028dc <cmd_DAC_SET+0x54>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	701a      	strb	r2, [r3, #0]
		break;
 80028b6:	bf00      	nop
	}

	CPLD_control(0x0); // Disable LDAC signal
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7fe ffa1 	bl	8001800 <CPLD_control>
	DAC_SendInit();
 80028be:	f7ff f847 	bl	8001950 <DAC_SendInit>
	DAC_TEMP_CAL();
 80028c2:	f7ff f8cd 	bl	8001a60 <DAC_TEMP_CAL>
	DAC_Write(code);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7fe ffee 	bl	80018a8 <DAC_Write>
 80028cc:	e000      	b.n	80028d0 <cmd_DAC_SET+0x48>
	if (code>0xFFFFF)return;
 80028ce:	bf00      	nop
}
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	000fffff 	.word	0x000fffff
 80028dc:	20000be4 	.word	0x20000be4

080028e0 <cmd_CAL>:


/////////////////////////////////////////////////////////
FunctionalState cmd_CAL(uint8_t cmd, float coeff)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	6039      	str	r1, [r7, #0]
 80028ea:	71fb      	strb	r3, [r7, #7]
	float tmpx;

	tmpx=coeff;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	60fb      	str	r3, [r7, #12]

	switch(cmd)
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	3b06      	subs	r3, #6
 80028f4:	2b05      	cmp	r3, #5
 80028f6:	f200 80bf 	bhi.w	8002a78 <cmd_CAL+0x198>
 80028fa:	a201      	add	r2, pc, #4	; (adr r2, 8002900 <cmd_CAL+0x20>)
 80028fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002900:	08002919 	.word	0x08002919
 8002904:	0800292b 	.word	0x0800292b
 8002908:	0800293d 	.word	0x0800293d
 800290c:	0800294f 	.word	0x0800294f
 8002910:	08002961 	.word	0x08002961
 8002914:	080029ed 	.word	0x080029ed
	{
	case DAC_CAL_TEMP:
		DAC_Write(DAC_CODE_MIDDLE);
 8002918:	486b      	ldr	r0, [pc, #428]	; (8002ac8 <cmd_CAL+0x1e8>)
 800291a:	f7fe ffc5 	bl	80018a8 <DAC_Write>
		DAC_TEMP_CAL();
 800291e:	f7ff f89f 	bl	8001a60 <DAC_TEMP_CAL>
		DAC_Write(DAC_CODE_MIDDLE);
 8002922:	4869      	ldr	r0, [pc, #420]	; (8002ac8 <cmd_CAL+0x1e8>)
 8002924:	f7fe ffc0 	bl	80018a8 <DAC_Write>
		break;
 8002928:	e0a6      	b.n	8002a78 <cmd_CAL+0x198>
	case DAC_CAL_POLY_A:
		EEPROM_write(0x10,float_to_binary(tmpx));
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f000 f8e7 	bl	8002afe <float_to_binary>
 8002930:	4603      	mov	r3, r0
 8002932:	4619      	mov	r1, r3
 8002934:	2010      	movs	r0, #16
 8002936:	f000 f921 	bl	8002b7c <EEPROM_write>
		break;
 800293a:	e09d      	b.n	8002a78 <cmd_CAL+0x198>
	case DAC_CAL_POLY_B:
		EEPROM_write(0x18,float_to_binary(tmpx));
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f8de 	bl	8002afe <float_to_binary>
 8002942:	4603      	mov	r3, r0
 8002944:	4619      	mov	r1, r3
 8002946:	2018      	movs	r0, #24
 8002948:	f000 f918 	bl	8002b7c <EEPROM_write>
		break;
 800294c:	e094      	b.n	8002a78 <cmd_CAL+0x198>
	case DAC_CAL_POLY_C:
		EEPROM_write(0x20,float_to_binary(tmpx));
 800294e:	68f8      	ldr	r0, [r7, #12]
 8002950:	f000 f8d5 	bl	8002afe <float_to_binary>
 8002954:	4603      	mov	r3, r0
 8002956:	4619      	mov	r1, r3
 8002958:	2020      	movs	r0, #32
 800295a:	f000 f90f 	bl	8002b7c <EEPROM_write>
		break;
 800295e:	e08b      	b.n	8002a78 <cmd_CAL+0x198>
	case DAC_CAL_TOP:
		if((tmpx<10.1 && tmpx>9.9) || (tmpx>6.8 && tmpx<7.1))
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f7fd fd83 	bl	800046c <__aeabi_f2d>
 8002966:	a348      	add	r3, pc, #288	; (adr r3, 8002a88 <cmd_CAL+0x1a8>)
 8002968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296c:	f7fe f848 	bl	8000a00 <__aeabi_dcmplt>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00a      	beq.n	800298c <cmd_CAL+0xac>
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f7fd fd78 	bl	800046c <__aeabi_f2d>
 800297c:	a344      	add	r3, pc, #272	; (adr r3, 8002a90 <cmd_CAL+0x1b0>)
 800297e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002982:	f7fe f85b 	bl	8000a3c <__aeabi_dcmpgt>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d115      	bne.n	80029b8 <cmd_CAL+0xd8>
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7fd fd6d 	bl	800046c <__aeabi_f2d>
 8002992:	a341      	add	r3, pc, #260	; (adr r3, 8002a98 <cmd_CAL+0x1b8>)
 8002994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002998:	f7fe f850 	bl	8000a3c <__aeabi_dcmpgt>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d022      	beq.n	80029e8 <cmd_CAL+0x108>
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f7fd fd62 	bl	800046c <__aeabi_f2d>
 80029a8:	a33d      	add	r3, pc, #244	; (adr r3, 8002aa0 <cmd_CAL+0x1c0>)
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	f7fe f827 	bl	8000a00 <__aeabi_dcmplt>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d017      	beq.n	80029e8 <cmd_CAL+0x108>
		{
			cal_DAC_up_voltage=tmpx;
 80029b8:	4a44      	ldr	r2, [pc, #272]	; (8002acc <cmd_CAL+0x1ec>)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6013      	str	r3, [r2, #0]
			EEPROM_write(0x00,float_to_binary(tmpx)); // Write top voltage calibration to EEPROM in uV value
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 f89d 	bl	8002afe <float_to_binary>
 80029c4:	4603      	mov	r3, r0
 80029c6:	4619      	mov	r1, r3
 80029c8:	2000      	movs	r0, #0
 80029ca:	f000 f8d7 	bl	8002b7c <EEPROM_write>
			DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 80029ce:	4b3f      	ldr	r3, [pc, #252]	; (8002acc <cmd_CAL+0x1ec>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a3f      	ldr	r2, [pc, #252]	; (8002ad0 <cmd_CAL+0x1f0>)
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	4611      	mov	r1, r2
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fe f8eb 	bl	8000bb4 <__aeabi_fsub>
 80029de:	4603      	mov	r3, r0
 80029e0:	461a      	mov	r2, r3
 80029e2:	4b3c      	ldr	r3, [pc, #240]	; (8002ad4 <cmd_CAL+0x1f4>)
 80029e4:	601a      	str	r2, [r3, #0]
		}
		else return 0;
		break;
 80029e6:	e047      	b.n	8002a78 <cmd_CAL+0x198>
		else return 0;
 80029e8:	2300      	movs	r3, #0
 80029ea:	e046      	b.n	8002a7a <cmd_CAL+0x19a>
	case DAC_CAL_DOWN:
		if((tmpx>-10.1 && tmpx<-9.9) || (tmpx<-6.8 && tmpx>-7.1))
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f7fd fd3d 	bl	800046c <__aeabi_f2d>
 80029f2:	a32d      	add	r3, pc, #180	; (adr r3, 8002aa8 <cmd_CAL+0x1c8>)
 80029f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f8:	f7fe f820 	bl	8000a3c <__aeabi_dcmpgt>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00a      	beq.n	8002a18 <cmd_CAL+0x138>
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f7fd fd32 	bl	800046c <__aeabi_f2d>
 8002a08:	a329      	add	r3, pc, #164	; (adr r3, 8002ab0 <cmd_CAL+0x1d0>)
 8002a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0e:	f7fd fff7 	bl	8000a00 <__aeabi_dcmplt>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d115      	bne.n	8002a44 <cmd_CAL+0x164>
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7fd fd27 	bl	800046c <__aeabi_f2d>
 8002a1e:	a326      	add	r3, pc, #152	; (adr r3, 8002ab8 <cmd_CAL+0x1d8>)
 8002a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a24:	f7fd ffec 	bl	8000a00 <__aeabi_dcmplt>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d022      	beq.n	8002a74 <cmd_CAL+0x194>
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f7fd fd1c 	bl	800046c <__aeabi_f2d>
 8002a34:	a322      	add	r3, pc, #136	; (adr r3, 8002ac0 <cmd_CAL+0x1e0>)
 8002a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a3a:	f7fd ffff 	bl	8000a3c <__aeabi_dcmpgt>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d017      	beq.n	8002a74 <cmd_CAL+0x194>
		{
			cal_DAC_down_voltage=tmpx;
 8002a44:	4a22      	ldr	r2, [pc, #136]	; (8002ad0 <cmd_CAL+0x1f0>)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6013      	str	r3, [r2, #0]
			EEPROM_write(0x08,float_to_binary(tmpx)); // Write top voltage calibration to EEPROM in uV value
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 f857 	bl	8002afe <float_to_binary>
 8002a50:	4603      	mov	r3, r0
 8002a52:	4619      	mov	r1, r3
 8002a54:	2008      	movs	r0, #8
 8002a56:	f000 f891 	bl	8002b7c <EEPROM_write>
			DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 8002a5a:	4b1c      	ldr	r3, [pc, #112]	; (8002acc <cmd_CAL+0x1ec>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a1c      	ldr	r2, [pc, #112]	; (8002ad0 <cmd_CAL+0x1f0>)
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe f8a5 	bl	8000bb4 <__aeabi_fsub>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	4b19      	ldr	r3, [pc, #100]	; (8002ad4 <cmd_CAL+0x1f4>)
 8002a70:	601a      	str	r2, [r3, #0]
		}
		else return 0;
		break;
 8002a72:	e001      	b.n	8002a78 <cmd_CAL+0x198>
		else return 0;
 8002a74:	2300      	movs	r3, #0
 8002a76:	e000      	b.n	8002a7a <cmd_CAL+0x19a>
	}
	return 1;
 8002a78:	2301      	movs	r3, #1

}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	f3af 8000 	nop.w
 8002a88:	33333333 	.word	0x33333333
 8002a8c:	40243333 	.word	0x40243333
 8002a90:	cccccccd 	.word	0xcccccccd
 8002a94:	4023cccc 	.word	0x4023cccc
 8002a98:	33333333 	.word	0x33333333
 8002a9c:	401b3333 	.word	0x401b3333
 8002aa0:	66666666 	.word	0x66666666
 8002aa4:	401c6666 	.word	0x401c6666
 8002aa8:	33333333 	.word	0x33333333
 8002aac:	c0243333 	.word	0xc0243333
 8002ab0:	cccccccd 	.word	0xcccccccd
 8002ab4:	c023cccc 	.word	0xc023cccc
 8002ab8:	33333333 	.word	0x33333333
 8002abc:	c01b3333 	.word	0xc01b3333
 8002ac0:	66666666 	.word	0x66666666
 8002ac4:	c01c6666 	.word	0xc01c6666
 8002ac8:	0007ffff 	.word	0x0007ffff
 8002acc:	20000bd8 	.word	0x20000bd8
 8002ad0:	20000bdc 	.word	0x20000bdc
 8002ad4:	20000bd4 	.word	0x20000bd4

08002ad8 <binary_to_float>:
#pragma GCC diagnostic ignored "-Wincompatible-pointer-types"
#pragma GCC push_options
#pragma GCC optimize ("O0")

float binary_to_float(uint32_t a)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	    int * p;
	    float out=0;
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]

	    p = &out;
 8002ae6:	f107 0308 	add.w	r3, r7, #8
 8002aea:	60fb      	str	r3, [r7, #12]
	    (*p)=a;
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	601a      	str	r2, [r3, #0]
	    return out;
 8002af2:	68bb      	ldr	r3, [r7, #8]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bc80      	pop	{r7}
 8002afc:	4770      	bx	lr

08002afe <float_to_binary>:


uint32_t float_to_binary(float a)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b087      	sub	sp, #28
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
	    int i;
	    int * p;
	    uint32_t out=0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]

	    p = &a;
 8002b0a:	1d3b      	adds	r3, r7, #4
 8002b0c:	60fb      	str	r3, [r7, #12]
	    for (i = sizeof(int) * 8 - 1; i >= 0; i--)
 8002b0e:	231f      	movs	r3, #31
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	e010      	b.n	8002b36 <float_to_binary+0x38>
	    {
	    	out+=((*p) >> i & 1)<<i;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	fa42 f303 	asr.w	r3, r2, r3
 8002b1e:	f003 0201 	and.w	r2, r3, #1
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	461a      	mov	r2, r3
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
	    for (i = sizeof(int) * 8 - 1; i >= 0; i--)
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	3b01      	subs	r3, #1
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	daeb      	bge.n	8002b14 <float_to_binary+0x16>
	    }

	    return out;
 8002b3c:	693b      	ldr	r3, [r7, #16]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	371c      	adds	r7, #28
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <EEPROM_read>:
//==============================================================================================


//==============================================================================================
uint32_t EEPROM_read(uint32_t address_of_read)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	uint32_t Address;

	/*  Data EEPROM Fast Word program of FAST_DATA_32 at addresses defined by
     DATA_EEPROM_START_ADDR and DATA_EEPROM_END_ADDR */
	Address = DATA_EEPROM_START_ADDR + address_of_read;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002b56:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8002b5a:	60fb      	str	r3, [r7, #12]
	if(Address > DATA_EEPROM_END_ADDR)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	4a06      	ldr	r2, [pc, #24]	; (8002b78 <EEPROM_read+0x30>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d301      	bcc.n	8002b68 <EEPROM_read+0x20>
	{
		return 0x00;
 8002b64:	2300      	movs	r3, #0
 8002b66:	e001      	b.n	8002b6c <EEPROM_read+0x24>
	}
	return *(__IO uint32_t *) Address;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	08082800 	.word	0x08082800

08002b7c <EEPROM_write>:
//==============================================================================================
void EEPROM_write(uint32_t address_of_read, uint32_t data)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
	/* Clear all pending flags */
	//FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_OPTVERR | FLASH_FLAG_OPTVERRUSR);

	/*  Data EEPROM Fast Word program of FAST_DATA_32 at addresses defined by
	     DATA_EEPROM_START_ADDR and DATA_EEPROM_END_ADDR */
	Address = DATA_EEPROM_START_ADDR + address_of_read;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002b8c:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8002b90:	60fb      	str	r3, [r7, #12]
	if(Address > DATA_EEPROM_END_ADDR)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4a0d      	ldr	r2, [pc, #52]	; (8002bcc <EEPROM_write+0x50>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d212      	bcs.n	8002bc0 <EEPROM_write+0x44>
	{
		return;
	}

	HAL_FLASHEx_DATAEEPROM_Unlock();
 8002b9a:	f001 fd35 	bl	8004608 <HAL_FLASHEx_DATAEEPROM_Unlock>
	FLASHStatus = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_WORD, Address, data);
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	68f9      	ldr	r1, [r7, #12]
 8002ba2:	2002      	movs	r0, #2
 8002ba4:	f001 fd8e 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	72fb      	strb	r3, [r7, #11]
	HAL_FLASHEx_DATAEEPROM_Lock();
 8002bac:	f001 fd48 	bl	8004640 <HAL_FLASHEx_DATAEEPROM_Lock>

	if(FLASHStatus != HAL_OK)
 8002bb0:	7afb      	ldrb	r3, [r7, #11]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d106      	bne.n	8002bc4 <EEPROM_write+0x48>
	{
		return;
	}
	//FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_OPTVERR);

	if(*(__IO uint32_t *) Address != data)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	e002      	b.n	8002bc6 <EEPROM_write+0x4a>
		return;
 8002bc0:	bf00      	nop
 8002bc2:	e000      	b.n	8002bc6 <EEPROM_write+0x4a>
		return;
 8002bc4:	bf00      	nop
	{
		return;
	}

}
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	08082800 	.word	0x08082800

08002bd0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	; 0x28
 8002bd4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd6:	f107 0314 	add.w	r3, r7, #20
 8002bda:	2200      	movs	r2, #0
 8002bdc:	601a      	str	r2, [r3, #0]
 8002bde:	605a      	str	r2, [r3, #4]
 8002be0:	609a      	str	r2, [r3, #8]
 8002be2:	60da      	str	r2, [r3, #12]
 8002be4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002be6:	4b7c      	ldr	r3, [pc, #496]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	4a7b      	ldr	r2, [pc, #492]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002bec:	f043 0304 	orr.w	r3, r3, #4
 8002bf0:	61d3      	str	r3, [r2, #28]
 8002bf2:	4b79      	ldr	r3, [pc, #484]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f003 0304 	and.w	r3, r3, #4
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bfe:	4b76      	ldr	r3, [pc, #472]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	4a75      	ldr	r2, [pc, #468]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c04:	f043 0320 	orr.w	r3, r3, #32
 8002c08:	61d3      	str	r3, [r2, #28]
 8002c0a:	4b73      	ldr	r3, [pc, #460]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	4b70      	ldr	r3, [pc, #448]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	4a6f      	ldr	r2, [pc, #444]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	61d3      	str	r3, [r2, #28]
 8002c22:	4b6d      	ldr	r3, [pc, #436]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2e:	4b6a      	ldr	r3, [pc, #424]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	4a69      	ldr	r2, [pc, #420]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c34:	f043 0302 	orr.w	r3, r3, #2
 8002c38:	61d3      	str	r3, [r2, #28]
 8002c3a:	4b67      	ldr	r3, [pc, #412]	; (8002dd8 <MX_GPIO_Init+0x208>)
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	607b      	str	r3, [r7, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_RESET);
 8002c46:	2200      	movs	r2, #0
 8002c48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c4c:	4863      	ldr	r0, [pc, #396]	; (8002ddc <MX_GPIO_Init+0x20c>)
 8002c4e:	f002 f92a 	bl	8004ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, GPIO_PIN_SET);
 8002c52:	2201      	movs	r2, #1
 8002c54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c58:	4860      	ldr	r0, [pc, #384]	; (8002ddc <MX_GPIO_Init+0x20c>)
 8002c5a:	f002 f924 	bl	8004ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Control_bus_0_Pin|Control_bus_1_Pin|Control_bus_2_Pin|Control_bus_3_Pin
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f248 011f 	movw	r1, #32799	; 0x801f
 8002c64:	485e      	ldr	r0, [pc, #376]	; (8002de0 <MX_GPIO_Init+0x210>)
 8002c66:	f002 f91e 	bl	8004ea6 <HAL_GPIO_WritePin>
                          |DAC_SYNC_Pin|DAC_CLR_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RS_Pin|Display_Power_Pin, GPIO_PIN_RESET);
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f640 0101 	movw	r1, #2049	; 0x801
 8002c70:	485c      	ldr	r0, [pc, #368]	; (8002de4 <MX_GPIO_Init+0x214>)
 8002c72:	f002 f918 	bl	8004ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RW_Pin|Display_DB4_Pin|Display_EN_Pin|SPI2_NSS_Pin
 8002c76:	2201      	movs	r2, #1
 8002c78:	f241 413e 	movw	r1, #5182	; 0x143e
 8002c7c:	4859      	ldr	r0, [pc, #356]	; (8002de4 <MX_GPIO_Init+0x214>)
 8002c7e:	f002 f912 	bl	8004ea6 <HAL_GPIO_WritePin>
                          |Display_DB5_Pin|Display_DB6_Pin|Display_DB7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Start_button_Pin;
 8002c82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c88:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002c8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Start_button_GPIO_Port, &GPIO_InitStruct);
 8002c92:	f107 0314 	add.w	r3, r7, #20
 8002c96:	4619      	mov	r1, r3
 8002c98:	4850      	ldr	r0, [pc, #320]	; (8002ddc <MX_GPIO_Init+0x20c>)
 8002c9a:	f001 ff6d 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Count_EN_Pin;
 8002c9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ca2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cac:	2302      	movs	r3, #2
 8002cae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Count_EN_GPIO_Port, &GPIO_InitStruct);
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4849      	ldr	r0, [pc, #292]	; (8002ddc <MX_GPIO_Init+0x20c>)
 8002cb8:	f001 ff5e 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Relay_cs_Pin;
 8002cbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Relay_cs_GPIO_Port, &GPIO_InitStruct);
 8002cce:	f107 0314 	add.w	r3, r7, #20
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4841      	ldr	r0, [pc, #260]	; (8002ddc <MX_GPIO_Init+0x20c>)
 8002cd6:	f001 ff4f 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = Control_bus_0_Pin|Control_bus_1_Pin|Control_bus_2_Pin|Control_bus_3_Pin
 8002cda:	f248 030f 	movw	r3, #32783	; 0x800f
 8002cde:	617b      	str	r3, [r7, #20]
                          |DAC_CLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	483b      	ldr	r0, [pc, #236]	; (8002de0 <MX_GPIO_Init+0x210>)
 8002cf4:	f001 ff40 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_SYNC_Pin;
 8002cf8:	2310      	movs	r3, #16
 8002cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d00:	2301      	movs	r3, #1
 8002d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d04:	2303      	movs	r3, #3
 8002d06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4834      	ldr	r0, [pc, #208]	; (8002de0 <MX_GPIO_Init+0x210>)
 8002d10:	f001 ff32 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Display_RS_Pin;
 8002d14:	2301      	movs	r3, #1
 8002d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d20:	2302      	movs	r3, #2
 8002d22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Display_RS_GPIO_Port, &GPIO_InitStruct);
 8002d24:	f107 0314 	add.w	r3, r7, #20
 8002d28:	4619      	mov	r1, r3
 8002d2a:	482e      	ldr	r0, [pc, #184]	; (8002de4 <MX_GPIO_Init+0x214>)
 8002d2c:	f001 ff24 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Display_RW_Pin|Display_DB4_Pin|Display_EN_Pin|Display_Power_Pin
 8002d30:	f640 433e 	movw	r3, #3134	; 0xc3e
 8002d34:	617b      	str	r3, [r7, #20]
                          |Display_DB5_Pin|Display_DB6_Pin|Display_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002d36:	2311      	movs	r3, #17
 8002d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d42:	f107 0314 	add.w	r3, r7, #20
 8002d46:	4619      	mov	r1, r3
 8002d48:	4826      	ldr	r0, [pc, #152]	; (8002de4 <MX_GPIO_Init+0x214>)
 8002d4a:	f001 ff15 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 8002d4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d54:	2301      	movs	r3, #1
 8002d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8002d60:	f107 0314 	add.w	r3, r7, #20
 8002d64:	4619      	mov	r1, r3
 8002d66:	481f      	ldr	r0, [pc, #124]	; (8002de4 <MX_GPIO_Init+0x214>)
 8002d68:	f001 ff06 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encode_Push_Pin;
 8002d6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d72:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encode_Push_GPIO_Port, &GPIO_InitStruct);
 8002d7c:	f107 0314 	add.w	r3, r7, #20
 8002d80:	4619      	mov	r1, r3
 8002d82:	4817      	ldr	r0, [pc, #92]	; (8002de0 <MX_GPIO_Init+0x210>)
 8002d84:	f001 fef8 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d8e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002d92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4810      	ldr	r0, [pc, #64]	; (8002de0 <MX_GPIO_Init+0x210>)
 8002da0:	f001 feea 	bl	8004b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_ALARM_Pin;
 8002da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dae:	2301      	movs	r3, #1
 8002db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAC_ALARM_GPIO_Port, &GPIO_InitStruct);
 8002db2:	f107 0314 	add.w	r3, r7, #20
 8002db6:	4619      	mov	r1, r3
 8002db8:	4809      	ldr	r0, [pc, #36]	; (8002de0 <MX_GPIO_Init+0x210>)
 8002dba:	f001 fedd 	bl	8004b78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	2028      	movs	r0, #40	; 0x28
 8002dc4:	f001 fb03 	bl	80043ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002dc8:	2028      	movs	r0, #40	; 0x28
 8002dca:	f001 fb1c 	bl	8004406 <HAL_NVIC_EnableIRQ>

}
 8002dce:	bf00      	nop
 8002dd0:	3728      	adds	r7, #40	; 0x28
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	40020800 	.word	0x40020800
 8002de0:	40020000 	.word	0x40020000
 8002de4:	40020400 	.word	0x40020400

08002de8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002dec:	4b12      	ldr	r3, [pc, #72]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002dee:	4a13      	ldr	r2, [pc, #76]	; (8002e3c <MX_I2C1_Init+0x54>)
 8002df0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002df2:	4b11      	ldr	r3, [pc, #68]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002df4:	4a12      	ldr	r2, [pc, #72]	; (8002e40 <MX_I2C1_Init+0x58>)
 8002df6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002df8:	4b0f      	ldr	r3, [pc, #60]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002dfe:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e04:	4b0c      	ldr	r3, [pc, #48]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e0c:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002e12:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e18:	4b07      	ldr	r3, [pc, #28]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e1e:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e24:	4804      	ldr	r0, [pc, #16]	; (8002e38 <MX_I2C1_Init+0x50>)
 8002e26:	f002 f86f 	bl	8004f08 <HAL_I2C_Init>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002e30:	f000 fd38 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e34:	bf00      	nop
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	20000b2c 	.word	0x20000b2c
 8002e3c:	40005400 	.word	0x40005400
 8002e40:	000186a0 	.word	0x000186a0

08002e44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08a      	sub	sp, #40	; 0x28
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4c:	f107 0314 	add.w	r3, r7, #20
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a17      	ldr	r2, [pc, #92]	; (8002ec0 <HAL_I2C_MspInit+0x7c>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d128      	bne.n	8002eb8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e66:	4b17      	ldr	r3, [pc, #92]	; (8002ec4 <HAL_I2C_MspInit+0x80>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4a16      	ldr	r2, [pc, #88]	; (8002ec4 <HAL_I2C_MspInit+0x80>)
 8002e6c:	f043 0302 	orr.w	r3, r3, #2
 8002e70:	61d3      	str	r3, [r2, #28]
 8002e72:	4b14      	ldr	r3, [pc, #80]	; (8002ec4 <HAL_I2C_MspInit+0x80>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TMP117_SCL_Pin|TMP117_SDA_Pin;
 8002e7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e84:	2312      	movs	r3, #18
 8002e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e90:	2304      	movs	r3, #4
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	4619      	mov	r1, r3
 8002e9a:	480b      	ldr	r0, [pc, #44]	; (8002ec8 <HAL_I2C_MspInit+0x84>)
 8002e9c:	f001 fe6c 	bl	8004b78 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ea0:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <HAL_I2C_MspInit+0x80>)
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <HAL_I2C_MspInit+0x80>)
 8002ea6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002eaa:	6253      	str	r3, [r2, #36]	; 0x24
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_I2C_MspInit+0x80>)
 8002eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eb4:	60fb      	str	r3, [r7, #12]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002eb8:	bf00      	nop
 8002eba:	3728      	adds	r7, #40	; 0x28
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40005400 	.word	0x40005400
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	40020400 	.word	0x40020400

08002ecc <USB_rx_command_buffer_push_refd>:
//Calibration value
float corr_coeff_1;
float corr_coeff_2;
float corr_coeff_3;

CIRC_GBUF_DEF(uint8_t, USB_rx_command_buffer, 30);
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	4804      	ldr	r0, [pc, #16]	; (8002ee8 <USB_rx_command_buffer_push_refd+0x1c>)
 8002ed8:	f7fe fb6a 	bl	80015b0 <__circ_gbuf_push>
 8002edc:	4603      	mov	r3, r0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200006a0 	.word	0x200006a0

08002eec <USB_rx_command_buffer_pop_refd>:
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	4803      	ldr	r0, [pc, #12]	; (8002f08 <USB_rx_command_buffer_pop_refd+0x1c>)
 8002efa:	f7fe fb07 	bl	800150c <__circ_gbuf_pop>
 8002efe:	4603      	mov	r3, r0
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	200006a0 	.word	0x200006a0

08002f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f0c:	b590      	push	{r4, r7, lr}
 8002f0e:	b095      	sub	sp, #84	; 0x54
 8002f10:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN 1 */
	cfg.PDN=0; // DAC power up
 8002f12:	4ba4      	ldr	r3, [pc, #656]	; (80031a4 <main+0x298>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	721a      	strb	r2, [r3, #8]
	cfg.VREFVAL=0x08; // 20 V  1.25 V
 8002f18:	4ba2      	ldr	r3, [pc, #648]	; (80031a4 <main+0x298>)
 8002f1a:	2208      	movs	r2, #8
 8002f1c:	71da      	strb	r2, [r3, #7]
	cfg.FSET=1; // Enhanced THD
 8002f1e:	4ba1      	ldr	r3, [pc, #644]	; (80031a4 <main+0x298>)
 8002f20:	2201      	movs	r2, #1
 8002f22:	719a      	strb	r2, [r3, #6]
	cfg.DSDO=1; // SDO enabled
 8002f24:	4b9f      	ldr	r3, [pc, #636]	; (80031a4 <main+0x298>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	715a      	strb	r2, [r3, #5]
	cfg.ENALMP=0; // Indicates end of temperature calibration cycle. ALARM pin pulled low
 8002f2a:	4b9e      	ldr	r3, [pc, #632]	; (80031a4 <main+0x298>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	711a      	strb	r2, [r3, #4]
	cfg.FSDO=0; // Fast SDO disabled
 8002f30:	4b9c      	ldr	r3, [pc, #624]	; (80031a4 <main+0x298>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	70da      	strb	r2, [r3, #3]
	cfg.LDACMODE=0; // DAC *NOT* updated on LDAC !!!!falling edge!!!!
 8002f36:	4b9b      	ldr	r3, [pc, #620]	; (80031a4 <main+0x298>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	709a      	strb	r2, [r3, #2]
	cfg.TNH_MASK=0x00; // This bit is writable only when FSET = 0
 8002f3c:	4b99      	ldr	r3, [pc, #612]	; (80031a4 <main+0x298>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	705a      	strb	r2, [r3, #1]
	cfg.EN_TMP_CAL=0; // Temperature calibration feature enabled
 8002f42:	4b98      	ldr	r3, [pc, #608]	; (80031a4 <main+0x298>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	701a      	strb	r2, [r3, #0]

	DAC_target_speed=0.001; //  V/s
 8002f48:	4b97      	ldr	r3, [pc, #604]	; (80031a8 <main+0x29c>)
 8002f4a:	4a98      	ldr	r2, [pc, #608]	; (80031ac <main+0x2a0>)
 8002f4c:	601a      	str	r2, [r3, #0]
	DAC_code=0x7FFFF;
 8002f4e:	4b98      	ldr	r3, [pc, #608]	; (80031b0 <main+0x2a4>)
 8002f50:	4a98      	ldr	r2, [pc, #608]	; (80031b4 <main+0x2a8>)
 8002f52:	601a      	str	r2, [r3, #0]
	DAC_code_direction=0;
 8002f54:	4b98      	ldr	r3, [pc, #608]	; (80031b8 <main+0x2ac>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f5a:	f001 f8d0 	bl	80040fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f5e:	f000 f95d 	bl	800321c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f62:	f7ff fe35 	bl	8002bd0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002f66:	f000 fca3 	bl	80038b0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002f6a:	f000 fcd5 	bl	8003918 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8002f6e:	f00a fd7b 	bl	800da68 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8002f72:	f000 fef5 	bl	8003d60 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002f76:	f000 ff41 	bl	8003dfc <MX_TIM4_Init>
  MX_I2C1_Init();
 8002f7a:	f7ff ff35 	bl	8002de8 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002f7e:	f000 f999 	bl	80032b4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  init_LCD();
 8002f82:	f7ff fa83 	bl	800248c <init_LCD>


  Relay_control(1,0); // x1 mode
 8002f86:	2100      	movs	r1, #0
 8002f88:	2001      	movs	r0, #1
 8002f8a:	f7fe fb5f 	bl	800164c <Relay_control>
  Relay_control(2,0); // x2/x4 mode
 8002f8e:	2100      	movs	r1, #0
 8002f90:	2002      	movs	r0, #2
 8002f92:	f7fe fb5b 	bl	800164c <Relay_control>
  Relay_control(3,1); // Output Enable
 8002f96:	2101      	movs	r1, #1
 8002f98:	2003      	movs	r0, #3
 8002f9a:	f7fe fb57 	bl	800164c <Relay_control>

  TMP117_Initialization(hi2c1);
 8002f9e:	4c87      	ldr	r4, [pc, #540]	; (80031bc <main+0x2b0>)
 8002fa0:	4668      	mov	r0, sp
 8002fa2:	f104 0310 	add.w	r3, r4, #16
 8002fa6:	2244      	movs	r2, #68	; 0x44
 8002fa8:	4619      	mov	r1, r3
 8002faa:	f00b fb03 	bl	800e5b4 <memcpy>
 8002fae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002fb2:	f001 f84d 	bl	8004050 <TMP117_Initialization>

	HAL_Delay(500); //WarmUP
 8002fb6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002fba:	f001 f90f 	bl	80041dc <HAL_Delay>

	cal_DAC_up_voltage=binary_to_float(EEPROM_read(0x00)); // Read top voltage calibration from EEPROM in uV value
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	f7ff fdc2 	bl	8002b48 <EEPROM_read>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7ff fd86 	bl	8002ad8 <binary_to_float>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	4a7c      	ldr	r2, [pc, #496]	; (80031c0 <main+0x2b4>)
 8002fd0:	6013      	str	r3, [r2, #0]
	cal_DAC_down_voltage=binary_to_float(EEPROM_read(0x08)); // Read top voltage calibration from EEPROM in uV value
 8002fd2:	2008      	movs	r0, #8
 8002fd4:	f7ff fdb8 	bl	8002b48 <EEPROM_read>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff fd7c 	bl	8002ad8 <binary_to_float>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4a78      	ldr	r2, [pc, #480]	; (80031c4 <main+0x2b8>)
 8002fe4:	6013      	str	r3, [r2, #0]

	corr_coeff_1=binary_to_float(EEPROM_read(0x10));
 8002fe6:	2010      	movs	r0, #16
 8002fe8:	f7ff fdae 	bl	8002b48 <EEPROM_read>
 8002fec:	4603      	mov	r3, r0
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fd72 	bl	8002ad8 <binary_to_float>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	4a74      	ldr	r2, [pc, #464]	; (80031c8 <main+0x2bc>)
 8002ff8:	6013      	str	r3, [r2, #0]
	corr_coeff_2=binary_to_float(EEPROM_read(0x18));
 8002ffa:	2018      	movs	r0, #24
 8002ffc:	f7ff fda4 	bl	8002b48 <EEPROM_read>
 8003000:	4603      	mov	r3, r0
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fd68 	bl	8002ad8 <binary_to_float>
 8003008:	4603      	mov	r3, r0
 800300a:	4a70      	ldr	r2, [pc, #448]	; (80031cc <main+0x2c0>)
 800300c:	6013      	str	r3, [r2, #0]
	corr_coeff_3=binary_to_float(EEPROM_read(0x20));
 800300e:	2020      	movs	r0, #32
 8003010:	f7ff fd9a 	bl	8002b48 <EEPROM_read>
 8003014:	4603      	mov	r3, r0
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff fd5e 	bl	8002ad8 <binary_to_float>
 800301c:	4603      	mov	r3, r0
 800301e:	4a6c      	ldr	r2, [pc, #432]	; (80031d0 <main+0x2c4>)
 8003020:	6013      	str	r3, [r2, #0]

	DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 8003022:	4b67      	ldr	r3, [pc, #412]	; (80031c0 <main+0x2b4>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a67      	ldr	r2, [pc, #412]	; (80031c4 <main+0x2b8>)
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	4611      	mov	r1, r2
 800302c:	4618      	mov	r0, r3
 800302e:	f7fd fdc1 	bl	8000bb4 <__aeabi_fsub>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	4b67      	ldr	r3, [pc, #412]	; (80031d4 <main+0x2c8>)
 8003038:	601a      	str	r2, [r3, #0]

	HAL_Delay(250); //WarmUP
 800303a:	20fa      	movs	r0, #250	; 0xfa
 800303c:	f001 f8ce 	bl	80041dc <HAL_Delay>
	DDS_Init();
 8003040:	f7fe fea6 	bl	8001d90 <DDS_Init>
	DAC_SendInit();
 8003044:	f7fe fc84 	bl	8001950 <DAC_SendInit>

	//DAC_Write(DAC_code); //Middle
	//DAC_Write(0xFFFFF);
	DAC_Write(0x0);
 8003048:	2000      	movs	r0, #0
 800304a:	f7fe fc2d 	bl	80018a8 <DAC_Write>

	send_answer_to_CDC(CLEAR_TYPE_1);
 800304e:	2004      	movs	r0, #4
 8003050:	f7ff fb56 	bl	8002700 <send_answer_to_CDC>

	HAL_TIM_Base_Start_IT(&htim3);
 8003054:	4860      	ldr	r0, [pc, #384]	; (80031d8 <main+0x2cc>)
 8003056:	f005 ffd9 	bl	800900c <HAL_TIM_Base_Start_IT>

	CPLD_control(CPLD_WORD);
 800305a:	4b60      	ldr	r3, [pc, #384]	; (80031dc <main+0x2d0>)
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7fe fbce 	bl	8001800 <CPLD_control>


	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003064:	213c      	movs	r1, #60	; 0x3c
 8003066:	485e      	ldr	r0, [pc, #376]	; (80031e0 <main+0x2d4>)
 8003068:	f006 f8c0 	bl	80091ec <HAL_TIM_Encoder_Start>
  /* USER CODE BEGIN WHILE */
	while (1)
	{

          //for(uint16_t tx=0;tx<1000;tx++){
        	  LcdClear_massive();
 800306c:	f7ff f86a 	bl	8002144 <LcdClear_massive>
    		  tmpx=TMP117_get_Temperature(hi2c1);
 8003070:	4c52      	ldr	r4, [pc, #328]	; (80031bc <main+0x2b0>)
 8003072:	4668      	mov	r0, sp
 8003074:	f104 0310 	add.w	r3, r4, #16
 8003078:	2244      	movs	r2, #68	; 0x44
 800307a:	4619      	mov	r1, r3
 800307c:	f00b fa9a 	bl	800e5b4 <memcpy>
 8003080:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003084:	f000 ff78 	bl	8003f78 <TMP117_get_Temperature>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	4b55      	ldr	r3, [pc, #340]	; (80031e4 <main+0x2d8>)
 800308e:	801a      	strh	r2, [r3, #0]
    		  temperature=tmpx*0.0078125;
 8003090:	4b54      	ldr	r3, [pc, #336]	; (80031e4 <main+0x2d8>)
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7fd f9d7 	bl	8000448 <__aeabi_i2d>
 800309a:	f04f 0200 	mov.w	r2, #0
 800309e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030a2:	f7fd fa3b 	bl	800051c <__aeabi_dmul>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4610      	mov	r0, r2
 80030ac:	4619      	mov	r1, r3
 80030ae:	f7fd fd2d 	bl	8000b0c <__aeabi_d2f>
 80030b2:	4603      	mov	r3, r0
 80030b4:	4a4c      	ldr	r2, [pc, #304]	; (80031e8 <main+0x2dc>)
 80030b6:	6013      	str	r3, [r2, #0]
    		  sprintf(lcd_buf,"': %.4fmV/s",DAC_target_speed*1000);
 80030b8:	4b3b      	ldr	r3, [pc, #236]	; (80031a8 <main+0x29c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	494b      	ldr	r1, [pc, #300]	; (80031ec <main+0x2e0>)
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fd fe82 	bl	8000dc8 <__aeabi_fmul>
 80030c4:	4603      	mov	r3, r0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd f9d0 	bl	800046c <__aeabi_f2d>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4947      	ldr	r1, [pc, #284]	; (80031f0 <main+0x2e4>)
 80030d2:	4848      	ldr	r0, [pc, #288]	; (80031f4 <main+0x2e8>)
 80030d4:	f00b fee4 	bl	800eea0 <siprintf>
              LcdString(1, 1);
 80030d8:	2101      	movs	r1, #1
 80030da:	2001      	movs	r0, #1
 80030dc:	f7ff f8d8 	bl	8002290 <LcdString>

//              Enc_Counter = TIM4->CNT;
//        	  sprintf(lcd_buf,"%d",Enc_Counter);
//        	  LcdString(1, 2);

              if(cfg.LDACMODE==1){
 80030e0:	4b30      	ldr	r3, [pc, #192]	; (80031a4 <main+0x298>)
 80030e2:	789b      	ldrb	r3, [r3, #2]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d117      	bne.n	8003118 <main+0x20c>
            	  sprintf(lcd_buf,"ARM      %01u:%02u:%02u",eta_hours,eta_minute,eta_second);
 80030e8:	4b43      	ldr	r3, [pc, #268]	; (80031f8 <main+0x2ec>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b43      	ldr	r3, [pc, #268]	; (80031fc <main+0x2f0>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	4619      	mov	r1, r3
 80030f4:	4b42      	ldr	r3, [pc, #264]	; (8003200 <main+0x2f4>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	460b      	mov	r3, r1
 80030fc:	4941      	ldr	r1, [pc, #260]	; (8003204 <main+0x2f8>)
 80030fe:	483d      	ldr	r0, [pc, #244]	; (80031f4 <main+0x2e8>)
 8003100:	f00b fece 	bl	800eea0 <siprintf>
            	  LcdString(1, 2);
 8003104:	2102      	movs	r1, #2
 8003106:	2001      	movs	r0, #1
 8003108:	f7ff f8c2 	bl	8002290 <LcdString>
            	  LcdBarLine(DAC_code);	//HAL_Delay(100);
 800310c:	4b28      	ldr	r3, [pc, #160]	; (80031b0 <main+0x2a4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff fa51 	bl	80025b8 <LcdBarLine>
 8003116:	e007      	b.n	8003128 <main+0x21c>
              }
              else
              {
            	  sprintf(lcd_buf,"STANDBY");
 8003118:	493b      	ldr	r1, [pc, #236]	; (8003208 <main+0x2fc>)
 800311a:	4836      	ldr	r0, [pc, #216]	; (80031f4 <main+0x2e8>)
 800311c:	f00b fec0 	bl	800eea0 <siprintf>
            	  LcdString(1, 2);
 8003120:	2102      	movs	r1, #2
 8003122:	2001      	movs	r0, #1
 8003124:	f7ff f8b4 	bl	8002290 <LcdString>
              }
        	  LcdUpdate();
 8003128:	f7fe ffd8 	bl	80020dc <LcdUpdate>

		if(USB_CDC_End_Line_Received)
 800312c:	4b37      	ldr	r3, [pc, #220]	; (800320c <main+0x300>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d021      	beq.n	800317a <main+0x26e>
		{
			uint8_t i=0;
 8003136:	2300      	movs	r3, #0
 8003138:	71fb      	strb	r3, [r7, #7]
			USB_CDC_End_Line_Received=0;
 800313a:	4b34      	ldr	r3, [pc, #208]	; (800320c <main+0x300>)
 800313c:	2200      	movs	r2, #0
 800313e:	701a      	strb	r2, [r3, #0]
			while (1) {
				if (CIRC_GBUF_POP(USB_rx_command_buffer,&command_buffer[i])) command_buffer[i]='\n';
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	4a33      	ldr	r2, [pc, #204]	; (8003210 <main+0x304>)
 8003144:	4413      	add	r3, r2
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff fed0 	bl	8002eec <USB_rx_command_buffer_pop_refd>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <main+0x24e>
 8003152:	79fb      	ldrb	r3, [r7, #7]
 8003154:	4a2e      	ldr	r2, [pc, #184]	; (8003210 <main+0x304>)
 8003156:	210a      	movs	r1, #10
 8003158:	54d1      	strb	r1, [r2, r3]
				if (command_buffer[i]=='\n' || command_buffer[i]=='\r') break;
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	4a2c      	ldr	r2, [pc, #176]	; (8003210 <main+0x304>)
 800315e:	5cd3      	ldrb	r3, [r2, r3]
 8003160:	2b0a      	cmp	r3, #10
 8003162:	d008      	beq.n	8003176 <main+0x26a>
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	4a2a      	ldr	r2, [pc, #168]	; (8003210 <main+0x304>)
 8003168:	5cd3      	ldrb	r3, [r2, r3]
 800316a:	2b0d      	cmp	r3, #13
 800316c:	d003      	beq.n	8003176 <main+0x26a>
				i++;
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	3301      	adds	r3, #1
 8003172:	71fb      	strb	r3, [r7, #7]
				if (CIRC_GBUF_POP(USB_rx_command_buffer,&command_buffer[i])) command_buffer[i]='\n';
 8003174:	e7e4      	b.n	8003140 <main+0x234>
			}
			Parsing_command();
 8003176:	f000 f947 	bl	8003408 <Parsing_command>
		}

		if(Need_update_DDS)
 800317a:	4b26      	ldr	r3, [pc, #152]	; (8003214 <main+0x308>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	f43f af74 	beq.w	800306c <main+0x160>
		{
			if(Ramp_dac_step_complete)
 8003184:	4b24      	ldr	r3, [pc, #144]	; (8003218 <main+0x30c>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d007      	beq.n	800319c <main+0x290>
			{
				DDS_Update();
 800318c:	f7fe fedc 	bl	8001f48 <DDS_Update>
				Need_update_DDS=0;
 8003190:	4b20      	ldr	r3, [pc, #128]	; (8003214 <main+0x308>)
 8003192:	2200      	movs	r2, #0
 8003194:	701a      	strb	r2, [r3, #0]
				Ramp_dac_step_complete=0;
 8003196:	4b20      	ldr	r3, [pc, #128]	; (8003218 <main+0x30c>)
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
			}
			DDS_Calculation();
 800319c:	f7fe fcd8 	bl	8001b50 <DDS_Calculation>
        	  LcdClear_massive();
 80031a0:	e764      	b.n	800306c <main+0x160>
 80031a2:	bf00      	nop
 80031a4:	20000bb8 	.word	0x20000bb8
 80031a8:	20000bd0 	.word	0x20000bd0
 80031ac:	3a83126f 	.word	0x3a83126f
 80031b0:	20000be0 	.word	0x20000be0
 80031b4:	0007ffff 	.word	0x0007ffff
 80031b8:	20000be4 	.word	0x20000be4
 80031bc:	20000b2c 	.word	0x20000b2c
 80031c0:	20000bd8 	.word	0x20000bd8
 80031c4:	20000bdc 	.word	0x20000bdc
 80031c8:	20000b84 	.word	0x20000b84
 80031cc:	20000b88 	.word	0x20000b88
 80031d0:	20000b8c 	.word	0x20000b8c
 80031d4:	20000bd4 	.word	0x20000bd4
 80031d8:	20000c9c 	.word	0x20000c9c
 80031dc:	200006ac 	.word	0x200006ac
 80031e0:	20000cdc 	.word	0x20000cdc
 80031e4:	20000b80 	.word	0x20000b80
 80031e8:	2000069c 	.word	0x2000069c
 80031ec:	447a0000 	.word	0x447a0000
 80031f0:	080129f8 	.word	0x080129f8
 80031f4:	20000a28 	.word	0x20000a28
 80031f8:	20000bc2 	.word	0x20000bc2
 80031fc:	20000bc3 	.word	0x20000bc3
 8003200:	20000bc4 	.word	0x20000bc4
 8003204:	08012a04 	.word	0x08012a04
 8003208:	08012a1c 	.word	0x08012a1c
 800320c:	20000b08 	.word	0x20000b08
 8003210:	20000b0c 	.word	0x20000b0c
 8003214:	20000be5 	.word	0x20000be5
 8003218:	20000be6 	.word	0x20000be6

0800321c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b092      	sub	sp, #72	; 0x48
 8003220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003222:	f107 0314 	add.w	r3, r7, #20
 8003226:	2234      	movs	r2, #52	; 0x34
 8003228:	2100      	movs	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f00b f9d0 	bl	800e5d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003230:	463b      	mov	r3, r7
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	605a      	str	r2, [r3, #4]
 8003238:	609a      	str	r2, [r3, #8]
 800323a:	60da      	str	r2, [r3, #12]
 800323c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800323e:	4b1c      	ldr	r3, [pc, #112]	; (80032b0 <SystemClock_Config+0x94>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8003246:	4a1a      	ldr	r2, [pc, #104]	; (80032b0 <SystemClock_Config+0x94>)
 8003248:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800324c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800324e:	2301      	movs	r3, #1
 8003250:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003252:	2301      	movs	r3, #1
 8003254:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003256:	2302      	movs	r3, #2
 8003258:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800325a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800325e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003260:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003264:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8003266:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800326a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800326c:	f107 0314 	add.w	r3, r7, #20
 8003270:	4618      	mov	r0, r3
 8003272:	f004 fa09 	bl	8007688 <HAL_RCC_OscConfig>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800327c:	f000 fb12 	bl	80038a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003280:	230f      	movs	r3, #15
 8003282:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003284:	2303      	movs	r3, #3
 8003286:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003288:	2300      	movs	r3, #0
 800328a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800328c:	2300      	movs	r3, #0
 800328e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003290:	2300      	movs	r3, #0
 8003292:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003294:	463b      	mov	r3, r7
 8003296:	2101      	movs	r1, #1
 8003298:	4618      	mov	r0, r3
 800329a:	f004 fd25 	bl	8007ce8 <HAL_RCC_ClockConfig>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80032a4:	f000 fafe 	bl	80038a4 <Error_Handler>
  }
}
 80032a8:	bf00      	nop
 80032aa:	3748      	adds	r7, #72	; 0x48
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40007000 	.word	0x40007000

080032b4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80032b8:	2200      	movs	r2, #0
 80032ba:	2100      	movs	r1, #0
 80032bc:	2017      	movs	r0, #23
 80032be:	f001 f886 	bl	80043ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80032c2:	2017      	movs	r0, #23
 80032c4:	f001 f89f 	bl	8004406 <HAL_NVIC_EnableIRQ>
}
 80032c8:	bf00      	nop
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_TIM_PeriodElapsedCallback>:
//==============================================================================================


// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this callback and toggle LED
	if (htim == &htim3 )
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a05      	ldr	r2, [pc, #20]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d102      	bne.n	80032e2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		Need_update_DDS=1;
 80032dc:	4b04      	ldr	r3, [pc, #16]	; (80032f0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80032de:	2201      	movs	r2, #1
 80032e0:	701a      	strb	r2, [r3, #0]
	}
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr
 80032ec:	20000c9c 	.word	0x20000c9c
 80032f0:	20000be5 	.word	0x20000be5

080032f4 <HAL_GPIO_EXTI_Callback>:
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
//==============================================================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	80fb      	strh	r3, [r7, #6]
	DAC_Write_FAST();
 80032fe:	f7fe fb0d 	bl	800191c <DAC_Write_FAST>
	Ramp_dac_step_complete=1;
 8003302:	4b3b      	ldr	r3, [pc, #236]	; (80033f0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8003304:	2201      	movs	r2, #1
 8003306:	701a      	strb	r2, [r3, #0]

	if(GPIO_Pin == GPIO_PIN_9)
 8003308:	88fb      	ldrh	r3, [r7, #6]
 800330a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800330e:	d16b      	bne.n	80033e8 <HAL_GPIO_EXTI_Callback+0xf4>
	{
		if(DAC_code_direction)
 8003310:	4b38      	ldr	r3, [pc, #224]	; (80033f4 <HAL_GPIO_EXTI_Callback+0x100>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d035      	beq.n	8003384 <HAL_GPIO_EXTI_Callback+0x90>
		{
			if(DAC_code<=(0xFFFFF-DDS_target_multipiller))
 8003318:	4b37      	ldr	r3, [pc, #220]	; (80033f8 <HAL_GPIO_EXTI_Callback+0x104>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f5c3 237f 	rsb	r3, r3, #1044480	; 0xff000
 8003320:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8003324:	4a35      	ldr	r2, [pc, #212]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	4293      	cmp	r3, r2
 800332a:	d322      	bcc.n	8003372 <HAL_GPIO_EXTI_Callback+0x7e>
			{
				DAC_code+=DDS_target_multipiller;
 800332c:	4b33      	ldr	r3, [pc, #204]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	4b31      	ldr	r3, [pc, #196]	; (80033f8 <HAL_GPIO_EXTI_Callback+0x104>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4413      	add	r3, r2
 8003336:	4a31      	ldr	r2, [pc, #196]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 8003338:	6013      	str	r3, [r2, #0]
				DAC_tx_buffer=0x01000000; // Write DAC-DATA
 800333a:	4b31      	ldr	r3, [pc, #196]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 800333c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003340:	601a      	str	r2, [r3, #0]
				DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8003342:	4b2e      	ldr	r3, [pc, #184]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	011b      	lsls	r3, r3, #4
 8003348:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800334c:	f023 030f 	bic.w	r3, r3, #15
 8003350:	4a2b      	ldr	r2, [pc, #172]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	4413      	add	r3, r2
 8003356:	4a2a      	ldr	r2, [pc, #168]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 8003358:	6013      	str	r3, [r2, #0]

				DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 800335a:	4b29      	ldr	r3, [pc, #164]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	0c1b      	lsrs	r3, r3, #16
 8003360:	b29a      	uxth	r2, r3
 8003362:	4b28      	ldr	r3, [pc, #160]	; (8003404 <HAL_GPIO_EXTI_Callback+0x110>)
 8003364:	801a      	strh	r2, [r3, #0]
				DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8003366:	4b26      	ldr	r3, [pc, #152]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	b29a      	uxth	r2, r3
 800336c:	4b25      	ldr	r3, [pc, #148]	; (8003404 <HAL_GPIO_EXTI_Callback+0x110>)
 800336e:	805a      	strh	r2, [r3, #2]
 8003370:	e03a      	b.n	80033e8 <HAL_GPIO_EXTI_Callback+0xf4>

			} else  {
				CPLD_control(0x0); // Disable LDAC signal
 8003372:	2000      	movs	r0, #0
 8003374:	f7fe fa44 	bl	8001800 <CPLD_control>
				DAC_SendInit();
 8003378:	f7fe faea 	bl	8001950 <DAC_SendInit>
				send_answer_to_CDC(DONE_TYPE_1);
 800337c:	2005      	movs	r0, #5
 800337e:	f7ff f9bf 	bl	8002700 <send_answer_to_CDC>
				return;
 8003382:	e031      	b.n	80033e8 <HAL_GPIO_EXTI_Callback+0xf4>
			}
		}
		else
		{
			if(DAC_code>=DDS_target_multipiller)
 8003384:	4b1d      	ldr	r3, [pc, #116]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	4b1b      	ldr	r3, [pc, #108]	; (80033f8 <HAL_GPIO_EXTI_Callback+0x104>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d322      	bcc.n	80033d6 <HAL_GPIO_EXTI_Callback+0xe2>
			{
				DAC_code-=DDS_target_multipiller;
 8003390:	4b1a      	ldr	r3, [pc, #104]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b18      	ldr	r3, [pc, #96]	; (80033f8 <HAL_GPIO_EXTI_Callback+0x104>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	4a18      	ldr	r2, [pc, #96]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 800339c:	6013      	str	r3, [r2, #0]
				DAC_tx_buffer=0x01000000; // Write DAC-DATA
 800339e:	4b18      	ldr	r3, [pc, #96]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 80033a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033a4:	601a      	str	r2, [r3, #0]
				DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 80033a6:	4b15      	ldr	r3, [pc, #84]	; (80033fc <HAL_GPIO_EXTI_Callback+0x108>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80033b0:	f023 030f 	bic.w	r3, r3, #15
 80033b4:	4a12      	ldr	r2, [pc, #72]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	4413      	add	r3, r2
 80033ba:	4a11      	ldr	r2, [pc, #68]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 80033bc:	6013      	str	r3, [r2, #0]

				DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 80033be:	4b10      	ldr	r3, [pc, #64]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	0c1b      	lsrs	r3, r3, #16
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <HAL_GPIO_EXTI_Callback+0x110>)
 80033c8:	801a      	strh	r2, [r3, #0]
				DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 80033ca:	4b0d      	ldr	r3, [pc, #52]	; (8003400 <HAL_GPIO_EXTI_Callback+0x10c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <HAL_GPIO_EXTI_Callback+0x110>)
 80033d2:	805a      	strh	r2, [r3, #2]
 80033d4:	e008      	b.n	80033e8 <HAL_GPIO_EXTI_Callback+0xf4>

			} else {
				CPLD_control(0x0); // Disable LDAC signal
 80033d6:	2000      	movs	r0, #0
 80033d8:	f7fe fa12 	bl	8001800 <CPLD_control>
				DAC_SendInit();
 80033dc:	f7fe fab8 	bl	8001950 <DAC_SendInit>
				send_answer_to_CDC(DONE_TYPE_1);
 80033e0:	2005      	movs	r0, #5
 80033e2:	f7ff f98d 	bl	8002700 <send_answer_to_CDC>
				return;
 80033e6:	bf00      	nop
			}
		}
	}
}
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000be6 	.word	0x20000be6
 80033f4:	20000be4 	.word	0x20000be4
 80033f8:	200006b0 	.word	0x200006b0
 80033fc:	20000be0 	.word	0x20000be0
 8003400:	20000bb0 	.word	0x20000bb0
 8003404:	20000bb4 	.word	0x20000bb4

08003408 <Parsing_command>:

void Parsing_command(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b094      	sub	sp, #80	; 0x50
 800340c:	af00      	add	r7, sp, #0
	char *found;
	char decoded_string_1[31];
	char decoded_string_2[31];
	float dac_resolution;

	found = strtok((char *)command_buffer," ");
 800340e:	49b8      	ldr	r1, [pc, #736]	; (80036f0 <Parsing_command+0x2e8>)
 8003410:	48b8      	ldr	r0, [pc, #736]	; (80036f4 <Parsing_command+0x2ec>)
 8003412:	f00c fb85 	bl	800fb20 <strtok>
 8003416:	64b8      	str	r0, [r7, #72]	; 0x48
	if(found!=NULL)
 8003418:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00e      	beq.n	800343c <Parsing_command+0x34>
	{
		strcpy(decoded_string_1,found);
 800341e:	f107 0320 	add.w	r3, r7, #32
 8003422:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003424:	4618      	mov	r0, r3
 8003426:	f00b fd5b 	bl	800eee0 <strcpy>
	{
		send_answer_to_CDC(ERROR_TYPE_1);
		return;
	}

	found = strtok(NULL,"\r");
 800342a:	49b3      	ldr	r1, [pc, #716]	; (80036f8 <Parsing_command+0x2f0>)
 800342c:	2000      	movs	r0, #0
 800342e:	f00c fb77 	bl	800fb20 <strtok>
 8003432:	64b8      	str	r0, [r7, #72]	; 0x48
	if(found!=NULL)
 8003434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003436:	2b00      	cmp	r3, #0
 8003438:	d023      	beq.n	8003482 <Parsing_command+0x7a>
 800343a:	e003      	b.n	8003444 <Parsing_command+0x3c>
		send_answer_to_CDC(ERROR_TYPE_1);
 800343c:	2000      	movs	r0, #0
 800343e:	f7ff f95f 	bl	8002700 <send_answer_to_CDC>
		return;
 8003442:	e202      	b.n	800384a <Parsing_command+0x442>
	{
		strcpy(decoded_string_2,found);
 8003444:	463b      	mov	r3, r7
 8003446:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003448:	4618      	mov	r0, r3
 800344a:	f00b fd49 	bl	800eee0 <strcpy>
		for(int i=0;i<strlen(decoded_string_2);i++)if(decoded_string_2[i]==' ')decoded_string_2[i]='\0';
 800344e:	2300      	movs	r3, #0
 8003450:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003452:	e00d      	b.n	8003470 <Parsing_command+0x68>
 8003454:	463a      	mov	r2, r7
 8003456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003458:	4413      	add	r3, r2
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	2b20      	cmp	r3, #32
 800345e:	d104      	bne.n	800346a <Parsing_command+0x62>
 8003460:	463a      	mov	r2, r7
 8003462:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003464:	4413      	add	r3, r2
 8003466:	2200      	movs	r2, #0
 8003468:	701a      	strb	r2, [r3, #0]
 800346a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800346c:	3301      	adds	r3, #1
 800346e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003470:	463b      	mov	r3, r7
 8003472:	4618      	mov	r0, r3
 8003474:	f7fc fe8e 	bl	8000194 <strlen>
 8003478:	4602      	mov	r2, r0
 800347a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800347c:	429a      	cmp	r2, r3
 800347e:	d8e9      	bhi.n	8003454 <Parsing_command+0x4c>
 8003480:	e003      	b.n	800348a <Parsing_command+0x82>
	}
	else
	{
		send_answer_to_CDC(ERROR_TYPE_1);
 8003482:	2000      	movs	r0, #0
 8003484:	f7ff f93c 	bl	8002700 <send_answer_to_CDC>
		return;
 8003488:	e1df      	b.n	800384a <Parsing_command+0x442>
	}
	// ==== SWEEP command ====
	if(!(strcmp(decoded_string_1,"SWEEP")))
 800348a:	f107 0320 	add.w	r3, r7, #32
 800348e:	499b      	ldr	r1, [pc, #620]	; (80036fc <Parsing_command+0x2f4>)
 8003490:	4618      	mov	r0, r3
 8003492:	f7fc fe75 	bl	8000180 <strcmp>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d11f      	bne.n	80034dc <Parsing_command+0xd4>
	{
		if(!(strcmp(decoded_string_2,"START"))){
 800349c:	463b      	mov	r3, r7
 800349e:	4998      	ldr	r1, [pc, #608]	; (8003700 <Parsing_command+0x2f8>)
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7fc fe6d 	bl	8000180 <strcmp>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <Parsing_command+0xb0>
			cmd_SWEEP_START();
 80034ac:	f7ff f9d2 	bl	8002854 <cmd_SWEEP_START>
			send_answer_to_CDC(OK_TYPE_2);
 80034b0:	2003      	movs	r0, #3
 80034b2:	f7ff f925 	bl	8002700 <send_answer_to_CDC>
			return;
 80034b6:	e1c8      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"STOP"))){
 80034b8:	463b      	mov	r3, r7
 80034ba:	4992      	ldr	r1, [pc, #584]	; (8003704 <Parsing_command+0x2fc>)
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fc fe5f 	bl	8000180 <strcmp>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d105      	bne.n	80034d4 <Parsing_command+0xcc>
				cmd_SWEEP_STOP();
 80034c8:	f7ff f9d4 	bl	8002874 <cmd_SWEEP_STOP>
				send_answer_to_CDC(OK_TYPE_2);
 80034cc:	2003      	movs	r0, #3
 80034ce:	f7ff f917 	bl	8002700 <send_answer_to_CDC>
				return;
 80034d2:	e1ba      	b.n	800384a <Parsing_command+0x442>
			}
			else
			{
				send_answer_to_CDC(ERROR_TYPE_1);
 80034d4:	2000      	movs	r0, #0
 80034d6:	f7ff f913 	bl	8002700 <send_answer_to_CDC>
				return;
 80034da:	e1b6      	b.n	800384a <Parsing_command+0x442>
			}

		}
	}
	// ==== DAC_SET command ====
	if(!(strcmp(decoded_string_1,"DAC_SET")))
 80034dc:	f107 0320 	add.w	r3, r7, #32
 80034e0:	4989      	ldr	r1, [pc, #548]	; (8003708 <Parsing_command+0x300>)
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7fc fe4c 	bl	8000180 <strcmp>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d169      	bne.n	80035c2 <Parsing_command+0x1ba>
	{
		if(!(strcmp(decoded_string_2,"TOP"))){
 80034ee:	463b      	mov	r3, r7
 80034f0:	4986      	ldr	r1, [pc, #536]	; (800370c <Parsing_command+0x304>)
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fc fe44 	bl	8000180 <strcmp>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <Parsing_command+0x104>
			cmd_DAC_SET(DAC_CODE_TOP);
 80034fe:	4884      	ldr	r0, [pc, #528]	; (8003710 <Parsing_command+0x308>)
 8003500:	f7ff f9c2 	bl	8002888 <cmd_DAC_SET>
			send_answer_to_CDC(OK_TYPE_2);
 8003504:	2003      	movs	r0, #3
 8003506:	f7ff f8fb 	bl	8002700 <send_answer_to_CDC>
			return;
 800350a:	e19e      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"DOWN"))){
 800350c:	463b      	mov	r3, r7
 800350e:	4981      	ldr	r1, [pc, #516]	; (8003714 <Parsing_command+0x30c>)
 8003510:	4618      	mov	r0, r3
 8003512:	f7fc fe35 	bl	8000180 <strcmp>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d106      	bne.n	800352a <Parsing_command+0x122>
				cmd_DAC_SET(DAC_CODE_DOWN);
 800351c:	2000      	movs	r0, #0
 800351e:	f7ff f9b3 	bl	8002888 <cmd_DAC_SET>
				send_answer_to_CDC(OK_TYPE_2);
 8003522:	2003      	movs	r0, #3
 8003524:	f7ff f8ec 	bl	8002700 <send_answer_to_CDC>
				return;
 8003528:	e18f      	b.n	800384a <Parsing_command+0x442>
			}
			else
			{
				atof_tmp=atof(decoded_string_2);
 800352a:	463b      	mov	r3, r7
 800352c:	4618      	mov	r0, r3
 800352e:	f00b f813 	bl	800e558 <atof>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f7fd fae7 	bl	8000b0c <__aeabi_d2f>
 800353e:	4603      	mov	r3, r0
 8003540:	647b      	str	r3, [r7, #68]	; 0x44
				if(atof_tmp>=cal_DAC_down_voltage && atof_tmp<=cal_DAC_up_voltage)
 8003542:	4b75      	ldr	r3, [pc, #468]	; (8003718 <Parsing_command+0x310>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4619      	mov	r1, r3
 8003548:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800354a:	f7fd fdef 	bl	800112c <__aeabi_fcmpge>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d032      	beq.n	80035ba <Parsing_command+0x1b2>
 8003554:	4b71      	ldr	r3, [pc, #452]	; (800371c <Parsing_command+0x314>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4619      	mov	r1, r3
 800355a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800355c:	f7fd fddc 	bl	8001118 <__aeabi_fcmple>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d029      	beq.n	80035ba <Parsing_command+0x1b2>
				{
					dac_resolution=(cal_DAC_up_voltage-cal_DAC_down_voltage)/0xFFFFF; // Calculate 1 LSB resolution
 8003566:	4b6d      	ldr	r3, [pc, #436]	; (800371c <Parsing_command+0x314>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a6b      	ldr	r2, [pc, #428]	; (8003718 <Parsing_command+0x310>)
 800356c:	6812      	ldr	r2, [r2, #0]
 800356e:	4611      	mov	r1, r2
 8003570:	4618      	mov	r0, r3
 8003572:	f7fd fb1f 	bl	8000bb4 <__aeabi_fsub>
 8003576:	4603      	mov	r3, r0
 8003578:	4969      	ldr	r1, [pc, #420]	; (8003720 <Parsing_command+0x318>)
 800357a:	4618      	mov	r0, r3
 800357c:	f7fd fcd8 	bl	8000f30 <__aeabi_fdiv>
 8003580:	4603      	mov	r3, r0
 8003582:	643b      	str	r3, [r7, #64]	; 0x40
					DAC_code=(uint32_t)((atof_tmp-cal_DAC_down_voltage)/dac_resolution);
 8003584:	4b64      	ldr	r3, [pc, #400]	; (8003718 <Parsing_command+0x310>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4619      	mov	r1, r3
 800358a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800358c:	f7fd fb12 	bl	8000bb4 <__aeabi_fsub>
 8003590:	4603      	mov	r3, r0
 8003592:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003594:	4618      	mov	r0, r3
 8003596:	f7fd fccb 	bl	8000f30 <__aeabi_fdiv>
 800359a:	4603      	mov	r3, r0
 800359c:	4618      	mov	r0, r3
 800359e:	f7fd fdd9 	bl	8001154 <__aeabi_f2uiz>
 80035a2:	4603      	mov	r3, r0
 80035a4:	4a5f      	ldr	r2, [pc, #380]	; (8003724 <Parsing_command+0x31c>)
 80035a6:	6013      	str	r3, [r2, #0]
					cmd_DAC_SET(DAC_code);
 80035a8:	4b5e      	ldr	r3, [pc, #376]	; (8003724 <Parsing_command+0x31c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff f96b 	bl	8002888 <cmd_DAC_SET>
					send_answer_to_CDC(OK_TYPE_2);
 80035b2:	2003      	movs	r0, #3
 80035b4:	f7ff f8a4 	bl	8002700 <send_answer_to_CDC>
					return;
 80035b8:	e147      	b.n	800384a <Parsing_command+0x442>
				}
				else
				{
					send_answer_to_CDC(ERROR_TYPE_2);
 80035ba:	2001      	movs	r0, #1
 80035bc:	f7ff f8a0 	bl	8002700 <send_answer_to_CDC>
					return;
 80035c0:	e143      	b.n	800384a <Parsing_command+0x442>

		}
	}

	// ==== DAC_CAL_TEMP command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_TEMP")))
 80035c2:	f107 0320 	add.w	r3, r7, #32
 80035c6:	4958      	ldr	r1, [pc, #352]	; (8003728 <Parsing_command+0x320>)
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7fc fdd9 	bl	8000180 <strcmp>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d116      	bne.n	8003602 <Parsing_command+0x1fa>
	{
		if(!(strcmp(decoded_string_2,"START"))){
 80035d4:	463b      	mov	r3, r7
 80035d6:	494a      	ldr	r1, [pc, #296]	; (8003700 <Parsing_command+0x2f8>)
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fc fdd1 	bl	8000180 <strcmp>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10a      	bne.n	80035fa <Parsing_command+0x1f2>
			send_answer_to_CDC(RUN_CAL_TYPE_TEMP);
 80035e4:	200d      	movs	r0, #13
 80035e6:	f7ff f88b 	bl	8002700 <send_answer_to_CDC>
			cmd_CAL(DAC_CAL_TEMP,NONE);
 80035ea:	4950      	ldr	r1, [pc, #320]	; (800372c <Parsing_command+0x324>)
 80035ec:	2006      	movs	r0, #6
 80035ee:	f7ff f977 	bl	80028e0 <cmd_CAL>
			send_answer_to_CDC(OK_TYPE_1);
 80035f2:	2002      	movs	r0, #2
 80035f4:	f7ff f884 	bl	8002700 <send_answer_to_CDC>
			return;
 80035f8:	e127      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_1);
 80035fa:	2000      	movs	r0, #0
 80035fc:	f7ff f880 	bl	8002700 <send_answer_to_CDC>
			return;
 8003600:	e123      	b.n	800384a <Parsing_command+0x442>
		}
	}

	// ==== DAC_CAL_POLY_A command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_A")))
 8003602:	f107 0320 	add.w	r3, r7, #32
 8003606:	494a      	ldr	r1, [pc, #296]	; (8003730 <Parsing_command+0x328>)
 8003608:	4618      	mov	r0, r3
 800360a:	f7fc fdb9 	bl	8000180 <strcmp>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d112      	bne.n	800363a <Parsing_command+0x232>
	{
		cmd_CAL(DAC_CAL_POLY_A,atof(decoded_string_2));
 8003614:	463b      	mov	r3, r7
 8003616:	4618      	mov	r0, r3
 8003618:	f00a ff9e 	bl	800e558 <atof>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	f7fd fa72 	bl	8000b0c <__aeabi_d2f>
 8003628:	4603      	mov	r3, r0
 800362a:	4619      	mov	r1, r3
 800362c:	2007      	movs	r0, #7
 800362e:	f7ff f957 	bl	80028e0 <cmd_CAL>
		send_answer_to_CDC(OK_TYPE_2);
 8003632:	2003      	movs	r0, #3
 8003634:	f7ff f864 	bl	8002700 <send_answer_to_CDC>
		return;
 8003638:	e107      	b.n	800384a <Parsing_command+0x442>
	}

	// ==== DAC_CAL_POLY_B command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_B")))
 800363a:	f107 0320 	add.w	r3, r7, #32
 800363e:	493d      	ldr	r1, [pc, #244]	; (8003734 <Parsing_command+0x32c>)
 8003640:	4618      	mov	r0, r3
 8003642:	f7fc fd9d 	bl	8000180 <strcmp>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d112      	bne.n	8003672 <Parsing_command+0x26a>
	{
		cmd_CAL(DAC_CAL_POLY_B,atof(decoded_string_2));
 800364c:	463b      	mov	r3, r7
 800364e:	4618      	mov	r0, r3
 8003650:	f00a ff82 	bl	800e558 <atof>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	4610      	mov	r0, r2
 800365a:	4619      	mov	r1, r3
 800365c:	f7fd fa56 	bl	8000b0c <__aeabi_d2f>
 8003660:	4603      	mov	r3, r0
 8003662:	4619      	mov	r1, r3
 8003664:	2008      	movs	r0, #8
 8003666:	f7ff f93b 	bl	80028e0 <cmd_CAL>
		send_answer_to_CDC(OK_TYPE_2);
 800366a:	2003      	movs	r0, #3
 800366c:	f7ff f848 	bl	8002700 <send_answer_to_CDC>
		return;
 8003670:	e0eb      	b.n	800384a <Parsing_command+0x442>
	}

	// ==== DAC_CAL_POLY_C command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_C")))
 8003672:	f107 0320 	add.w	r3, r7, #32
 8003676:	4930      	ldr	r1, [pc, #192]	; (8003738 <Parsing_command+0x330>)
 8003678:	4618      	mov	r0, r3
 800367a:	f7fc fd81 	bl	8000180 <strcmp>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d112      	bne.n	80036aa <Parsing_command+0x2a2>
	{
		cmd_CAL(DAC_CAL_POLY_C,atof(decoded_string_2));
 8003684:	463b      	mov	r3, r7
 8003686:	4618      	mov	r0, r3
 8003688:	f00a ff66 	bl	800e558 <atof>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	4610      	mov	r0, r2
 8003692:	4619      	mov	r1, r3
 8003694:	f7fd fa3a 	bl	8000b0c <__aeabi_d2f>
 8003698:	4603      	mov	r3, r0
 800369a:	4619      	mov	r1, r3
 800369c:	2009      	movs	r0, #9
 800369e:	f7ff f91f 	bl	80028e0 <cmd_CAL>
		send_answer_to_CDC(OK_TYPE_2);
 80036a2:	2003      	movs	r0, #3
 80036a4:	f7ff f82c 	bl	8002700 <send_answer_to_CDC>
		return;
 80036a8:	e0cf      	b.n	800384a <Parsing_command+0x442>
	}

	// ==== DAC_CAL_TOP command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_TOP")))
 80036aa:	f107 0320 	add.w	r3, r7, #32
 80036ae:	4923      	ldr	r1, [pc, #140]	; (800373c <Parsing_command+0x334>)
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fc fd65 	bl	8000180 <strcmp>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d141      	bne.n	8003740 <Parsing_command+0x338>
	{
		if(cmd_CAL(DAC_CAL_TOP,atof(decoded_string_2)))
 80036bc:	463b      	mov	r3, r7
 80036be:	4618      	mov	r0, r3
 80036c0:	f00a ff4a 	bl	800e558 <atof>
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4610      	mov	r0, r2
 80036ca:	4619      	mov	r1, r3
 80036cc:	f7fd fa1e 	bl	8000b0c <__aeabi_d2f>
 80036d0:	4603      	mov	r3, r0
 80036d2:	4619      	mov	r1, r3
 80036d4:	200a      	movs	r0, #10
 80036d6:	f7ff f903 	bl	80028e0 <cmd_CAL>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <Parsing_command+0x2e0>
		{
			send_answer_to_CDC(OK_TYPE_2);
 80036e0:	2003      	movs	r0, #3
 80036e2:	f7ff f80d 	bl	8002700 <send_answer_to_CDC>
			return;
 80036e6:	e0b0      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_2);
 80036e8:	2001      	movs	r0, #1
 80036ea:	f7ff f809 	bl	8002700 <send_answer_to_CDC>
			return;
 80036ee:	e0ac      	b.n	800384a <Parsing_command+0x442>
 80036f0:	08012a24 	.word	0x08012a24
 80036f4:	20000b0c 	.word	0x20000b0c
 80036f8:	08012a28 	.word	0x08012a28
 80036fc:	08012a2c 	.word	0x08012a2c
 8003700:	08012a34 	.word	0x08012a34
 8003704:	08012a3c 	.word	0x08012a3c
 8003708:	08012a44 	.word	0x08012a44
 800370c:	08012a4c 	.word	0x08012a4c
 8003710:	000fffff 	.word	0x000fffff
 8003714:	08012a50 	.word	0x08012a50
 8003718:	20000bdc 	.word	0x20000bdc
 800371c:	20000bd8 	.word	0x20000bd8
 8003720:	497ffff0 	.word	0x497ffff0
 8003724:	20000be0 	.word	0x20000be0
 8003728:	08012a58 	.word	0x08012a58
 800372c:	41400000 	.word	0x41400000
 8003730:	08012a68 	.word	0x08012a68
 8003734:	08012a78 	.word	0x08012a78
 8003738:	08012a88 	.word	0x08012a88
 800373c:	08012a98 	.word	0x08012a98
		}
	}


	// ==== DAC_CAL_DOWN command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_DOWN")))
 8003740:	f107 0320 	add.w	r3, r7, #32
 8003744:	4944      	ldr	r1, [pc, #272]	; (8003858 <Parsing_command+0x450>)
 8003746:	4618      	mov	r0, r3
 8003748:	f7fc fd1a 	bl	8000180 <strcmp>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d119      	bne.n	8003786 <Parsing_command+0x37e>
	{
		if(cmd_CAL(DAC_CAL_DOWN,atof(decoded_string_2)))
 8003752:	463b      	mov	r3, r7
 8003754:	4618      	mov	r0, r3
 8003756:	f00a feff 	bl	800e558 <atof>
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	4610      	mov	r0, r2
 8003760:	4619      	mov	r1, r3
 8003762:	f7fd f9d3 	bl	8000b0c <__aeabi_d2f>
 8003766:	4603      	mov	r3, r0
 8003768:	4619      	mov	r1, r3
 800376a:	200b      	movs	r0, #11
 800376c:	f7ff f8b8 	bl	80028e0 <cmd_CAL>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <Parsing_command+0x376>
		{
			send_answer_to_CDC(OK_TYPE_2);
 8003776:	2003      	movs	r0, #3
 8003778:	f7fe ffc2 	bl	8002700 <send_answer_to_CDC>
			return;
 800377c:	e065      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_2);
 800377e:	2001      	movs	r0, #1
 8003780:	f7fe ffbe 	bl	8002700 <send_answer_to_CDC>
			return;
 8003784:	e061      	b.n	800384a <Parsing_command+0x442>
		}
	}


	// ==== SWEEP_RATE command ====
	if(!(strcmp(decoded_string_1,"SWEEP_RATE")))
 8003786:	f107 0320 	add.w	r3, r7, #32
 800378a:	4934      	ldr	r1, [pc, #208]	; (800385c <Parsing_command+0x454>)
 800378c:	4618      	mov	r0, r3
 800378e:	f7fc fcf7 	bl	8000180 <strcmp>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d129      	bne.n	80037ec <Parsing_command+0x3e4>
	{
		atof_tmp=atof(decoded_string_2);
 8003798:	463b      	mov	r3, r7
 800379a:	4618      	mov	r0, r3
 800379c:	f00a fedc 	bl	800e558 <atof>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	4610      	mov	r0, r2
 80037a6:	4619      	mov	r1, r3
 80037a8:	f7fd f9b0 	bl	8000b0c <__aeabi_d2f>
 80037ac:	4603      	mov	r3, r0
 80037ae:	647b      	str	r3, [r7, #68]	; 0x44
		if(atof_tmp<0.001 || atof_tmp>1)
 80037b0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80037b2:	f7fc fe5b 	bl	800046c <__aeabi_f2d>
 80037b6:	a326      	add	r3, pc, #152	; (adr r3, 8003850 <Parsing_command+0x448>)
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f7fd f920 	bl	8000a00 <__aeabi_dcmplt>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d107      	bne.n	80037d6 <Parsing_command+0x3ce>
 80037c6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80037ca:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80037cc:	f7fd fcb8 	bl	8001140 <__aeabi_fcmpgt>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <Parsing_command+0x3d6>
		{
			send_answer_to_CDC(ERROR_TYPE_1);
 80037d6:	2000      	movs	r0, #0
 80037d8:	f7fe ff92 	bl	8002700 <send_answer_to_CDC>
			return;
 80037dc:	e035      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			DAC_target_speed=atof_tmp;
 80037de:	4a20      	ldr	r2, [pc, #128]	; (8003860 <Parsing_command+0x458>)
 80037e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037e2:	6013      	str	r3, [r2, #0]

			send_answer_to_CDC(OK_TYPE_2);
 80037e4:	2003      	movs	r0, #3
 80037e6:	f7fe ff8b 	bl	8002700 <send_answer_to_CDC>
			return;
 80037ea:	e02e      	b.n	800384a <Parsing_command+0x442>
		}
	}

	// ==== SWEEP_DIRECTION command ====
	if(!(strcmp(decoded_string_1,"SWEEP_DIRECTION")))
 80037ec:	f107 0320 	add.w	r3, r7, #32
 80037f0:	491c      	ldr	r1, [pc, #112]	; (8003864 <Parsing_command+0x45c>)
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fc fcc4 	bl	8000180 <strcmp>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d121      	bne.n	8003842 <Parsing_command+0x43a>
	{
		if(!(strcmp(decoded_string_2,"UP"))){
 80037fe:	463b      	mov	r3, r7
 8003800:	4919      	ldr	r1, [pc, #100]	; (8003868 <Parsing_command+0x460>)
 8003802:	4618      	mov	r0, r3
 8003804:	f7fc fcbc 	bl	8000180 <strcmp>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <Parsing_command+0x414>
			DAC_code_direction=1;
 800380e:	4b17      	ldr	r3, [pc, #92]	; (800386c <Parsing_command+0x464>)
 8003810:	2201      	movs	r2, #1
 8003812:	701a      	strb	r2, [r3, #0]
			send_answer_to_CDC(OK_TYPE_2);
 8003814:	2003      	movs	r0, #3
 8003816:	f7fe ff73 	bl	8002700 <send_answer_to_CDC>
			return;
 800381a:	e016      	b.n	800384a <Parsing_command+0x442>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"DOWN"))){
 800381c:	463b      	mov	r3, r7
 800381e:	4914      	ldr	r1, [pc, #80]	; (8003870 <Parsing_command+0x468>)
 8003820:	4618      	mov	r0, r3
 8003822:	f7fc fcad 	bl	8000180 <strcmp>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d106      	bne.n	800383a <Parsing_command+0x432>
				DAC_code_direction=0;
 800382c:	4b0f      	ldr	r3, [pc, #60]	; (800386c <Parsing_command+0x464>)
 800382e:	2200      	movs	r2, #0
 8003830:	701a      	strb	r2, [r3, #0]
				send_answer_to_CDC(OK_TYPE_2);
 8003832:	2003      	movs	r0, #3
 8003834:	f7fe ff64 	bl	8002700 <send_answer_to_CDC>
				return;
 8003838:	e007      	b.n	800384a <Parsing_command+0x442>
			}
			else
			{
				send_answer_to_CDC(ERROR_TYPE_1);
 800383a:	2000      	movs	r0, #0
 800383c:	f7fe ff60 	bl	8002700 <send_answer_to_CDC>
				return;
 8003840:	e003      	b.n	800384a <Parsing_command+0x442>
			}

		}
	}

	send_answer_to_CDC(ERROR_TYPE_1);
 8003842:	2000      	movs	r0, #0
 8003844:	f7fe ff5c 	bl	8002700 <send_answer_to_CDC>
	return;
 8003848:	bf00      	nop
}
 800384a:	3750      	adds	r7, #80	; 0x50
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	d2f1a9fc 	.word	0xd2f1a9fc
 8003854:	3f50624d 	.word	0x3f50624d
 8003858:	08012aa4 	.word	0x08012aa4
 800385c:	08012ab4 	.word	0x08012ab4
 8003860:	20000bd0 	.word	0x20000bd0
 8003864:	08012ac0 	.word	0x08012ac0
 8003868:	08012ad0 	.word	0x08012ad0
 800386c:	20000be4 	.word	0x20000be4
 8003870:	08012a50 	.word	0x08012a50

08003874 <Write_to_circ_buffer>:

void Write_to_circ_buffer(uint8_t Buf)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	71fb      	strb	r3, [r7, #7]
	if(CIRC_GBUF_PUSH(USB_rx_command_buffer, &Buf))	CIRC_GBUF_FLUSH(USB_rx_command_buffer); // If out of space, something wrong, clean all !!!
 800387e:	1dfb      	adds	r3, r7, #7
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff fb23 	bl	8002ecc <USB_rx_command_buffer_push_refd>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d005      	beq.n	8003898 <Write_to_circ_buffer+0x24>
 800388c:	4b04      	ldr	r3, [pc, #16]	; (80038a0 <Write_to_circ_buffer+0x2c>)
 800388e:	2200      	movs	r2, #0
 8003890:	809a      	strh	r2, [r3, #4]
 8003892:	4b03      	ldr	r3, [pc, #12]	; (80038a0 <Write_to_circ_buffer+0x2c>)
 8003894:	2200      	movs	r2, #0
 8003896:	80da      	strh	r2, [r3, #6]
}
 8003898:	bf00      	nop
 800389a:	3708      	adds	r7, #8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	200006a0 	.word	0x200006a0

080038a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038a8:	b672      	cpsid	i
}
 80038aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80038ac:	e7fe      	b.n	80038ac <Error_Handler+0x8>
	...

080038b0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80038b4:	4b16      	ldr	r3, [pc, #88]	; (8003910 <MX_SPI1_Init+0x60>)
 80038b6:	4a17      	ldr	r2, [pc, #92]	; (8003914 <MX_SPI1_Init+0x64>)
 80038b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038ba:	4b15      	ldr	r3, [pc, #84]	; (8003910 <MX_SPI1_Init+0x60>)
 80038bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80038c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80038c2:	4b13      	ldr	r3, [pc, #76]	; (8003910 <MX_SPI1_Init+0x60>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80038c8:	4b11      	ldr	r3, [pc, #68]	; (8003910 <MX_SPI1_Init+0x60>)
 80038ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038d0:	4b0f      	ldr	r3, [pc, #60]	; (8003910 <MX_SPI1_Init+0x60>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80038d6:	4b0e      	ldr	r3, [pc, #56]	; (8003910 <MX_SPI1_Init+0x60>)
 80038d8:	2201      	movs	r2, #1
 80038da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80038dc:	4b0c      	ldr	r3, [pc, #48]	; (8003910 <MX_SPI1_Init+0x60>)
 80038de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80038e4:	4b0a      	ldr	r3, [pc, #40]	; (8003910 <MX_SPI1_Init+0x60>)
 80038e6:	2218      	movs	r2, #24
 80038e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038ea:	4b09      	ldr	r3, [pc, #36]	; (8003910 <MX_SPI1_Init+0x60>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038f0:	4b07      	ldr	r3, [pc, #28]	; (8003910 <MX_SPI1_Init+0x60>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80038f6:	4b06      	ldr	r3, [pc, #24]	; (8003910 <MX_SPI1_Init+0x60>)
 80038f8:	220a      	movs	r2, #10
 80038fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80038fc:	4804      	ldr	r0, [pc, #16]	; (8003910 <MX_SPI1_Init+0x60>)
 80038fe:	f004 fca5 	bl	800824c <HAL_SPI_Init>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <MX_SPI1_Init+0x5c>
  {
    Error_Handler();
 8003908:	f7ff ffcc 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800390c:	bf00      	nop
 800390e:	bd80      	pop	{r7, pc}
 8003910:	20000be8 	.word	0x20000be8
 8003914:	40013000 	.word	0x40013000

08003918 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800391c:	4b16      	ldr	r3, [pc, #88]	; (8003978 <MX_SPI2_Init+0x60>)
 800391e:	4a17      	ldr	r2, [pc, #92]	; (800397c <MX_SPI2_Init+0x64>)
 8003920:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003922:	4b15      	ldr	r3, [pc, #84]	; (8003978 <MX_SPI2_Init+0x60>)
 8003924:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003928:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800392a:	4b13      	ldr	r3, [pc, #76]	; (8003978 <MX_SPI2_Init+0x60>)
 800392c:	2200      	movs	r2, #0
 800392e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8003930:	4b11      	ldr	r3, [pc, #68]	; (8003978 <MX_SPI2_Init+0x60>)
 8003932:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003936:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003938:	4b0f      	ldr	r3, [pc, #60]	; (8003978 <MX_SPI2_Init+0x60>)
 800393a:	2200      	movs	r2, #0
 800393c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800393e:	4b0e      	ldr	r3, [pc, #56]	; (8003978 <MX_SPI2_Init+0x60>)
 8003940:	2201      	movs	r2, #1
 8003942:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <MX_SPI2_Init+0x60>)
 8003946:	f44f 7200 	mov.w	r2, #512	; 0x200
 800394a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800394c:	4b0a      	ldr	r3, [pc, #40]	; (8003978 <MX_SPI2_Init+0x60>)
 800394e:	2218      	movs	r2, #24
 8003950:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <MX_SPI2_Init+0x60>)
 8003954:	2200      	movs	r2, #0
 8003956:	621a      	str	r2, [r3, #32]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003958:	4b07      	ldr	r3, [pc, #28]	; (8003978 <MX_SPI2_Init+0x60>)
 800395a:	2200      	movs	r2, #0
 800395c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800395e:	4b06      	ldr	r3, [pc, #24]	; (8003978 <MX_SPI2_Init+0x60>)
 8003960:	220a      	movs	r2, #10
 8003962:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003964:	4804      	ldr	r0, [pc, #16]	; (8003978 <MX_SPI2_Init+0x60>)
 8003966:	f004 fc71 	bl	800824c <HAL_SPI_Init>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <MX_SPI2_Init+0x5c>
  {
    Error_Handler();
 8003970:	f7ff ff98 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003974:	bf00      	nop
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000c40 	.word	0x20000c40
 800397c:	40003800 	.word	0x40003800

08003980 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08c      	sub	sp, #48	; 0x30
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003988:	f107 031c 	add.w	r3, r7, #28
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	605a      	str	r2, [r3, #4]
 8003992:	609a      	str	r2, [r3, #8]
 8003994:	60da      	str	r2, [r3, #12]
 8003996:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a32      	ldr	r2, [pc, #200]	; (8003a68 <HAL_SPI_MspInit+0xe8>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d130      	bne.n	8003a04 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80039a2:	4b32      	ldr	r3, [pc, #200]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	4a31      	ldr	r2, [pc, #196]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 80039a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039ac:	6213      	str	r3, [r2, #32]
 80039ae:	4b2f      	ldr	r3, [pc, #188]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039b6:	61bb      	str	r3, [r7, #24]
 80039b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ba:	4b2c      	ldr	r3, [pc, #176]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 80039bc:	69db      	ldr	r3, [r3, #28]
 80039be:	4a2b      	ldr	r2, [pc, #172]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	61d3      	str	r3, [r2, #28]
 80039c6:	4b29      	ldr	r3, [pc, #164]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80039d2:	23e0      	movs	r3, #224	; 0xe0
 80039d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d6:	2302      	movs	r3, #2
 80039d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039de:	2303      	movs	r3, #3
 80039e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039e2:	2305      	movs	r3, #5
 80039e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039e6:	f107 031c 	add.w	r3, r7, #28
 80039ea:	4619      	mov	r1, r3
 80039ec:	4820      	ldr	r0, [pc, #128]	; (8003a70 <HAL_SPI_MspInit+0xf0>)
 80039ee:	f001 f8c3 	bl	8004b78 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 80039f2:	2200      	movs	r2, #0
 80039f4:	2101      	movs	r1, #1
 80039f6:	2023      	movs	r0, #35	; 0x23
 80039f8:	f000 fce9 	bl	80043ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80039fc:	2023      	movs	r0, #35	; 0x23
 80039fe:	f000 fd02 	bl	8004406 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003a02:	e02d      	b.n	8003a60 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a1a      	ldr	r2, [pc, #104]	; (8003a74 <HAL_SPI_MspInit+0xf4>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d128      	bne.n	8003a60 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003a0e:	4b17      	ldr	r3, [pc, #92]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	4a16      	ldr	r2, [pc, #88]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 8003a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a18:	6253      	str	r3, [r2, #36]	; 0x24
 8003a1a:	4b14      	ldr	r3, [pc, #80]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a26:	4b11      	ldr	r3, [pc, #68]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 8003a28:	69db      	ldr	r3, [r3, #28]
 8003a2a:	4a10      	ldr	r2, [pc, #64]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 8003a2c:	f043 0302 	orr.w	r3, r3, #2
 8003a30:	61d3      	str	r3, [r2, #28]
 8003a32:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <HAL_SPI_MspInit+0xec>)
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003a3e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a44:	2302      	movs	r3, #2
 8003a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a50:	2305      	movs	r3, #5
 8003a52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a54:	f107 031c 	add.w	r3, r7, #28
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4807      	ldr	r0, [pc, #28]	; (8003a78 <HAL_SPI_MspInit+0xf8>)
 8003a5c:	f001 f88c 	bl	8004b78 <HAL_GPIO_Init>
}
 8003a60:	bf00      	nop
 8003a62:	3730      	adds	r7, #48	; 0x30
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40013000 	.word	0x40013000
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	40020000 	.word	0x40020000
 8003a74:	40003800 	.word	0x40003800
 8003a78:	40020400 	.word	0x40020400

08003a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8003a82:	4b26      	ldr	r3, [pc, #152]	; (8003b1c <HAL_MspInit+0xa0>)
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	4a25      	ldr	r2, [pc, #148]	; (8003b1c <HAL_MspInit+0xa0>)
 8003a88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a8c:	6253      	str	r3, [r2, #36]	; 0x24
 8003a8e:	4b23      	ldr	r3, [pc, #140]	; (8003b1c <HAL_MspInit+0xa0>)
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a9a:	4b20      	ldr	r3, [pc, #128]	; (8003b1c <HAL_MspInit+0xa0>)
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	4a1f      	ldr	r2, [pc, #124]	; (8003b1c <HAL_MspInit+0xa0>)
 8003aa0:	f043 0301 	orr.w	r3, r3, #1
 8003aa4:	6213      	str	r3, [r2, #32]
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	; (8003b1c <HAL_MspInit+0xa0>)
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	; (8003b1c <HAL_MspInit+0xa0>)
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab6:	4a19      	ldr	r2, [pc, #100]	; (8003b1c <HAL_MspInit+0xa0>)
 8003ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003abc:	6253      	str	r3, [r2, #36]	; 0x24
 8003abe:	4b17      	ldr	r3, [pc, #92]	; (8003b1c <HAL_MspInit+0xa0>)
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac6:	607b      	str	r3, [r7, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8003aca:	2200      	movs	r2, #0
 8003acc:	2101      	movs	r1, #1
 8003ace:	f06f 000b 	mvn.w	r0, #11
 8003ad2:	f000 fc7c 	bl	80043ce <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2101      	movs	r1, #1
 8003ada:	f06f 000a 	mvn.w	r0, #10
 8003ade:	f000 fc76 	bl	80043ce <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	f06f 0009 	mvn.w	r0, #9
 8003aea:	f000 fc70 	bl	80043ce <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 1, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2101      	movs	r1, #1
 8003af2:	f06f 0004 	mvn.w	r0, #4
 8003af6:	f000 fc6a 	bl	80043ce <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8003afa:	2200      	movs	r2, #0
 8003afc:	2101      	movs	r1, #1
 8003afe:	f06f 0003 	mvn.w	r0, #3
 8003b02:	f000 fc64 	bl	80043ce <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8003b06:	2200      	movs	r2, #0
 8003b08:	2101      	movs	r1, #1
 8003b0a:	f06f 0001 	mvn.w	r0, #1
 8003b0e:	f000 fc5e 	bl	80043ce <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b12:	bf00      	nop
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40023800 	.word	0x40023800

08003b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b24:	e7fe      	b.n	8003b24 <NMI_Handler+0x4>

08003b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b26:	b480      	push	{r7}
 8003b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b2a:	e7fe      	b.n	8003b2a <HardFault_Handler+0x4>

08003b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b30:	e7fe      	b.n	8003b30 <MemManage_Handler+0x4>

08003b32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b32:	b480      	push	{r7}
 8003b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b36:	e7fe      	b.n	8003b36 <BusFault_Handler+0x4>

08003b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b3c:	e7fe      	b.n	8003b3c <UsageFault_Handler+0x4>

08003b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003b42:	bf00      	nop
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr

08003b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b4e:	bf00      	nop
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr

08003b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b56:	b480      	push	{r7}
 8003b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b5a:	bf00      	nop
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bc80      	pop	{r7}
 8003b60:	4770      	bx	lr

08003b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b66:	f000 fb1d 	bl	80041a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b6a:	bf00      	nop
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt.
  */
void USB_LP_IRQHandler(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003b74:	4802      	ldr	r0, [pc, #8]	; (8003b80 <USB_LP_IRQHandler+0x10>)
 8003b76:	f002 fa5f 	bl	8006038 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	20001360 	.word	0x20001360

08003b84 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encode_Push_Pin);
 8003b88:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003b8c:	f001 f9a4 	bl	8004ed8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003b90:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003b94:	f001 f9a0 	bl	8004ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003b98:	bf00      	nop
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003ba0:	4802      	ldr	r0, [pc, #8]	; (8003bac <TIM3_IRQHandler+0x10>)
 8003ba2:	f005 fb8d 	bl	80092c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003ba6:	bf00      	nop
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	20000c9c 	.word	0x20000c9c

08003bb0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003bb4:	4802      	ldr	r0, [pc, #8]	; (8003bc0 <SPI1_IRQHandler+0x10>)
 8003bb6:	f004 ffb5 	bl	8008b24 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20000be8 	.word	0x20000be8

08003bc4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Start_button_Pin);
 8003bc8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003bcc:	f001 f984 	bl	8004ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003bd0:	bf00      	nop
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
	return 1;
 8003bd8:	2301      	movs	r3, #1
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr

08003be2 <_kill>:

int _kill(int pid, int sig)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003bec:	f00a fcb8 	bl	800e560 <__errno>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2216      	movs	r2, #22
 8003bf4:	601a      	str	r2, [r3, #0]
	return -1;
 8003bf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <_exit>:

void _exit (int status)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b082      	sub	sp, #8
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c0a:	f04f 31ff 	mov.w	r1, #4294967295
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff ffe7 	bl	8003be2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c14:	e7fe      	b.n	8003c14 <_exit+0x12>

08003c16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b086      	sub	sp, #24
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]
 8003c26:	e00a      	b.n	8003c3e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c28:	f3af 8000 	nop.w
 8003c2c:	4601      	mov	r1, r0
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	60ba      	str	r2, [r7, #8]
 8003c34:	b2ca      	uxtb	r2, r1
 8003c36:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	dbf0      	blt.n	8003c28 <_read+0x12>
	}

return len;
 8003c46:	687b      	ldr	r3, [r7, #4]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3718      	adds	r7, #24
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	e009      	b.n	8003c76 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	1c5a      	adds	r2, r3, #1
 8003c66:	60ba      	str	r2, [r7, #8]
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	3301      	adds	r3, #1
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	dbf1      	blt.n	8003c62 <_write+0x12>
	}
	return len;
 8003c7e:	687b      	ldr	r3, [r7, #4]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <_close>:

int _close(int file)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
	return -1;
 8003c90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr

08003c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
 8003ca6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cae:	605a      	str	r2, [r3, #4]
	return 0;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <_isatty>:

int _isatty(int file)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
	return 1;
 8003cc4:	2301      	movs	r3, #1
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
	return 0;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3714      	adds	r7, #20
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bc80      	pop	{r7}
 8003ce6:	4770      	bx	lr

08003ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003cf0:	4a14      	ldr	r2, [pc, #80]	; (8003d44 <_sbrk+0x5c>)
 8003cf2:	4b15      	ldr	r3, [pc, #84]	; (8003d48 <_sbrk+0x60>)
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cfc:	4b13      	ldr	r3, [pc, #76]	; (8003d4c <_sbrk+0x64>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d102      	bne.n	8003d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d04:	4b11      	ldr	r3, [pc, #68]	; (8003d4c <_sbrk+0x64>)
 8003d06:	4a12      	ldr	r2, [pc, #72]	; (8003d50 <_sbrk+0x68>)
 8003d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d0a:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <_sbrk+0x64>)
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4413      	add	r3, r2
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d207      	bcs.n	8003d28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d18:	f00a fc22 	bl	800e560 <__errno>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	220c      	movs	r2, #12
 8003d20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d22:	f04f 33ff 	mov.w	r3, #4294967295
 8003d26:	e009      	b.n	8003d3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d28:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <_sbrk+0x64>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d2e:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <_sbrk+0x64>)
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4413      	add	r3, r2
 8003d36:	4a05      	ldr	r2, [pc, #20]	; (8003d4c <_sbrk+0x64>)
 8003d38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3718      	adds	r7, #24
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20004000 	.word	0x20004000
 8003d48:	00000400 	.word	0x00000400
 8003d4c:	20000c98 	.word	0x20000c98
 8003d50:	20001880 	.word	0x20001880

08003d54 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d58:	bf00      	nop
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d66:	f107 0308 	add.w	r3, r7, #8
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	605a      	str	r2, [r3, #4]
 8003d70:	609a      	str	r2, [r3, #8]
 8003d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d74:	463b      	mov	r3, r7
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d7c:	4b1d      	ldr	r3, [pc, #116]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003d7e:	4a1e      	ldr	r2, [pc, #120]	; (8003df8 <MX_TIM3_Init+0x98>)
 8003d80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000 -1;
 8003d82:	4b1c      	ldr	r3, [pc, #112]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003d84:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8003d88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d8a:	4b1a      	ldr	r3, [pc, #104]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500 -1;
 8003d90:	4b18      	ldr	r3, [pc, #96]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003d92:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003d96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d98:	4b16      	ldr	r3, [pc, #88]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d9e:	4b15      	ldr	r3, [pc, #84]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003da4:	4813      	ldr	r0, [pc, #76]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003da6:	f005 f8f1 	bl	8008f8c <HAL_TIM_Base_Init>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003db0:	f7ff fd78 	bl	80038a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003db4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003db8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003dba:	f107 0308 	add.w	r3, r7, #8
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	480c      	ldr	r0, [pc, #48]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003dc2:	f005 fb59 	bl	8009478 <HAL_TIM_ConfigClockSource>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003dcc:	f7ff fd6a 	bl	80038a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003dd8:	463b      	mov	r3, r7
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4805      	ldr	r0, [pc, #20]	; (8003df4 <MX_TIM3_Init+0x94>)
 8003dde:	f005 fd4f 	bl	8009880 <HAL_TIMEx_MasterConfigSynchronization>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003de8:	f7ff fd5c 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003dec:	bf00      	nop
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	20000c9c 	.word	0x20000c9c
 8003df8:	40000400 	.word	0x40000400

08003dfc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b08c      	sub	sp, #48	; 0x30
 8003e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e02:	f107 030c 	add.w	r3, r7, #12
 8003e06:	2224      	movs	r2, #36	; 0x24
 8003e08:	2100      	movs	r1, #0
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f00a fbe0 	bl	800e5d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e10:	1d3b      	adds	r3, r7, #4
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003e18:	4b20      	ldr	r3, [pc, #128]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e1a:	4a21      	ldr	r2, [pc, #132]	; (8003ea0 <MX_TIM4_Init+0xa4>)
 8003e1c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003e1e:	4b1f      	ldr	r3, [pc, #124]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e24:	4b1d      	ldr	r3, [pc, #116]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003e2a:	4b1c      	ldr	r3, [pc, #112]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e30:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e32:	4b1a      	ldr	r3, [pc, #104]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e38:	4b18      	ldr	r3, [pc, #96]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003e42:	2300      	movs	r3, #0
 8003e44:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e46:	2301      	movs	r3, #1
 8003e48:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003e52:	2302      	movs	r3, #2
 8003e54:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e56:	2301      	movs	r3, #1
 8003e58:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003e62:	f107 030c 	add.w	r3, r7, #12
 8003e66:	4619      	mov	r1, r3
 8003e68:	480c      	ldr	r0, [pc, #48]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e6a:	f005 f921 	bl	80090b0 <HAL_TIM_Encoder_Init>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003e74:	f7ff fd16 	bl	80038a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003e80:	1d3b      	adds	r3, r7, #4
 8003e82:	4619      	mov	r1, r3
 8003e84:	4805      	ldr	r0, [pc, #20]	; (8003e9c <MX_TIM4_Init+0xa0>)
 8003e86:	f005 fcfb 	bl	8009880 <HAL_TIMEx_MasterConfigSynchronization>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8003e90:	f7ff fd08 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003e94:	bf00      	nop
 8003e96:	3730      	adds	r7, #48	; 0x30
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	20000cdc 	.word	0x20000cdc
 8003ea0:	40000800 	.word	0x40000800

08003ea4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a0d      	ldr	r2, [pc, #52]	; (8003ee8 <HAL_TIM_Base_MspInit+0x44>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d113      	bne.n	8003ede <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	; (8003eec <HAL_TIM_Base_MspInit+0x48>)
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	4a0c      	ldr	r2, [pc, #48]	; (8003eec <HAL_TIM_Base_MspInit+0x48>)
 8003ebc:	f043 0302 	orr.w	r3, r3, #2
 8003ec0:	6253      	str	r3, [r2, #36]	; 0x24
 8003ec2:	4b0a      	ldr	r3, [pc, #40]	; (8003eec <HAL_TIM_Base_MspInit+0x48>)
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	60fb      	str	r3, [r7, #12]
 8003ecc:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	201d      	movs	r0, #29
 8003ed4:	f000 fa7b 	bl	80043ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ed8:	201d      	movs	r0, #29
 8003eda:	f000 fa94 	bl	8004406 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003ede:	bf00      	nop
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40000400 	.word	0x40000400
 8003eec:	40023800 	.word	0x40023800

08003ef0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b08a      	sub	sp, #40	; 0x28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ef8:	f107 0314 	add.w	r3, r7, #20
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	609a      	str	r2, [r3, #8]
 8003f04:	60da      	str	r2, [r3, #12]
 8003f06:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a17      	ldr	r2, [pc, #92]	; (8003f6c <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d127      	bne.n	8003f62 <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003f12:	4b17      	ldr	r3, [pc, #92]	; (8003f70 <HAL_TIM_Encoder_MspInit+0x80>)
 8003f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f16:	4a16      	ldr	r2, [pc, #88]	; (8003f70 <HAL_TIM_Encoder_MspInit+0x80>)
 8003f18:	f043 0304 	orr.w	r3, r3, #4
 8003f1c:	6253      	str	r3, [r2, #36]	; 0x24
 8003f1e:	4b14      	ldr	r3, [pc, #80]	; (8003f70 <HAL_TIM_Encoder_MspInit+0x80>)
 8003f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f22:	f003 0304 	and.w	r3, r3, #4
 8003f26:	613b      	str	r3, [r7, #16]
 8003f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f2a:	4b11      	ldr	r3, [pc, #68]	; (8003f70 <HAL_TIM_Encoder_MspInit+0x80>)
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	4a10      	ldr	r2, [pc, #64]	; (8003f70 <HAL_TIM_Encoder_MspInit+0x80>)
 8003f30:	f043 0302 	orr.w	r3, r3, #2
 8003f34:	61d3      	str	r3, [r2, #28]
 8003f36:	4b0e      	ldr	r3, [pc, #56]	; (8003f70 <HAL_TIM_Encoder_MspInit+0x80>)
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003f42:	23c0      	movs	r3, #192	; 0xc0
 8003f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f46:	2302      	movs	r3, #2
 8003f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003f52:	2302      	movs	r3, #2
 8003f54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f56:	f107 0314 	add.w	r3, r7, #20
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4805      	ldr	r0, [pc, #20]	; (8003f74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003f5e:	f000 fe0b 	bl	8004b78 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003f62:	bf00      	nop
 8003f64:	3728      	adds	r7, #40	; 0x28
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40000800 	.word	0x40000800
 8003f70:	40023800 	.word	0x40023800
 8003f74:	40020400 	.word	0x40020400

08003f78 <TMP117_get_Temperature>:
   @Description   Function gives to us ambient temperature
   @Parameter     I2C_HandleTypeDef ->  HAL_I2C Handle
   @Return value  Float
 */
uint16_t TMP117_get_Temperature             (I2C_HandleTypeDef i2c)
{
 8003f78:	b084      	sub	sp, #16
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af02      	add	r7, sp, #8
 8003f80:	f107 0c10 	add.w	ip, r7, #16
 8003f84:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      static uint8_t buf[3];
      int16_t tmpx=0;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	80fb      	strh	r3, [r7, #6]
      buf[0]=TMP117_TemperatureRegister;
 8003f8c:	4b18      	ldr	r3, [pc, #96]	; (8003ff0 <TMP117_get_Temperature+0x78>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	701a      	strb	r2, [r3, #0]

//      buf[0]=TMP117_ConfigurationRegister;

      HAL_I2C_Master_Transmit(&i2c,TMP117_DeviceID,buf,1,100);
 8003f92:	4b18      	ldr	r3, [pc, #96]	; (8003ff4 <TMP117_get_Temperature+0x7c>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	b299      	uxth	r1, r3
 8003f98:	2364      	movs	r3, #100	; 0x64
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	4a14      	ldr	r2, [pc, #80]	; (8003ff0 <TMP117_get_Temperature+0x78>)
 8003fa0:	f107 0010 	add.w	r0, r7, #16
 8003fa4:	f001 f8f4 	bl	8005190 <HAL_I2C_Master_Transmit>
      HAL_Delay(1);
 8003fa8:	2001      	movs	r0, #1
 8003faa:	f000 f917 	bl	80041dc <HAL_Delay>
      HAL_I2C_Master_Receive(&i2c,TMP117_DeviceID,buf,2,1000);
 8003fae:	4b11      	ldr	r3, [pc, #68]	; (8003ff4 <TMP117_get_Temperature+0x7c>)
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	b299      	uxth	r1, r3
 8003fb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	2302      	movs	r3, #2
 8003fbc:	4a0c      	ldr	r2, [pc, #48]	; (8003ff0 <TMP117_get_Temperature+0x78>)
 8003fbe:	f107 0010 	add.w	r0, r7, #16
 8003fc2:	f001 f9e3 	bl	800538c <HAL_I2C_Master_Receive>
      tmpx=buf[0];
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <TMP117_get_Temperature+0x78>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	80fb      	strh	r3, [r7, #6]
      tmpx<<=8;
 8003fcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fd0:	021b      	lsls	r3, r3, #8
 8003fd2:	80fb      	strh	r3, [r7, #6]
      tmpx|=buf[1];
 8003fd4:	4b06      	ldr	r3, [pc, #24]	; (8003ff0 <TMP117_get_Temperature+0x78>)
 8003fd6:	785b      	ldrb	r3, [r3, #1]
 8003fd8:	b21a      	sxth	r2, r3
 8003fda:	88fb      	ldrh	r3, [r7, #6]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	80fb      	strh	r3, [r7, #6]

      return tmpx;
 8003fe0:	88fb      	ldrh	r3, [r7, #6]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003fec:	b004      	add	sp, #16
 8003fee:	4770      	bx	lr
 8003ff0:	20000d1c 	.word	0x20000d1c
 8003ff4:	200006bc 	.word	0x200006bc

08003ff8 <TMP117_set_Configuration>:
                  uint8_t first     ->  [15:8]
                  uint8_t second    ->  [7:0]
   @Return value  void
 */
void TMP117_set_Configuration            (I2C_HandleTypeDef i2c,uint8_t first,uint8_t second)
{
 8003ff8:	b084      	sub	sp, #16
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af02      	add	r7, sp, #8
 8004000:	f107 0c08 	add.w	ip, r7, #8
 8004004:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      static uint8_t buf[3];
      buf[0]=TMP117_ConfigurationRegister;
 8004008:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <TMP117_set_Configuration+0x50>)
 800400a:	2201      	movs	r2, #1
 800400c:	701a      	strb	r2, [r3, #0]
      buf[1]=first;
 800400e:	4a0e      	ldr	r2, [pc, #56]	; (8004048 <TMP117_set_Configuration+0x50>)
 8004010:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8004014:	7053      	strb	r3, [r2, #1]
      buf[2]=second;
 8004016:	4a0c      	ldr	r2, [pc, #48]	; (8004048 <TMP117_set_Configuration+0x50>)
 8004018:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800401c:	7093      	strb	r3, [r2, #2]

      HAL_I2C_Master_Transmit(&i2c,TMP117_DeviceID,buf,2,100);
 800401e:	4b0b      	ldr	r3, [pc, #44]	; (800404c <TMP117_set_Configuration+0x54>)
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	b299      	uxth	r1, r3
 8004024:	2364      	movs	r3, #100	; 0x64
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	2302      	movs	r3, #2
 800402a:	4a07      	ldr	r2, [pc, #28]	; (8004048 <TMP117_set_Configuration+0x50>)
 800402c:	f107 0008 	add.w	r0, r7, #8
 8004030:	f001 f8ae 	bl	8005190 <HAL_I2C_Master_Transmit>
      HAL_Delay(1);
 8004034:	2001      	movs	r0, #1
 8004036:	f000 f8d1 	bl	80041dc <HAL_Delay>
}
 800403a:	bf00      	nop
 800403c:	46bd      	mov	sp, r7
 800403e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004042:	b004      	add	sp, #16
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	20000d20 	.word	0x20000d20
 800404c:	200006bc 	.word	0x200006bc

08004050 <TMP117_Initialization>:
   @Description   Custom Parameters for Sensor
   @Parameter     I2C_HandleTypeDef ->  HAL_I2C Handle
   @Return value  void
 */
void TMP117_Initialization               (I2C_HandleTypeDef i2c)
{
 8004050:	b084      	sub	sp, #16
 8004052:	b580      	push	{r7, lr}
 8004054:	b094      	sub	sp, #80	; 0x50
 8004056:	af14      	add	r7, sp, #80	; 0x50
 8004058:	f107 0c08 	add.w	ip, r7, #8
 800405c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    TMP117_set_Configuration(i2c,0x02,0x22);
 8004060:	2322      	movs	r3, #34	; 0x22
 8004062:	9312      	str	r3, [sp, #72]	; 0x48
 8004064:	2302      	movs	r3, #2
 8004066:	9311      	str	r3, [sp, #68]	; 0x44
 8004068:	4668      	mov	r0, sp
 800406a:	f107 0318 	add.w	r3, r7, #24
 800406e:	2244      	movs	r2, #68	; 0x44
 8004070:	4619      	mov	r1, r3
 8004072:	f00a fa9f 	bl	800e5b4 <memcpy>
 8004076:	f107 0308 	add.w	r3, r7, #8
 800407a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800407c:	f7ff ffbc 	bl	8003ff8 <TMP117_set_Configuration>
	HAL_Delay(100); // wait 1ms
 8004080:	2064      	movs	r0, #100	; 0x64
 8004082:	f000 f8ab 	bl	80041dc <HAL_Delay>
	TMP117_set_Configuration(i2c,0x02,0x20);
 8004086:	2320      	movs	r3, #32
 8004088:	9312      	str	r3, [sp, #72]	; 0x48
 800408a:	2302      	movs	r3, #2
 800408c:	9311      	str	r3, [sp, #68]	; 0x44
 800408e:	4668      	mov	r0, sp
 8004090:	f107 0318 	add.w	r3, r7, #24
 8004094:	2244      	movs	r2, #68	; 0x44
 8004096:	4619      	mov	r1, r3
 8004098:	f00a fa8c 	bl	800e5b4 <memcpy>
 800409c:	f107 0308 	add.w	r3, r7, #8
 80040a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040a2:	f7ff ffa9 	bl	8003ff8 <TMP117_set_Configuration>
//      TMP117_set_Temperature_Offset(i2c,0x00,0x00); //Default Value
//      TMP117_set_LowLimit(i2c,0x12,0x80);           //Set 10 Celcius
//      TMP117_set_HighLimit(i2c,0x51,0x20);          //Set 40 Celcius
}
 80040a6:	bf00      	nop
 80040a8:	46bd      	mov	sp, r7
 80040aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040ae:	b004      	add	sp, #16
 80040b0:	4770      	bx	lr
	...

080040b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040b4:	480c      	ldr	r0, [pc, #48]	; (80040e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80040b6:	490d      	ldr	r1, [pc, #52]	; (80040ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80040b8:	4a0d      	ldr	r2, [pc, #52]	; (80040f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80040ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040bc:	e002      	b.n	80040c4 <LoopCopyDataInit>

080040be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040c2:	3304      	adds	r3, #4

080040c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040c8:	d3f9      	bcc.n	80040be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040ca:	4a0a      	ldr	r2, [pc, #40]	; (80040f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80040cc:	4c0a      	ldr	r4, [pc, #40]	; (80040f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80040ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040d0:	e001      	b.n	80040d6 <LoopFillZerobss>

080040d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040d4:	3204      	adds	r2, #4

080040d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040d8:	d3fb      	bcc.n	80040d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80040da:	f7ff fe3b 	bl	8003d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040de:	f00a fa45 	bl	800e56c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80040e2:	f7fe ff13 	bl	8002f0c <main>
  bx lr
 80040e6:	4770      	bx	lr
  ldr r0, =_sdata
 80040e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040ec:	20000a0c 	.word	0x20000a0c
  ldr r2, =_sidata
 80040f0:	08013038 	.word	0x08013038
  ldr r2, =_sbss
 80040f4:	20000a0c 	.word	0x20000a0c
  ldr r4, =_ebss
 80040f8:	2000187c 	.word	0x2000187c

080040fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80040fc:	e7fe      	b.n	80040fc <ADC1_IRQHandler>

080040fe <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004104:	2300      	movs	r3, #0
 8004106:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004108:	2003      	movs	r0, #3
 800410a:	f000 f955 	bl	80043b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800410e:	200f      	movs	r0, #15
 8004110:	f000 f80e 	bl	8004130 <HAL_InitTick>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	71fb      	strb	r3, [r7, #7]
 800411e:	e001      	b.n	8004124 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004120:	f7ff fcac 	bl	8003a7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004124:	79fb      	ldrb	r3, [r7, #7]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004138:	2300      	movs	r3, #0
 800413a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800413c:	4b16      	ldr	r3, [pc, #88]	; (8004198 <HAL_InitTick+0x68>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d022      	beq.n	800418a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004144:	4b15      	ldr	r3, [pc, #84]	; (800419c <HAL_InitTick+0x6c>)
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	4b13      	ldr	r3, [pc, #76]	; (8004198 <HAL_InitTick+0x68>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004150:	fbb1 f3f3 	udiv	r3, r1, r3
 8004154:	fbb2 f3f3 	udiv	r3, r2, r3
 8004158:	4618      	mov	r0, r3
 800415a:	f000 f962 	bl	8004422 <HAL_SYSTICK_Config>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10f      	bne.n	8004184 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b0f      	cmp	r3, #15
 8004168:	d809      	bhi.n	800417e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800416a:	2200      	movs	r2, #0
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	f04f 30ff 	mov.w	r0, #4294967295
 8004172:	f000 f92c 	bl	80043ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004176:	4a0a      	ldr	r2, [pc, #40]	; (80041a0 <HAL_InitTick+0x70>)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6013      	str	r3, [r2, #0]
 800417c:	e007      	b.n	800418e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	73fb      	strb	r3, [r7, #15]
 8004182:	e004      	b.n	800418e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
 8004188:	e001      	b.n	800418e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800418e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	200006c4 	.word	0x200006c4
 800419c:	200006b8 	.word	0x200006b8
 80041a0:	200006c0 	.word	0x200006c0

080041a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041a8:	4b05      	ldr	r3, [pc, #20]	; (80041c0 <HAL_IncTick+0x1c>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	4b05      	ldr	r3, [pc, #20]	; (80041c4 <HAL_IncTick+0x20>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4413      	add	r3, r2
 80041b2:	4a03      	ldr	r2, [pc, #12]	; (80041c0 <HAL_IncTick+0x1c>)
 80041b4:	6013      	str	r3, [r2, #0]
}
 80041b6:	bf00      	nop
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	20000d24 	.word	0x20000d24
 80041c4:	200006c4 	.word	0x200006c4

080041c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  return uwTick;
 80041cc:	4b02      	ldr	r3, [pc, #8]	; (80041d8 <HAL_GetTick+0x10>)
 80041ce:	681b      	ldr	r3, [r3, #0]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bc80      	pop	{r7}
 80041d6:	4770      	bx	lr
 80041d8:	20000d24 	.word	0x20000d24

080041dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041e4:	f7ff fff0 	bl	80041c8 <HAL_GetTick>
 80041e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d004      	beq.n	8004200 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80041f6:	4b09      	ldr	r3, [pc, #36]	; (800421c <HAL_Delay+0x40>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	4413      	add	r3, r2
 80041fe:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004200:	bf00      	nop
 8004202:	f7ff ffe1 	bl	80041c8 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	429a      	cmp	r2, r3
 8004210:	d8f7      	bhi.n	8004202 <HAL_Delay+0x26>
  {
  }
}
 8004212:	bf00      	nop
 8004214:	bf00      	nop
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	200006c4 	.word	0x200006c4

08004220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004230:	4b0c      	ldr	r3, [pc, #48]	; (8004264 <__NVIC_SetPriorityGrouping+0x44>)
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800423c:	4013      	ands	r3, r2
 800423e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800424c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004252:	4a04      	ldr	r2, [pc, #16]	; (8004264 <__NVIC_SetPriorityGrouping+0x44>)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	60d3      	str	r3, [r2, #12]
}
 8004258:	bf00      	nop
 800425a:	3714      	adds	r7, #20
 800425c:	46bd      	mov	sp, r7
 800425e:	bc80      	pop	{r7}
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	e000ed00 	.word	0xe000ed00

08004268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800426c:	4b04      	ldr	r3, [pc, #16]	; (8004280 <__NVIC_GetPriorityGrouping+0x18>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	0a1b      	lsrs	r3, r3, #8
 8004272:	f003 0307 	and.w	r3, r3, #7
}
 8004276:	4618      	mov	r0, r3
 8004278:	46bd      	mov	sp, r7
 800427a:	bc80      	pop	{r7}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	e000ed00 	.word	0xe000ed00

08004284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	4603      	mov	r3, r0
 800428c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800428e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004292:	2b00      	cmp	r3, #0
 8004294:	db0b      	blt.n	80042ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	f003 021f 	and.w	r2, r3, #31
 800429c:	4906      	ldr	r1, [pc, #24]	; (80042b8 <__NVIC_EnableIRQ+0x34>)
 800429e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a2:	095b      	lsrs	r3, r3, #5
 80042a4:	2001      	movs	r0, #1
 80042a6:	fa00 f202 	lsl.w	r2, r0, r2
 80042aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80042ae:	bf00      	nop
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bc80      	pop	{r7}
 80042b6:	4770      	bx	lr
 80042b8:	e000e100 	.word	0xe000e100

080042bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	6039      	str	r1, [r7, #0]
 80042c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	db0a      	blt.n	80042e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	490c      	ldr	r1, [pc, #48]	; (8004308 <__NVIC_SetPriority+0x4c>)
 80042d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042da:	0112      	lsls	r2, r2, #4
 80042dc:	b2d2      	uxtb	r2, r2
 80042de:	440b      	add	r3, r1
 80042e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042e4:	e00a      	b.n	80042fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4908      	ldr	r1, [pc, #32]	; (800430c <__NVIC_SetPriority+0x50>)
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	3b04      	subs	r3, #4
 80042f4:	0112      	lsls	r2, r2, #4
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	440b      	add	r3, r1
 80042fa:	761a      	strb	r2, [r3, #24]
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	bc80      	pop	{r7}
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	e000e100 	.word	0xe000e100
 800430c:	e000ed00 	.word	0xe000ed00

08004310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004310:	b480      	push	{r7}
 8004312:	b089      	sub	sp, #36	; 0x24
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 0307 	and.w	r3, r3, #7
 8004322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	f1c3 0307 	rsb	r3, r3, #7
 800432a:	2b04      	cmp	r3, #4
 800432c:	bf28      	it	cs
 800432e:	2304      	movcs	r3, #4
 8004330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	3304      	adds	r3, #4
 8004336:	2b06      	cmp	r3, #6
 8004338:	d902      	bls.n	8004340 <NVIC_EncodePriority+0x30>
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	3b03      	subs	r3, #3
 800433e:	e000      	b.n	8004342 <NVIC_EncodePriority+0x32>
 8004340:	2300      	movs	r3, #0
 8004342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004344:	f04f 32ff 	mov.w	r2, #4294967295
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	43da      	mvns	r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	401a      	ands	r2, r3
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004358:	f04f 31ff 	mov.w	r1, #4294967295
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	fa01 f303 	lsl.w	r3, r1, r3
 8004362:	43d9      	mvns	r1, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004368:	4313      	orrs	r3, r2
         );
}
 800436a:	4618      	mov	r0, r3
 800436c:	3724      	adds	r7, #36	; 0x24
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr

08004374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3b01      	subs	r3, #1
 8004380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004384:	d301      	bcc.n	800438a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004386:	2301      	movs	r3, #1
 8004388:	e00f      	b.n	80043aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800438a:	4a0a      	ldr	r2, [pc, #40]	; (80043b4 <SysTick_Config+0x40>)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	3b01      	subs	r3, #1
 8004390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004392:	210f      	movs	r1, #15
 8004394:	f04f 30ff 	mov.w	r0, #4294967295
 8004398:	f7ff ff90 	bl	80042bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800439c:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <SysTick_Config+0x40>)
 800439e:	2200      	movs	r2, #0
 80043a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043a2:	4b04      	ldr	r3, [pc, #16]	; (80043b4 <SysTick_Config+0x40>)
 80043a4:	2207      	movs	r2, #7
 80043a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	e000e010 	.word	0xe000e010

080043b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff ff2d 	bl	8004220 <__NVIC_SetPriorityGrouping>
}
 80043c6:	bf00      	nop
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b086      	sub	sp, #24
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	4603      	mov	r3, r0
 80043d6:	60b9      	str	r1, [r7, #8]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80043dc:	2300      	movs	r3, #0
 80043de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043e0:	f7ff ff42 	bl	8004268 <__NVIC_GetPriorityGrouping>
 80043e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	68b9      	ldr	r1, [r7, #8]
 80043ea:	6978      	ldr	r0, [r7, #20]
 80043ec:	f7ff ff90 	bl	8004310 <NVIC_EncodePriority>
 80043f0:	4602      	mov	r2, r0
 80043f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043f6:	4611      	mov	r1, r2
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff ff5f 	bl	80042bc <__NVIC_SetPriority>
}
 80043fe:	bf00      	nop
 8004400:	3718      	adds	r7, #24
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b082      	sub	sp, #8
 800440a:	af00      	add	r7, sp, #0
 800440c:	4603      	mov	r3, r0
 800440e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff ff35 	bl	8004284 <__NVIC_EnableIRQ>
}
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b082      	sub	sp, #8
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7ff ffa2 	bl	8004374 <SysTick_Config>
 8004430:	4603      	mov	r3, r0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b084      	sub	sp, #16
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004442:	2300      	movs	r3, #0
 8004444:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d005      	beq.n	800445e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2204      	movs	r2, #4
 8004456:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	73fb      	strb	r3, [r7, #15]
 800445c:	e029      	b.n	80044b2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 020e 	bic.w	r2, r2, #14
 800446c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0201 	bic.w	r2, r2, #1
 800447c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	f003 021c 	and.w	r2, r3, #28
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448a:	2101      	movs	r1, #1
 800448c:	fa01 f202 	lsl.w	r2, r1, r2
 8004490:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	4798      	blx	r3
    }
  }
  return status;
 80044b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80044c4:	f7ff fe80 	bl	80041c8 <HAL_GetTick>
 80044c8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80044ca:	e010      	b.n	80044ee <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d2:	d00c      	beq.n	80044ee <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d007      	beq.n	80044ea <FLASH_WaitForLastOperation+0x2e>
 80044da:	f7ff fe75 	bl	80041c8 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d201      	bcs.n	80044ee <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e02f      	b.n	800454e <FLASH_WaitForLastOperation+0x92>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80044ee:	4b1a      	ldr	r3, [pc, #104]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d0e8      	beq.n	80044cc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80044fa:	4b17      	ldr	r3, [pc, #92]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b02      	cmp	r3, #2
 8004504:	d102      	bne.n	800450c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004506:	4b14      	ldr	r3, [pc, #80]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 8004508:	2202      	movs	r2, #2
 800450a:	619a      	str	r2, [r3, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800450c:	4b12      	ldr	r3, [pc, #72]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004518:	d014      	beq.n	8004544 <FLASH_WaitForLastOperation+0x88>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800451a:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004522:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004526:	d00d      	beq.n	8004544 <FLASH_WaitForLastOperation+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) || 
#endif /* FLASH_SR_RDERR */
#if defined(FLASH_SR_OPTVERRUSR)
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERRUSR) || 
#endif /* FLASH_SR_OPTVERRUSR */
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR) || 
 8004528:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004530:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004534:	d006      	beq.n	8004544 <FLASH_WaitForLastOperation+0x88>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8004536:	4b08      	ldr	r3, [pc, #32]	; (8004558 <FLASH_WaitForLastOperation+0x9c>)
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	f403 7300 	and.w	r3, r3, #512	; 0x200
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR) || 
 800453e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004542:	d103      	bne.n	800454c <FLASH_WaitForLastOperation+0x90>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004544:	f000 f80a 	bl	800455c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e000      	b.n	800454e <FLASH_WaitForLastOperation+0x92>
  }

  /* There is no error flag set */
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	40023c00 	.word	0x40023c00

0800455c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004566:	4b26      	ldr	r3, [pc, #152]	; (8004600 <FLASH_SetErrorCode+0xa4>)
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800456e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004572:	d109      	bne.n	8004588 <FLASH_SetErrorCode+0x2c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004574:	4b23      	ldr	r3, [pc, #140]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	f043 0302 	orr.w	r3, r3, #2
 800457c:	4a21      	ldr	r2, [pc, #132]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 800457e:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_WRPERR;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004586:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8004588:	4b1d      	ldr	r3, [pc, #116]	; (8004600 <FLASH_SetErrorCode+0xa4>)
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004594:	d109      	bne.n	80045aa <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004596:	4b1b      	ldr	r3, [pc, #108]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	f043 0301 	orr.w	r3, r3, #1
 800459e:	4a19      	ldr	r2, [pc, #100]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 80045a0:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_PGAERR;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045a8:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80045aa:	4b15      	ldr	r3, [pc, #84]	; (8004600 <FLASH_SetErrorCode+0xa4>)
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045b6:	d109      	bne.n	80045cc <FLASH_SetErrorCode+0x70>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80045b8:	4b12      	ldr	r3, [pc, #72]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	f043 0304 	orr.w	r3, r3, #4
 80045c0:	4a10      	ldr	r2, [pc, #64]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 80045c2:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_OPTVERR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80045ca:	607b      	str	r3, [r7, #4]
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTVUSR;
    flags |= FLASH_FLAG_OPTVERRUSR;
  }
#endif /* FLASH_SR_OPTVERRUSR */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 80045cc:	4b0c      	ldr	r3, [pc, #48]	; (8004600 <FLASH_SetErrorCode+0xa4>)
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045d8:	d109      	bne.n	80045ee <FLASH_SetErrorCode+0x92>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 80045da:	4b0a      	ldr	r3, [pc, #40]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f043 0308 	orr.w	r3, r3, #8
 80045e2:	4a08      	ldr	r2, [pc, #32]	; (8004604 <FLASH_SetErrorCode+0xa8>)
 80045e4:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_SIZERR;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045ec:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80045ee:	4a04      	ldr	r2, [pc, #16]	; (8004600 <FLASH_SetErrorCode+0xa4>)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6193      	str	r3, [r2, #24]
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bc80      	pop	{r7}
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40023c00 	.word	0x40023c00
 8004604:	20000d28 	.word	0x20000d28

08004608 <HAL_FLASHEx_DATAEEPROM_Unlock>:
/**
  * @brief  Unlocks the data memory and FLASH_PECR register access.
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 800460c:	4b09      	ldr	r3, [pc, #36]	; (8004634 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <HAL_FLASHEx_DATAEEPROM_Unlock+0x20>
  {
    /* Unlocking the Data memory and FLASH_PECR register access*/
    FLASH->PEKEYR = FLASH_PEKEY1;
 8004618:	4b06      	ldr	r3, [pc, #24]	; (8004634 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 800461a:	4a07      	ldr	r2, [pc, #28]	; (8004638 <HAL_FLASHEx_DATAEEPROM_Unlock+0x30>)
 800461c:	60da      	str	r2, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 800461e:	4b05      	ldr	r3, [pc, #20]	; (8004634 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8004620:	4a06      	ldr	r2, [pc, #24]	; (800463c <HAL_FLASHEx_DATAEEPROM_Unlock+0x34>)
 8004622:	60da      	str	r2, [r3, #12]
  }
  else
  {
    return HAL_ERROR;
  }
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
 8004626:	e000      	b.n	800462a <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
    return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
}
 800462a:	4618      	mov	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	40023c00 	.word	0x40023c00
 8004638:	89abcdef 	.word	0x89abcdef
 800463c:	02030405 	.word	0x02030405

08004640 <HAL_FLASHEx_DATAEEPROM_Lock>:
/**
  * @brief  Locks the Data memory and FLASH_PECR register access.
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8004644:	4b05      	ldr	r3, [pc, #20]	; (800465c <HAL_FLASHEx_DATAEEPROM_Lock+0x1c>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	4a04      	ldr	r2, [pc, #16]	; (800465c <HAL_FLASHEx_DATAEEPROM_Lock+0x1c>)
 800464a:	f043 0301 	orr.w	r3, r3, #1
 800464e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	46bd      	mov	sp, r7
 8004656:	bc80      	pop	{r7}
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	40023c00 	.word	0x40023c00

08004660 <HAL_FLASHEx_DATAEEPROM_Erase>:
  *         and Flash program erase control register access(recommended to protect
  *         the DATA_EEPROM against possible unwanted operation).
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Erase(uint32_t TypeErase, uint32_t Address)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TYPEERASEDATA(TypeErase));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800466e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004672:	f7ff ff23 	bl	80044bc <FLASH_WaitForLastOperation>
 8004676:	4603      	mov	r3, r0
 8004678:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800467a:	7bfb      	ldrb	r3, [r7, #15]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d11a      	bne.n	80046b6 <HAL_FLASHEx_DATAEEPROM_Erase+0x56>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004680:	4b0f      	ldr	r3, [pc, #60]	; (80046c0 <HAL_FLASHEx_DATAEEPROM_Erase+0x60>)
 8004682:	2200      	movs	r2, #0
 8004684:	615a      	str	r2, [r3, #20]

    if(TypeErase == FLASH_TYPEERASEDATA_WORD)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b02      	cmp	r3, #2
 800468a:	d102      	bne.n	8004692 <HAL_FLASHEx_DATAEEPROM_Erase+0x32>
    {
      /* Write 00000000h to valid address in the data memory */
      *(__IO uint32_t *) Address = 0x00000000U;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	2200      	movs	r2, #0
 8004690:	601a      	str	r2, [r3, #0]
    }

    if(TypeErase == FLASH_TYPEERASEDATA_HALFWORD)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d102      	bne.n	800469e <HAL_FLASHEx_DATAEEPROM_Erase+0x3e>
    {
      /* Write 0000h to valid address in the data memory */
      *(__IO uint16_t *) Address = (uint16_t)0x0000;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2200      	movs	r2, #0
 800469c:	801a      	strh	r2, [r3, #0]
    }

    if(TypeErase == FLASH_TYPEERASEDATA_BYTE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d102      	bne.n	80046aa <HAL_FLASHEx_DATAEEPROM_Erase+0x4a>
    {
      /* Write 00h to valid address in the data memory */
      *(__IO uint8_t *) Address = (uint8_t)0x00;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	2200      	movs	r2, #0
 80046a8:	701a      	strb	r2, [r3, #0]
    }

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80046aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80046ae:	f7ff ff05 	bl	80044bc <FLASH_WaitForLastOperation>
 80046b2:	4603      	mov	r3, r0
 80046b4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the erase status */
  return status;
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	20000d28 	.word	0x20000d28

080046c4 <HAL_FLASHEx_DATAEEPROM_Program>:
  *
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80046d4:	4b31      	ldr	r3, [pc, #196]	; (800479c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 80046d6:	7c1b      	ldrb	r3, [r3, #16]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_FLASHEx_DATAEEPROM_Program+0x1c>
 80046dc:	2302      	movs	r3, #2
 80046de:	e058      	b.n	8004792 <HAL_FLASHEx_DATAEEPROM_Program+0xce>
 80046e0:	4b2e      	ldr	r3, [pc, #184]	; (800479c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 80046e2:	2201      	movs	r2, #1
 80046e4:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80046e6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80046ea:	f7ff fee7 	bl	80044bc <FLASH_WaitForLastOperation>
 80046ee:	4603      	mov	r3, r0
 80046f0:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d148      	bne.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80046f8:	4b28      	ldr	r3, [pc, #160]	; (800479c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	615a      	str	r2, [r3, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2b02      	cmp	r3, #2
 8004702:	d106      	bne.n	8004712 <HAL_FLASHEx_DATAEEPROM_Program+0x4e>
    {
      /* Program word (32-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramWord(Address, (uint32_t) Data);
 8004704:	6879      	ldr	r1, [r7, #4]
 8004706:	68b8      	ldr	r0, [r7, #8]
 8004708:	f000 fa18 	bl	8004b3c <FLASH_DATAEEPROM_ProgramWord>
 800470c:	4603      	mov	r3, r0
 800470e:	75fb      	strb	r3, [r7, #23]
 8004710:	e03b      	b.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d108      	bne.n	800472a <HAL_FLASHEx_DATAEEPROM_Program+0x66>
    {
      /* Program halfword (16-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramHalfWord(Address, (uint16_t) Data);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	b29b      	uxth	r3, r3
 800471c:	4619      	mov	r1, r3
 800471e:	68b8      	ldr	r0, [r7, #8]
 8004720:	f000 f99c 	bl	8004a5c <FLASH_DATAEEPROM_ProgramHalfWord>
 8004724:	4603      	mov	r3, r0
 8004726:	75fb      	strb	r3, [r7, #23]
 8004728:	e02f      	b.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d108      	bne.n	8004742 <HAL_FLASHEx_DATAEEPROM_Program+0x7e>
    {
      /* Program byte (8-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramByte(Address, (uint8_t) Data);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	4619      	mov	r1, r3
 8004736:	68b8      	ldr	r0, [r7, #8]
 8004738:	f000 f934 	bl	80049a4 <FLASH_DATAEEPROM_ProgramByte>
 800473c:	4603      	mov	r3, r0
 800473e:	75fb      	strb	r3, [r7, #23]
 8004740:	e023      	b.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTBYTE)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d108      	bne.n	800475a <HAL_FLASHEx_DATAEEPROM_Program+0x96>
    {
      /*Program word (8-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramByte(Address, (uint8_t) Data);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	b2db      	uxtb	r3, r3
 800474c:	4619      	mov	r1, r3
 800474e:	68b8      	ldr	r0, [r7, #8]
 8004750:	f000 f826 	bl	80047a0 <FLASH_DATAEEPROM_FastProgramByte>
 8004754:	4603      	mov	r3, r0
 8004756:	75fb      	strb	r3, [r7, #23]
 8004758:	e017      	b.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTHALFWORD)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2b08      	cmp	r3, #8
 800475e:	d108      	bne.n	8004772 <HAL_FLASHEx_DATAEEPROM_Program+0xae>
    {
      /* Program halfword (16-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramHalfWord(Address, (uint16_t) Data);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	b29b      	uxth	r3, r3
 8004764:	4619      	mov	r1, r3
 8004766:	68b8      	ldr	r0, [r7, #8]
 8004768:	f000 f87e 	bl	8004868 <FLASH_DATAEEPROM_FastProgramHalfWord>
 800476c:	4603      	mov	r3, r0
 800476e:	75fb      	strb	r3, [r7, #23]
 8004770:	e00b      	b.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTWORD)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2b10      	cmp	r3, #16
 8004776:	d106      	bne.n	8004786 <HAL_FLASHEx_DATAEEPROM_Program+0xc2>
    {
      /* Program word (32-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramWord(Address, (uint32_t) Data);
 8004778:	6879      	ldr	r1, [r7, #4]
 800477a:	68b8      	ldr	r0, [r7, #8]
 800477c:	f000 f8ec 	bl	8004958 <FLASH_DATAEEPROM_FastProgramWord>
 8004780:	4603      	mov	r3, r0
 8004782:	75fb      	strb	r3, [r7, #23]
 8004784:	e001      	b.n	800478a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else
    {
      status = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	75fb      	strb	r3, [r7, #23]
    }

  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800478a:	4b04      	ldr	r3, [pc, #16]	; (800479c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 800478c:	2200      	movs	r2, #0
 800478e:	741a      	strb	r2, [r3, #16]

  return status;
 8004790:	7dfb      	ldrb	r3, [r7, #23]
}
 8004792:	4618      	mov	r0, r3
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20000d28 	.word	0x20000d28

080047a0 <FLASH_DATAEEPROM_FastProgramByte>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramByte(uint32_t Address, uint8_t Data)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80047ac:	2300      	movs	r3, #0
 80047ae:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	2300      	movs	r3, #0
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80047b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80047bc:	f7ff fe7e 	bl	80044bc <FLASH_WaitForLastOperation>
 80047c0:	4603      	mov	r3, r0
 80047c2:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80047c4:	7dfb      	ldrb	r3, [r7, #23]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d145      	bne.n	8004856 <FLASH_DATAEEPROM_FastProgramByte+0xb6>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 80047ca:	4b25      	ldr	r3, [pc, #148]	; (8004860 <FLASH_DATAEEPROM_FastProgramByte+0xc0>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	4a24      	ldr	r2, [pc, #144]	; (8004860 <FLASH_DATAEEPROM_FastProgramByte+0xc0>)
 80047d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047d4:	6053      	str	r3, [r2, #4]

#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    /* Possible only on Cat1 devices */
    if(Data != (uint8_t)0x00U)
 80047d6:	78fb      	ldrb	r3, [r7, #3]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d009      	beq.n	80047f0 <FLASH_DATAEEPROM_FastProgramByte+0x50>
    {
      /* If the previous operation is completed, proceed to write the new Data */
      *(__IO uint8_t *)Address = Data;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	78fa      	ldrb	r2, [r7, #3]
 80047e0:	701a      	strb	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80047e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80047e6:	f7ff fe69 	bl	80044bc <FLASH_WaitForLastOperation>
 80047ea:	4603      	mov	r3, r0
 80047ec:	75fb      	strb	r3, [r7, #23]
 80047ee:	e032      	b.n	8004856 <FLASH_DATAEEPROM_FastProgramByte+0xb6>
    }
    else
    {
      tmpaddr = Address & 0xFFFFFFFCU;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f023 0303 	bic.w	r3, r3, #3
 80047f6:	60fb      	str	r3, [r7, #12]
      tmp = * (__IO uint32_t *) tmpaddr;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	613b      	str	r3, [r7, #16]
      tmpaddr = 0xFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f003 0303 	and.w	r3, r3, #3
 8004804:	00db      	lsls	r3, r3, #3
 8004806:	22ff      	movs	r2, #255	; 0xff
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	60fb      	str	r3, [r7, #12]
      tmp &= ~tmpaddr;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	43db      	mvns	r3, r3
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	4013      	ands	r3, r2
 8004816:	613b      	str	r3, [r7, #16]
      status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f023 0303 	bic.w	r3, r3, #3
 800481e:	4619      	mov	r1, r3
 8004820:	2002      	movs	r0, #2
 8004822:	f7ff ff1d 	bl	8004660 <HAL_FLASHEx_DATAEEPROM_Erase>
 8004826:	4603      	mov	r3, r0
 8004828:	75fb      	strb	r3, [r7, #23]
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 800482a:	4b0e      	ldr	r3, [pc, #56]	; (8004864 <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 800482c:	2200      	movs	r2, #0
 800482e:	741a      	strb	r2, [r3, #16]
      status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f023 0303 	bic.w	r3, r3, #3
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4619      	mov	r1, r3
 800483a:	2010      	movs	r0, #16
 800483c:	f7ff ff42 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
 8004840:	4603      	mov	r3, r0
 8004842:	75fb      	strb	r3, [r7, #23]
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 8004844:	4b07      	ldr	r3, [pc, #28]	; (8004864 <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 8004846:	7c1b      	ldrb	r3, [r3, #16]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d101      	bne.n	8004850 <FLASH_DATAEEPROM_FastProgramByte+0xb0>
 800484c:	2302      	movs	r3, #2
 800484e:	e003      	b.n	8004858 <FLASH_DATAEEPROM_FastProgramByte+0xb8>
 8004850:	4b04      	ldr	r3, [pc, #16]	; (8004864 <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 8004852:	2201      	movs	r2, #1
 8004854:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 8004856:	7dfb      	ldrb	r3, [r7, #23]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40023c00 	.word	0x40023c00
 8004864:	20000d28 	.word	0x20000d28

08004868 <FLASH_DATAEEPROM_FastProgramHalfWord>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	613b      	str	r3, [r7, #16]
 800487c:	2300      	movs	r3, #0
 800487e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004880:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004884:	f7ff fe1a 	bl	80044bc <FLASH_WaitForLastOperation>
 8004888:	4603      	mov	r3, r0
 800488a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800488c:	7dfb      	ldrb	r3, [r7, #23]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d158      	bne.n	8004944 <FLASH_DATAEEPROM_FastProgramHalfWord+0xdc>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 8004892:	4b2f      	ldr	r3, [pc, #188]	; (8004950 <FLASH_DATAEEPROM_FastProgramHalfWord+0xe8>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	4a2e      	ldr	r2, [pc, #184]	; (8004950 <FLASH_DATAEEPROM_FastProgramHalfWord+0xe8>)
 8004898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800489c:	6053      	str	r3, [r2, #4]

#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    /* Possible only on Cat1 devices */
    if(Data != (uint16_t)0x0000U)
 800489e:	887b      	ldrh	r3, [r7, #2]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d009      	beq.n	80048b8 <FLASH_DATAEEPROM_FastProgramHalfWord+0x50>
    {
      /* If the previous operation is completed, proceed to write the new data */
      *(__IO uint16_t *)Address = Data;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	887a      	ldrh	r2, [r7, #2]
 80048a8:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80048aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048ae:	f7ff fe05 	bl	80044bc <FLASH_WaitForLastOperation>
 80048b2:	4603      	mov	r3, r0
 80048b4:	75fb      	strb	r3, [r7, #23]
 80048b6:	e045      	b.n	8004944 <FLASH_DATAEEPROM_FastProgramHalfWord+0xdc>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80048b8:	4b26      	ldr	r3, [pc, #152]	; (8004954 <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	741a      	strb	r2, [r3, #16]
      if((Address & 0x3U) != 0x3U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f003 0303 	and.w	r3, r3, #3
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d028      	beq.n	800491a <FLASH_DATAEEPROM_FastProgramHalfWord+0xb2>
      {
        tmpaddr = Address & 0xFFFFFFFCU;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f023 0303 	bic.w	r3, r3, #3
 80048ce:	60fb      	str	r3, [r7, #12]
        tmp = * (__IO uint32_t *) tmpaddr;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	613b      	str	r3, [r7, #16]
        tmpaddr = 0xFFFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	00db      	lsls	r3, r3, #3
 80048de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	60fb      	str	r3, [r7, #12]
        tmp &= ~tmpaddr;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	43db      	mvns	r3, r3
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	4013      	ands	r3, r2
 80048f0:	613b      	str	r3, [r7, #16]
        status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f023 0303 	bic.w	r3, r3, #3
 80048f8:	4619      	mov	r1, r3
 80048fa:	2002      	movs	r0, #2
 80048fc:	f7ff feb0 	bl	8004660 <HAL_FLASHEx_DATAEEPROM_Erase>
 8004900:	4603      	mov	r3, r0
 8004902:	75fb      	strb	r3, [r7, #23]
        status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f023 0303 	bic.w	r3, r3, #3
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4619      	mov	r1, r3
 800490e:	2010      	movs	r0, #16
 8004910:	f7ff fed8 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
 8004914:	4603      	mov	r3, r0
 8004916:	75fb      	strb	r3, [r7, #23]
 8004918:	e00b      	b.n	8004932 <FLASH_DATAEEPROM_FastProgramHalfWord+0xca>
      }
      else
      {
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address, 0x00U);
 800491a:	2200      	movs	r2, #0
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	2004      	movs	r0, #4
 8004920:	f7ff fed0 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address + 1U, 0x00U);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	3301      	adds	r3, #1
 8004928:	2200      	movs	r2, #0
 800492a:	4619      	mov	r1, r3
 800492c:	2004      	movs	r0, #4
 800492e:	f7ff fec9 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
      }
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 8004932:	4b08      	ldr	r3, [pc, #32]	; (8004954 <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 8004934:	7c1b      	ldrb	r3, [r3, #16]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d101      	bne.n	800493e <FLASH_DATAEEPROM_FastProgramHalfWord+0xd6>
 800493a:	2302      	movs	r3, #2
 800493c:	e003      	b.n	8004946 <FLASH_DATAEEPROM_FastProgramHalfWord+0xde>
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 8004940:	2201      	movs	r2, #1
 8004942:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 8004944:	7dfb      	ldrb	r3, [r7, #23]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	40023c00 	.word	0x40023c00
 8004954:	20000d28 	.word	0x20000d28

08004958 <FLASH_DATAEEPROM_FastProgramWord>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramWord(uint32_t Address, uint32_t Data)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004966:	f24c 3050 	movw	r0, #50000	; 0xc350
 800496a:	f7ff fda7 	bl	80044bc <FLASH_WaitForLastOperation>
 800496e:	4603      	mov	r3, r0
 8004970:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004972:	7bfb      	ldrb	r3, [r7, #15]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10e      	bne.n	8004996 <FLASH_DATAEEPROM_FastProgramWord+0x3e>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 8004978:	4b09      	ldr	r3, [pc, #36]	; (80049a0 <FLASH_DATAEEPROM_FastProgramWord+0x48>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	4a08      	ldr	r2, [pc, #32]	; (80049a0 <FLASH_DATAEEPROM_FastProgramWord+0x48>)
 800497e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004982:	6053      	str	r3, [r2, #4]

    /* If the previous operation is completed, proceed to program the new data */
    *(__IO uint32_t *)Address = Data;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800498a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800498e:	f7ff fd95 	bl	80044bc <FLASH_WaitForLastOperation>
 8004992:	4603      	mov	r3, r0
 8004994:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the Write Status */
  return status;
 8004996:	7bfb      	ldrb	r3, [r7, #15]
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	40023c00 	.word	0x40023c00

080049a4 <FLASH_DATAEEPROM_ProgramByte>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramByte(uint32_t Address, uint8_t Data)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	460b      	mov	r3, r1
 80049ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80049b0:	2300      	movs	r3, #0
 80049b2:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	2300      	movs	r3, #0
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80049c0:	f7ff fd7c 	bl	80044bc <FLASH_WaitForLastOperation>
 80049c4:	4603      	mov	r3, r0
 80049c6:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80049c8:	7dfb      	ldrb	r3, [r7, #23]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d13f      	bne.n	8004a4e <FLASH_DATAEEPROM_ProgramByte+0xaa>
  {
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    if(Data != (uint8_t) 0x00U)
 80049ce:	78fb      	ldrb	r3, [r7, #3]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d009      	beq.n	80049e8 <FLASH_DATAEEPROM_ProgramByte+0x44>
    {
      *(__IO uint8_t *)Address = Data;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	78fa      	ldrb	r2, [r7, #3]
 80049d8:	701a      	strb	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049da:	f24c 3050 	movw	r0, #50000	; 0xc350
 80049de:	f7ff fd6d 	bl	80044bc <FLASH_WaitForLastOperation>
 80049e2:	4603      	mov	r3, r0
 80049e4:	75fb      	strb	r3, [r7, #23]
 80049e6:	e032      	b.n	8004a4e <FLASH_DATAEEPROM_ProgramByte+0xaa>

    }
    else
    {
      tmpaddr = Address & 0xFFFFFFFCU;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f023 0303 	bic.w	r3, r3, #3
 80049ee:	60fb      	str	r3, [r7, #12]
      tmp = * (__IO uint32_t *) tmpaddr;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	613b      	str	r3, [r7, #16]
      tmpaddr = 0xFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f003 0303 	and.w	r3, r3, #3
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	22ff      	movs	r2, #255	; 0xff
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	60fb      	str	r3, [r7, #12]
      tmp &= ~tmpaddr;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
      status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f023 0303 	bic.w	r3, r3, #3
 8004a16:	4619      	mov	r1, r3
 8004a18:	2002      	movs	r0, #2
 8004a1a:	f7ff fe21 	bl	8004660 <HAL_FLASHEx_DATAEEPROM_Erase>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	75fb      	strb	r3, [r7, #23]
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8004a22:	4b0d      	ldr	r3, [pc, #52]	; (8004a58 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	741a      	strb	r2, [r3, #16]
      status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f023 0303 	bic.w	r3, r3, #3
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	4619      	mov	r1, r3
 8004a32:	2010      	movs	r0, #16
 8004a34:	f7ff fe46 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	75fb      	strb	r3, [r7, #23]
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 8004a3c:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 8004a3e:	7c1b      	ldrb	r3, [r3, #16]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d101      	bne.n	8004a48 <FLASH_DATAEEPROM_ProgramByte+0xa4>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e003      	b.n	8004a50 <FLASH_DATAEEPROM_ProgramByte+0xac>
 8004a48:	4b03      	ldr	r3, [pc, #12]	; (8004a58 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 8004a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3718      	adds	r7, #24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	20000d28 	.word	0x20000d28

08004a5c <FLASH_DATAEEPROM_ProgramHalfWord>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	613b      	str	r3, [r7, #16]
 8004a70:	2300      	movs	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a78:	f7ff fd20 	bl	80044bc <FLASH_WaitForLastOperation>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8004a80:	7dfb      	ldrb	r3, [r7, #23]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d152      	bne.n	8004b2c <FLASH_DATAEEPROM_ProgramHalfWord+0xd0>
  {
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    if(Data != (uint16_t)0x0000U)
 8004a86:	887b      	ldrh	r3, [r7, #2]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d009      	beq.n	8004aa0 <FLASH_DATAEEPROM_ProgramHalfWord+0x44>
    {
      *(__IO uint16_t *)Address = Data;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	887a      	ldrh	r2, [r7, #2]
 8004a90:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a92:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a96:	f7ff fd11 	bl	80044bc <FLASH_WaitForLastOperation>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	75fb      	strb	r3, [r7, #23]
 8004a9e:	e045      	b.n	8004b2c <FLASH_DATAEEPROM_ProgramHalfWord+0xd0>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8004aa0:	4b25      	ldr	r3, [pc, #148]	; (8004b38 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	741a      	strb	r2, [r3, #16]
      if((Address & 0x3U) != 0x3U)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f003 0303 	and.w	r3, r3, #3
 8004aac:	2b03      	cmp	r3, #3
 8004aae:	d028      	beq.n	8004b02 <FLASH_DATAEEPROM_ProgramHalfWord+0xa6>
      {
        tmpaddr = Address & 0xFFFFFFFCU;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f023 0303 	bic.w	r3, r3, #3
 8004ab6:	60fb      	str	r3, [r7, #12]
        tmp = * (__IO uint32_t *) tmpaddr;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	613b      	str	r3, [r7, #16]
        tmpaddr = 0xFFFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f003 0303 	and.w	r3, r3, #3
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004aca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ace:	60fb      	str	r3, [r7, #12]
        tmp &= ~tmpaddr;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	43db      	mvns	r3, r3
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]
        status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f023 0303 	bic.w	r3, r3, #3
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	2002      	movs	r0, #2
 8004ae4:	f7ff fdbc 	bl	8004660 <HAL_FLASHEx_DATAEEPROM_Erase>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	75fb      	strb	r3, [r7, #23]
        status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f023 0303 	bic.w	r3, r3, #3
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	4619      	mov	r1, r3
 8004af6:	2010      	movs	r0, #16
 8004af8:	f7ff fde4 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
 8004afc:	4603      	mov	r3, r0
 8004afe:	75fb      	strb	r3, [r7, #23]
 8004b00:	e00b      	b.n	8004b1a <FLASH_DATAEEPROM_ProgramHalfWord+0xbe>
      }
      else
      {
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address, 0x00U);
 8004b02:	2200      	movs	r2, #0
 8004b04:	6879      	ldr	r1, [r7, #4]
 8004b06:	2004      	movs	r0, #4
 8004b08:	f7ff fddc 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address + 1U, 0x00U);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	2200      	movs	r2, #0
 8004b12:	4619      	mov	r1, r3
 8004b14:	2004      	movs	r0, #4
 8004b16:	f7ff fdd5 	bl	80046c4 <HAL_FLASHEx_DATAEEPROM_Program>
      }
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 8004b1a:	4b07      	ldr	r3, [pc, #28]	; (8004b38 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 8004b1c:	7c1b      	ldrb	r3, [r3, #16]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d101      	bne.n	8004b26 <FLASH_DATAEEPROM_ProgramHalfWord+0xca>
 8004b22:	2302      	movs	r3, #2
 8004b24:	e003      	b.n	8004b2e <FLASH_DATAEEPROM_ProgramHalfWord+0xd2>
 8004b26:	4b04      	ldr	r3, [pc, #16]	; (8004b38 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 8004b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3718      	adds	r7, #24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	20000d28 	.word	0x20000d28

08004b3c <FLASH_DATAEEPROM_ProgramWord>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004b4a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004b4e:	f7ff fcb5 	bl	80044bc <FLASH_WaitForLastOperation>
 8004b52:	4603      	mov	r3, r0
 8004b54:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004b56:	7bfb      	ldrb	r3, [r7, #15]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d108      	bne.n	8004b6e <FLASH_DATAEEPROM_ProgramWord+0x32>
  {
    *(__IO uint32_t *)Address = Data;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004b62:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004b66:	f7ff fca9 	bl	80044bc <FLASH_WaitForLastOperation>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the Write Status */
  return status;
 8004b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b82:	2300      	movs	r3, #0
 8004b84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b86:	2300      	movs	r3, #0
 8004b88:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004b8e:	e154      	b.n	8004e3a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	2101      	movs	r1, #1
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 8146 	beq.w	8004e34 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d005      	beq.n	8004bc0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d130      	bne.n	8004c22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	2203      	movs	r2, #3
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	43db      	mvns	r3, r3
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	68da      	ldr	r2, [r3, #12]
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	005b      	lsls	r3, r3, #1
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	43db      	mvns	r3, r3
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	4013      	ands	r3, r2
 8004c04:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	091b      	lsrs	r3, r3, #4
 8004c0c:	f003 0201 	and.w	r2, r3, #1
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	2b03      	cmp	r3, #3
 8004c2c:	d017      	beq.n	8004c5e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	2203      	movs	r2, #3
 8004c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4013      	ands	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	689a      	ldr	r2, [r3, #8]
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f003 0303 	and.w	r3, r3, #3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d123      	bne.n	8004cb2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	08da      	lsrs	r2, r3, #3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	3208      	adds	r2, #8
 8004c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c76:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	220f      	movs	r2, #15
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	43db      	mvns	r3, r3
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	691a      	ldr	r2, [r3, #16]
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	08da      	lsrs	r2, r3, #3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3208      	adds	r2, #8
 8004cac:	6939      	ldr	r1, [r7, #16]
 8004cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	2203      	movs	r2, #3
 8004cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc2:	43db      	mvns	r3, r3
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f003 0203 	and.w	r2, r3, #3
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f000 80a0 	beq.w	8004e34 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cf4:	4b58      	ldr	r3, [pc, #352]	; (8004e58 <HAL_GPIO_Init+0x2e0>)
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	4a57      	ldr	r2, [pc, #348]	; (8004e58 <HAL_GPIO_Init+0x2e0>)
 8004cfa:	f043 0301 	orr.w	r3, r3, #1
 8004cfe:	6213      	str	r3, [r2, #32]
 8004d00:	4b55      	ldr	r3, [pc, #340]	; (8004e58 <HAL_GPIO_Init+0x2e0>)
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	60bb      	str	r3, [r7, #8]
 8004d0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8004d0c:	4a53      	ldr	r2, [pc, #332]	; (8004e5c <HAL_GPIO_Init+0x2e4>)
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	089b      	lsrs	r3, r3, #2
 8004d12:	3302      	adds	r3, #2
 8004d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f003 0303 	and.w	r3, r3, #3
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	220f      	movs	r2, #15
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a4b      	ldr	r2, [pc, #300]	; (8004e60 <HAL_GPIO_Init+0x2e8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d019      	beq.n	8004d6c <HAL_GPIO_Init+0x1f4>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a4a      	ldr	r2, [pc, #296]	; (8004e64 <HAL_GPIO_Init+0x2ec>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d013      	beq.n	8004d68 <HAL_GPIO_Init+0x1f0>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a49      	ldr	r2, [pc, #292]	; (8004e68 <HAL_GPIO_Init+0x2f0>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d00d      	beq.n	8004d64 <HAL_GPIO_Init+0x1ec>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a48      	ldr	r2, [pc, #288]	; (8004e6c <HAL_GPIO_Init+0x2f4>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d007      	beq.n	8004d60 <HAL_GPIO_Init+0x1e8>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a47      	ldr	r2, [pc, #284]	; (8004e70 <HAL_GPIO_Init+0x2f8>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d101      	bne.n	8004d5c <HAL_GPIO_Init+0x1e4>
 8004d58:	2304      	movs	r3, #4
 8004d5a:	e008      	b.n	8004d6e <HAL_GPIO_Init+0x1f6>
 8004d5c:	2305      	movs	r3, #5
 8004d5e:	e006      	b.n	8004d6e <HAL_GPIO_Init+0x1f6>
 8004d60:	2303      	movs	r3, #3
 8004d62:	e004      	b.n	8004d6e <HAL_GPIO_Init+0x1f6>
 8004d64:	2302      	movs	r3, #2
 8004d66:	e002      	b.n	8004d6e <HAL_GPIO_Init+0x1f6>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e000      	b.n	8004d6e <HAL_GPIO_Init+0x1f6>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	f002 0203 	and.w	r2, r2, #3
 8004d74:	0092      	lsls	r2, r2, #2
 8004d76:	4093      	lsls	r3, r2
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d7e:	4937      	ldr	r1, [pc, #220]	; (8004e5c <HAL_GPIO_Init+0x2e4>)
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	089b      	lsrs	r3, r3, #2
 8004d84:	3302      	adds	r3, #2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d8c:	4b39      	ldr	r3, [pc, #228]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	43db      	mvns	r3, r3
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004db0:	4a30      	ldr	r2, [pc, #192]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004db6:	4b2f      	ldr	r3, [pc, #188]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	43db      	mvns	r3, r3
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004dda:	4a26      	ldr	r2, [pc, #152]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004de0:	4b24      	ldr	r3, [pc, #144]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	43db      	mvns	r3, r3
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	4013      	ands	r3, r2
 8004dee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004e04:	4a1b      	ldr	r2, [pc, #108]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e0a:	4b1a      	ldr	r3, [pc, #104]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	43db      	mvns	r3, r3
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4013      	ands	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d003      	beq.n	8004e2e <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8004e26:	693a      	ldr	r2, [r7, #16]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004e2e:	4a11      	ldr	r2, [pc, #68]	; (8004e74 <HAL_GPIO_Init+0x2fc>)
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	3301      	adds	r3, #1
 8004e38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	fa22 f303 	lsr.w	r3, r2, r3
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f47f aea3 	bne.w	8004b90 <HAL_GPIO_Init+0x18>
  }
}
 8004e4a:	bf00      	nop
 8004e4c:	bf00      	nop
 8004e4e:	371c      	adds	r7, #28
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40023800 	.word	0x40023800
 8004e5c:	40010000 	.word	0x40010000
 8004e60:	40020000 	.word	0x40020000
 8004e64:	40020400 	.word	0x40020400
 8004e68:	40020800 	.word	0x40020800
 8004e6c:	40020c00 	.word	0x40020c00
 8004e70:	40021000 	.word	0x40021000
 8004e74:	40010400 	.word	0x40010400

08004e78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	460b      	mov	r3, r1
 8004e82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	887b      	ldrh	r3, [r7, #2]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e90:	2301      	movs	r3, #1
 8004e92:	73fb      	strb	r3, [r7, #15]
 8004e94:	e001      	b.n	8004e9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e96:	2300      	movs	r3, #0
 8004e98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3714      	adds	r7, #20
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bc80      	pop	{r7}
 8004ea4:	4770      	bx	lr

08004ea6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ea6:	b480      	push	{r7}
 8004ea8:	b083      	sub	sp, #12
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
 8004eae:	460b      	mov	r3, r1
 8004eb0:	807b      	strh	r3, [r7, #2]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004eb6:	787b      	ldrb	r3, [r7, #1]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ebc:	887a      	ldrh	r2, [r7, #2]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004ec2:	e003      	b.n	8004ecc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8004ec4:	887b      	ldrh	r3, [r7, #2]
 8004ec6:	041a      	lsls	r2, r3, #16
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	619a      	str	r2, [r3, #24]
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bc80      	pop	{r7}
 8004ed4:	4770      	bx	lr
	...

08004ed8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4603      	mov	r3, r0
 8004ee0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004ee2:	4b08      	ldr	r3, [pc, #32]	; (8004f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ee4:	695a      	ldr	r2, [r3, #20]
 8004ee6:	88fb      	ldrh	r3, [r7, #6]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d006      	beq.n	8004efc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004eee:	4a05      	ldr	r2, [pc, #20]	; (8004f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ef0:	88fb      	ldrh	r3, [r7, #6]
 8004ef2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ef4:	88fb      	ldrh	r3, [r7, #6]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7fe f9fc 	bl	80032f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004efc:	bf00      	nop
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	40010400 	.word	0x40010400

08004f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e12b      	b.n	8005172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d106      	bne.n	8004f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f7fd ff88 	bl	8002e44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2224      	movs	r2, #36	; 0x24
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0201 	bic.w	r2, r2, #1
 8004f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f6c:	f003 f8fa 	bl	8008164 <HAL_RCC_GetPCLK1Freq>
 8004f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	4a81      	ldr	r2, [pc, #516]	; (800517c <HAL_I2C_Init+0x274>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d807      	bhi.n	8004f8c <HAL_I2C_Init+0x84>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	4a80      	ldr	r2, [pc, #512]	; (8005180 <HAL_I2C_Init+0x278>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	bf94      	ite	ls
 8004f84:	2301      	movls	r3, #1
 8004f86:	2300      	movhi	r3, #0
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	e006      	b.n	8004f9a <HAL_I2C_Init+0x92>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	4a7d      	ldr	r2, [pc, #500]	; (8005184 <HAL_I2C_Init+0x27c>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	bf94      	ite	ls
 8004f94:	2301      	movls	r3, #1
 8004f96:	2300      	movhi	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e0e7      	b.n	8005172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	4a78      	ldr	r2, [pc, #480]	; (8005188 <HAL_I2C_Init+0x280>)
 8004fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8004faa:	0c9b      	lsrs	r3, r3, #18
 8004fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	4a6a      	ldr	r2, [pc, #424]	; (800517c <HAL_I2C_Init+0x274>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d802      	bhi.n	8004fdc <HAL_I2C_Init+0xd4>
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	3301      	adds	r3, #1
 8004fda:	e009      	b.n	8004ff0 <HAL_I2C_Init+0xe8>
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004fe2:	fb02 f303 	mul.w	r3, r2, r3
 8004fe6:	4a69      	ldr	r2, [pc, #420]	; (800518c <HAL_I2C_Init+0x284>)
 8004fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fec:	099b      	lsrs	r3, r3, #6
 8004fee:	3301      	adds	r3, #1
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6812      	ldr	r2, [r2, #0]
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	495c      	ldr	r1, [pc, #368]	; (800517c <HAL_I2C_Init+0x274>)
 800500c:	428b      	cmp	r3, r1
 800500e:	d819      	bhi.n	8005044 <HAL_I2C_Init+0x13c>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1e59      	subs	r1, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	fbb1 f3f3 	udiv	r3, r1, r3
 800501e:	1c59      	adds	r1, r3, #1
 8005020:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005024:	400b      	ands	r3, r1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <HAL_I2C_Init+0x138>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	1e59      	subs	r1, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	fbb1 f3f3 	udiv	r3, r1, r3
 8005038:	3301      	adds	r3, #1
 800503a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800503e:	e051      	b.n	80050e4 <HAL_I2C_Init+0x1dc>
 8005040:	2304      	movs	r3, #4
 8005042:	e04f      	b.n	80050e4 <HAL_I2C_Init+0x1dc>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d111      	bne.n	8005070 <HAL_I2C_Init+0x168>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	1e58      	subs	r0, r3, #1
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6859      	ldr	r1, [r3, #4]
 8005054:	460b      	mov	r3, r1
 8005056:	005b      	lsls	r3, r3, #1
 8005058:	440b      	add	r3, r1
 800505a:	fbb0 f3f3 	udiv	r3, r0, r3
 800505e:	3301      	adds	r3, #1
 8005060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005064:	2b00      	cmp	r3, #0
 8005066:	bf0c      	ite	eq
 8005068:	2301      	moveq	r3, #1
 800506a:	2300      	movne	r3, #0
 800506c:	b2db      	uxtb	r3, r3
 800506e:	e012      	b.n	8005096 <HAL_I2C_Init+0x18e>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	1e58      	subs	r0, r3, #1
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6859      	ldr	r1, [r3, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	440b      	add	r3, r1
 800507e:	0099      	lsls	r1, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	fbb0 f3f3 	udiv	r3, r0, r3
 8005086:	3301      	adds	r3, #1
 8005088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800508c:	2b00      	cmp	r3, #0
 800508e:	bf0c      	ite	eq
 8005090:	2301      	moveq	r3, #1
 8005092:	2300      	movne	r3, #0
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <HAL_I2C_Init+0x196>
 800509a:	2301      	movs	r3, #1
 800509c:	e022      	b.n	80050e4 <HAL_I2C_Init+0x1dc>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10e      	bne.n	80050c4 <HAL_I2C_Init+0x1bc>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	1e58      	subs	r0, r3, #1
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6859      	ldr	r1, [r3, #4]
 80050ae:	460b      	mov	r3, r1
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	440b      	add	r3, r1
 80050b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80050b8:	3301      	adds	r3, #1
 80050ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050c2:	e00f      	b.n	80050e4 <HAL_I2C_Init+0x1dc>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	1e58      	subs	r0, r3, #1
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6859      	ldr	r1, [r3, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	440b      	add	r3, r1
 80050d2:	0099      	lsls	r1, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80050da:	3301      	adds	r3, #1
 80050dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050e4:	6879      	ldr	r1, [r7, #4]
 80050e6:	6809      	ldr	r1, [r1, #0]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69da      	ldr	r2, [r3, #28]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005112:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	6911      	ldr	r1, [r2, #16]
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	68d2      	ldr	r2, [r2, #12]
 800511e:	4311      	orrs	r1, r2
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	430b      	orrs	r3, r1
 8005126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	695a      	ldr	r2, [r3, #20]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0201 	orr.w	r2, r2, #1
 8005152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	000186a0 	.word	0x000186a0
 8005180:	001e847f 	.word	0x001e847f
 8005184:	003d08ff 	.word	0x003d08ff
 8005188:	431bde83 	.word	0x431bde83
 800518c:	10624dd3 	.word	0x10624dd3

08005190 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af02      	add	r7, sp, #8
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	607a      	str	r2, [r7, #4]
 800519a:	461a      	mov	r2, r3
 800519c:	460b      	mov	r3, r1
 800519e:	817b      	strh	r3, [r7, #10]
 80051a0:	4613      	mov	r3, r2
 80051a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051a4:	f7ff f810 	bl	80041c8 <HAL_GetTick>
 80051a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	f040 80e0 	bne.w	8005378 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	2319      	movs	r3, #25
 80051be:	2201      	movs	r2, #1
 80051c0:	4970      	ldr	r1, [pc, #448]	; (8005384 <HAL_I2C_Master_Transmit+0x1f4>)
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f000 fc58 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051ce:	2302      	movs	r3, #2
 80051d0:	e0d3      	b.n	800537a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d101      	bne.n	80051e0 <HAL_I2C_Master_Transmit+0x50>
 80051dc:	2302      	movs	r3, #2
 80051de:	e0cc      	b.n	800537a <HAL_I2C_Master_Transmit+0x1ea>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d007      	beq.n	8005206 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005214:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2221      	movs	r2, #33	; 0x21
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2210      	movs	r2, #16
 8005222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	893a      	ldrh	r2, [r7, #8]
 8005236:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800523c:	b29a      	uxth	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	4a50      	ldr	r2, [pc, #320]	; (8005388 <HAL_I2C_Master_Transmit+0x1f8>)
 8005246:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005248:	8979      	ldrh	r1, [r7, #10]
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	6a3a      	ldr	r2, [r7, #32]
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 fac2 	bl	80057d8 <I2C_MasterRequestWrite>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e08d      	b.n	800537a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800525e:	2300      	movs	r3, #0
 8005260:	613b      	str	r3, [r7, #16]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	695b      	ldr	r3, [r3, #20]
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	613b      	str	r3, [r7, #16]
 8005272:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005274:	e066      	b.n	8005344 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	6a39      	ldr	r1, [r7, #32]
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 fcd2 	bl	8005c24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00d      	beq.n	80052a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	2b04      	cmp	r3, #4
 800528c:	d107      	bne.n	800529e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800529c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e06b      	b.n	800537a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	781a      	ldrb	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052bc:	b29b      	uxth	r3, r3
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d11b      	bne.n	8005318 <HAL_I2C_Master_Transmit+0x188>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d017      	beq.n	8005318 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	781a      	ldrb	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005310:	3b01      	subs	r3, #1
 8005312:	b29a      	uxth	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	6a39      	ldr	r1, [r7, #32]
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fcc2 	bl	8005ca6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00d      	beq.n	8005344 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532c:	2b04      	cmp	r3, #4
 800532e:	d107      	bne.n	8005340 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e01a      	b.n	800537a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005348:	2b00      	cmp	r3, #0
 800534a:	d194      	bne.n	8005276 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800535a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005374:	2300      	movs	r3, #0
 8005376:	e000      	b.n	800537a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005378:	2302      	movs	r3, #2
  }
}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	00100002 	.word	0x00100002
 8005388:	ffff0000 	.word	0xffff0000

0800538c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08c      	sub	sp, #48	; 0x30
 8005390:	af02      	add	r7, sp, #8
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	607a      	str	r2, [r7, #4]
 8005396:	461a      	mov	r2, r3
 8005398:	460b      	mov	r3, r1
 800539a:	817b      	strh	r3, [r7, #10]
 800539c:	4613      	mov	r3, r2
 800539e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053a0:	f7fe ff12 	bl	80041c8 <HAL_GetTick>
 80053a4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b20      	cmp	r3, #32
 80053b0:	f040 820b 	bne.w	80057ca <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b6:	9300      	str	r3, [sp, #0]
 80053b8:	2319      	movs	r3, #25
 80053ba:	2201      	movs	r2, #1
 80053bc:	497c      	ldr	r1, [pc, #496]	; (80055b0 <HAL_I2C_Master_Receive+0x224>)
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 fb5a 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80053ca:	2302      	movs	r3, #2
 80053cc:	e1fe      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d101      	bne.n	80053dc <HAL_I2C_Master_Receive+0x50>
 80053d8:	2302      	movs	r3, #2
 80053da:	e1f7      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d007      	beq.n	8005402 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f042 0201 	orr.w	r2, r2, #1
 8005400:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005410:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2222      	movs	r2, #34	; 0x22
 8005416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2210      	movs	r2, #16
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	893a      	ldrh	r2, [r7, #8]
 8005432:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005438:	b29a      	uxth	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4a5c      	ldr	r2, [pc, #368]	; (80055b4 <HAL_I2C_Master_Receive+0x228>)
 8005442:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005444:	8979      	ldrh	r1, [r7, #10]
 8005446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 fa46 	bl	80058dc <I2C_MasterRequestRead>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e1b8      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800545e:	2b00      	cmp	r3, #0
 8005460:	d113      	bne.n	800548a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005462:	2300      	movs	r3, #0
 8005464:	623b      	str	r3, [r7, #32]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	695b      	ldr	r3, [r3, #20]
 800546c:	623b      	str	r3, [r7, #32]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	623b      	str	r3, [r7, #32]
 8005476:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	e18c      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800548e:	2b01      	cmp	r3, #1
 8005490:	d11b      	bne.n	80054ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a2:	2300      	movs	r3, #0
 80054a4:	61fb      	str	r3, [r7, #28]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	61fb      	str	r3, [r7, #28]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	61fb      	str	r3, [r7, #28]
 80054b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	e16c      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d11b      	bne.n	800550a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054f2:	2300      	movs	r3, #0
 80054f4:	61bb      	str	r3, [r7, #24]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	61bb      	str	r3, [r7, #24]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	e14c      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005518:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800551a:	2300      	movs	r3, #0
 800551c:	617b      	str	r3, [r7, #20]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005530:	e138      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005536:	2b03      	cmp	r3, #3
 8005538:	f200 80f1 	bhi.w	800571e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005540:	2b01      	cmp	r3, #1
 8005542:	d123      	bne.n	800558c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005546:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 fbed 	bl	8005d28 <I2C_WaitOnRXNEFlagUntilTimeout>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e139      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	691a      	ldr	r2, [r3, #16]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005562:	b2d2      	uxtb	r2, r2
 8005564:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	1c5a      	adds	r2, r3, #1
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005574:	3b01      	subs	r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005580:	b29b      	uxth	r3, r3
 8005582:	3b01      	subs	r3, #1
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	855a      	strh	r2, [r3, #42]	; 0x2a
 800558a:	e10b      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005590:	2b02      	cmp	r3, #2
 8005592:	d14e      	bne.n	8005632 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	9300      	str	r3, [sp, #0]
 8005598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559a:	2200      	movs	r2, #0
 800559c:	4906      	ldr	r1, [pc, #24]	; (80055b8 <HAL_I2C_Master_Receive+0x22c>)
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 fa6a 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d008      	beq.n	80055bc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e10e      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
 80055ae:	bf00      	nop
 80055b0:	00100002 	.word	0x00100002
 80055b4:	ffff0000 	.word	0xffff0000
 80055b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	691a      	ldr	r2, [r3, #16]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d6:	b2d2      	uxtb	r2, r2
 80055d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055de:	1c5a      	adds	r2, r3, #1
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e8:	3b01      	subs	r3, #1
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	691a      	ldr	r2, [r3, #16]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	1c5a      	adds	r2, r3, #1
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005630:	e0b8      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005638:	2200      	movs	r2, #0
 800563a:	4966      	ldr	r1, [pc, #408]	; (80057d4 <HAL_I2C_Master_Receive+0x448>)
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 fa1b 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d001      	beq.n	800564c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e0bf      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800565a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005678:	3b01      	subs	r3, #1
 800567a:	b29a      	uxth	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005684:	b29b      	uxth	r3, r3
 8005686:	3b01      	subs	r3, #1
 8005688:	b29a      	uxth	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005694:	2200      	movs	r2, #0
 8005696:	494f      	ldr	r1, [pc, #316]	; (80057d4 <HAL_I2C_Master_Receive+0x448>)
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f000 f9ed 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e091      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691a      	ldr	r2, [r3, #16]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	691a      	ldr	r2, [r3, #16]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f4:	b2d2      	uxtb	r2, r2
 80056f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005712:	b29b      	uxth	r3, r3
 8005714:	3b01      	subs	r3, #1
 8005716:	b29a      	uxth	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800571c:	e042      	b.n	80057a4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800571e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005720:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 fb00 	bl	8005d28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d001      	beq.n	8005732 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e04c      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	691a      	ldr	r2, [r3, #16]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575a:	b29b      	uxth	r3, r3
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b04      	cmp	r3, #4
 8005770:	d118      	bne.n	80057a4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578e:	3b01      	subs	r3, #1
 8005790:	b29a      	uxth	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f47f aec2 	bne.w	8005532 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057c6:	2300      	movs	r3, #0
 80057c8:	e000      	b.n	80057cc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80057ca:	2302      	movs	r3, #2
  }
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3728      	adds	r7, #40	; 0x28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	00010004 	.word	0x00010004

080057d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af02      	add	r7, sp, #8
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	607a      	str	r2, [r7, #4]
 80057e2:	603b      	str	r3, [r7, #0]
 80057e4:	460b      	mov	r3, r1
 80057e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d006      	beq.n	8005802 <I2C_MasterRequestWrite+0x2a>
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d003      	beq.n	8005802 <I2C_MasterRequestWrite+0x2a>
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005800:	d108      	bne.n	8005814 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e00b      	b.n	800582c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005818:	2b12      	cmp	r3, #18
 800581a:	d107      	bne.n	800582c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800582a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f000 f91d 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00d      	beq.n	8005860 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800584e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005852:	d103      	bne.n	800585c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800585a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e035      	b.n	80058cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005868:	d108      	bne.n	800587c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800586a:	897b      	ldrh	r3, [r7, #10]
 800586c:	b2db      	uxtb	r3, r3
 800586e:	461a      	mov	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005878:	611a      	str	r2, [r3, #16]
 800587a:	e01b      	b.n	80058b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800587c:	897b      	ldrh	r3, [r7, #10]
 800587e:	11db      	asrs	r3, r3, #7
 8005880:	b2db      	uxtb	r3, r3
 8005882:	f003 0306 	and.w	r3, r3, #6
 8005886:	b2db      	uxtb	r3, r3
 8005888:	f063 030f 	orn	r3, r3, #15
 800588c:	b2da      	uxtb	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	490e      	ldr	r1, [pc, #56]	; (80058d4 <I2C_MasterRequestWrite+0xfc>)
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f943 	bl	8005b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e010      	b.n	80058cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80058aa:	897b      	ldrh	r3, [r7, #10]
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	4907      	ldr	r1, [pc, #28]	; (80058d8 <I2C_MasterRequestWrite+0x100>)
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f933 	bl	8005b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	00010008 	.word	0x00010008
 80058d8:	00010002 	.word	0x00010002

080058dc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b088      	sub	sp, #32
 80058e0:	af02      	add	r7, sp, #8
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	607a      	str	r2, [r7, #4]
 80058e6:	603b      	str	r3, [r7, #0]
 80058e8:	460b      	mov	r3, r1
 80058ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005900:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2b08      	cmp	r3, #8
 8005906:	d006      	beq.n	8005916 <I2C_MasterRequestRead+0x3a>
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d003      	beq.n	8005916 <I2C_MasterRequestRead+0x3a>
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005914:	d108      	bne.n	8005928 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	e00b      	b.n	8005940 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800592c:	2b11      	cmp	r3, #17
 800592e:	d107      	bne.n	8005940 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800593e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 f893 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00d      	beq.n	8005974 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005966:	d103      	bne.n	8005970 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800596e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e079      	b.n	8005a68 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800597c:	d108      	bne.n	8005990 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800597e:	897b      	ldrh	r3, [r7, #10]
 8005980:	b2db      	uxtb	r3, r3
 8005982:	f043 0301 	orr.w	r3, r3, #1
 8005986:	b2da      	uxtb	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	611a      	str	r2, [r3, #16]
 800598e:	e05f      	b.n	8005a50 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005990:	897b      	ldrh	r3, [r7, #10]
 8005992:	11db      	asrs	r3, r3, #7
 8005994:	b2db      	uxtb	r3, r3
 8005996:	f003 0306 	and.w	r3, r3, #6
 800599a:	b2db      	uxtb	r3, r3
 800599c:	f063 030f 	orn	r3, r3, #15
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	4930      	ldr	r1, [pc, #192]	; (8005a70 <I2C_MasterRequestRead+0x194>)
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f8b9 	bl	8005b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e054      	b.n	8005a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059be:	897b      	ldrh	r3, [r7, #10]
 80059c0:	b2da      	uxtb	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	4929      	ldr	r1, [pc, #164]	; (8005a74 <I2C_MasterRequestRead+0x198>)
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 f8a9 	bl	8005b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e044      	b.n	8005a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059de:	2300      	movs	r3, #0
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695b      	ldr	r3, [r3, #20]
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a02:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	9300      	str	r3, [sp, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a10:	68f8      	ldr	r0, [r7, #12]
 8005a12:	f000 f831 	bl	8005a78 <I2C_WaitOnFlagUntilTimeout>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00d      	beq.n	8005a38 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a2a:	d103      	bne.n	8005a34 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a32:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e017      	b.n	8005a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005a38:	897b      	ldrh	r3, [r7, #10]
 8005a3a:	11db      	asrs	r3, r3, #7
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	f003 0306 	and.w	r3, r3, #6
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	f063 030e 	orn	r3, r3, #14
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	4907      	ldr	r1, [pc, #28]	; (8005a74 <I2C_MasterRequestRead+0x198>)
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 f865 	bl	8005b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e000      	b.n	8005a68 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	00010008 	.word	0x00010008
 8005a74:	00010002 	.word	0x00010002

08005a78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	603b      	str	r3, [r7, #0]
 8005a84:	4613      	mov	r3, r2
 8005a86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a88:	e025      	b.n	8005ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d021      	beq.n	8005ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a92:	f7fe fb99 	bl	80041c8 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d302      	bcc.n	8005aa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d116      	bne.n	8005ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	f043 0220 	orr.w	r2, r3, #32
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e023      	b.n	8005b1e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	0c1b      	lsrs	r3, r3, #16
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d10d      	bne.n	8005afc <I2C_WaitOnFlagUntilTimeout+0x84>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	43da      	mvns	r2, r3
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4013      	ands	r3, r2
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	bf0c      	ite	eq
 8005af2:	2301      	moveq	r3, #1
 8005af4:	2300      	movne	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	e00c      	b.n	8005b16 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	43da      	mvns	r2, r3
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	4013      	ands	r3, r2
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	bf0c      	ite	eq
 8005b0e:	2301      	moveq	r3, #1
 8005b10:	2300      	movne	r3, #0
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	461a      	mov	r2, r3
 8005b16:	79fb      	ldrb	r3, [r7, #7]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d0b6      	beq.n	8005a8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b084      	sub	sp, #16
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	60f8      	str	r0, [r7, #12]
 8005b2e:	60b9      	str	r1, [r7, #8]
 8005b30:	607a      	str	r2, [r7, #4]
 8005b32:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b34:	e051      	b.n	8005bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b44:	d123      	bne.n	8005b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b54:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b5e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	f043 0204 	orr.w	r2, r3, #4
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e046      	b.n	8005c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d021      	beq.n	8005bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b96:	f7fe fb17 	bl	80041c8 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d302      	bcc.n	8005bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d116      	bne.n	8005bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc6:	f043 0220 	orr.w	r2, r3, #32
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e020      	b.n	8005c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	0c1b      	lsrs	r3, r3, #16
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d10c      	bne.n	8005bfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	43da      	mvns	r2, r3
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	bf14      	ite	ne
 8005bf6:	2301      	movne	r3, #1
 8005bf8:	2300      	moveq	r3, #0
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	e00b      	b.n	8005c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	43da      	mvns	r2, r3
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	4013      	ands	r3, r2
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	bf14      	ite	ne
 8005c10:	2301      	movne	r3, #1
 8005c12:	2300      	moveq	r3, #0
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d18d      	bne.n	8005b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3710      	adds	r7, #16
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c30:	e02d      	b.n	8005c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 f8ce 	bl	8005dd4 <I2C_IsAcknowledgeFailed>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e02d      	b.n	8005c9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c48:	d021      	beq.n	8005c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c4a:	f7fe fabd 	bl	80041c8 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d302      	bcc.n	8005c60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d116      	bne.n	8005c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7a:	f043 0220 	orr.w	r2, r3, #32
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e007      	b.n	8005c9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c98:	2b80      	cmp	r3, #128	; 0x80
 8005c9a:	d1ca      	bne.n	8005c32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b084      	sub	sp, #16
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	60f8      	str	r0, [r7, #12]
 8005cae:	60b9      	str	r1, [r7, #8]
 8005cb0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005cb2:	e02d      	b.n	8005d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 f88d 	bl	8005dd4 <I2C_IsAcknowledgeFailed>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e02d      	b.n	8005d20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cca:	d021      	beq.n	8005d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ccc:	f7fe fa7c 	bl	80041c8 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	68ba      	ldr	r2, [r7, #8]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d302      	bcc.n	8005ce2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d116      	bne.n	8005d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2220      	movs	r2, #32
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfc:	f043 0220 	orr.w	r2, r3, #32
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e007      	b.n	8005d20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d1ca      	bne.n	8005cb4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d34:	e042      	b.n	8005dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	f003 0310 	and.w	r3, r3, #16
 8005d40:	2b10      	cmp	r3, #16
 8005d42:	d119      	bne.n	8005d78 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f06f 0210 	mvn.w	r2, #16
 8005d4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e029      	b.n	8005dcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d78:	f7fe fa26 	bl	80041c8 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d302      	bcc.n	8005d8e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d116      	bne.n	8005dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2220      	movs	r2, #32
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da8:	f043 0220 	orr.w	r2, r3, #32
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e007      	b.n	8005dcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dc6:	2b40      	cmp	r3, #64	; 0x40
 8005dc8:	d1b5      	bne.n	8005d36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3710      	adds	r7, #16
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dea:	d11b      	bne.n	8005e24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005df4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e10:	f043 0204 	orr.w	r2, r3, #4
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e000      	b.n	8005e26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	370c      	adds	r7, #12
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bc80      	pop	{r7}
 8005e2e:	4770      	bx	lr

08005e30 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e32:	b08b      	sub	sp, #44	; 0x2c
 8005e34:	af06      	add	r7, sp, #24
 8005e36:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e0d0      	b.n	8005fe4 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d106      	bne.n	8005e5c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f008 f85c 	bl	800df14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2203      	movs	r2, #3
 8005e60:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f003 fd7d 	bl	8009968 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e6e:	2300      	movs	r3, #0
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	e04c      	b.n	8005f0e <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
 8005e76:	6879      	ldr	r1, [r7, #4]
 8005e78:	1c5a      	adds	r2, r3, #1
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4413      	add	r3, r2
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	440b      	add	r3, r1
 8005e84:	3301      	adds	r3, #1
 8005e86:	2201      	movs	r2, #1
 8005e88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e8a:	7bfb      	ldrb	r3, [r7, #15]
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	440b      	add	r3, r1
 8005e9a:	7bfa      	ldrb	r2, [r7, #15]
 8005e9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
 8005ea2:	b298      	uxth	r0, r3
 8005ea4:	6879      	ldr	r1, [r7, #4]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	440b      	add	r3, r1
 8005eb0:	3336      	adds	r3, #54	; 0x36
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
 8005eb8:	6879      	ldr	r1, [r7, #4]
 8005eba:	1c5a      	adds	r2, r3, #1
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	440b      	add	r3, r1
 8005ec6:	3303      	adds	r3, #3
 8005ec8:	2200      	movs	r2, #0
 8005eca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005ecc:	7bfa      	ldrb	r2, [r7, #15]
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	00db      	lsls	r3, r3, #3
 8005ed8:	440b      	add	r3, r1
 8005eda:	3338      	adds	r3, #56	; 0x38
 8005edc:	2200      	movs	r2, #0
 8005ede:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ee0:	7bfa      	ldrb	r2, [r7, #15]
 8005ee2:	6879      	ldr	r1, [r7, #4]
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	4413      	add	r3, r2
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	440b      	add	r3, r1
 8005eee:	333c      	adds	r3, #60	; 0x3c
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ef4:	7bfa      	ldrb	r2, [r7, #15]
 8005ef6:	6879      	ldr	r1, [r7, #4]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	440b      	add	r3, r1
 8005f02:	3340      	adds	r3, #64	; 0x40
 8005f04:	2200      	movs	r2, #0
 8005f06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f08:	7bfb      	ldrb	r3, [r7, #15]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	73fb      	strb	r3, [r7, #15]
 8005f0e:	7bfa      	ldrb	r2, [r7, #15]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d3ad      	bcc.n	8005e74 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f18:	2300      	movs	r3, #0
 8005f1a:	73fb      	strb	r3, [r7, #15]
 8005f1c:	e044      	b.n	8005fa8 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f1e:	7bfa      	ldrb	r2, [r7, #15]
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	4613      	mov	r3, r2
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	4413      	add	r3, r2
 8005f28:	00db      	lsls	r3, r3, #3
 8005f2a:	440b      	add	r3, r1
 8005f2c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005f30:	2200      	movs	r2, #0
 8005f32:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f34:	7bfa      	ldrb	r2, [r7, #15]
 8005f36:	6879      	ldr	r1, [r7, #4]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	00db      	lsls	r3, r3, #3
 8005f40:	440b      	add	r3, r1
 8005f42:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005f46:	7bfa      	ldrb	r2, [r7, #15]
 8005f48:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f4a:	7bfa      	ldrb	r2, [r7, #15]
 8005f4c:	6879      	ldr	r1, [r7, #4]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	440b      	add	r3, r1
 8005f58:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f60:	7bfa      	ldrb	r2, [r7, #15]
 8005f62:	6879      	ldr	r1, [r7, #4]
 8005f64:	4613      	mov	r3, r2
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	4413      	add	r3, r2
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	440b      	add	r3, r1
 8005f6e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005f72:	2200      	movs	r2, #0
 8005f74:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f76:	7bfa      	ldrb	r2, [r7, #15]
 8005f78:	6879      	ldr	r1, [r7, #4]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	440b      	add	r3, r1
 8005f84:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f8c:	7bfa      	ldrb	r2, [r7, #15]
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	4613      	mov	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	00db      	lsls	r3, r3, #3
 8005f98:	440b      	add	r3, r1
 8005f9a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fa2:	7bfb      	ldrb	r3, [r7, #15]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	73fb      	strb	r3, [r7, #15]
 8005fa8:	7bfa      	ldrb	r2, [r7, #15]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d3b5      	bcc.n	8005f1e <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	687e      	ldr	r6, [r7, #4]
 8005fba:	466d      	mov	r5, sp
 8005fbc:	f106 0410 	add.w	r4, r6, #16
 8005fc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005fc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005fc4:	6823      	ldr	r3, [r4, #0]
 8005fc6:	602b      	str	r3, [r5, #0]
 8005fc8:	1d33      	adds	r3, r6, #4
 8005fca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fcc:	6838      	ldr	r0, [r7, #0]
 8005fce:	f003 fce5 	bl	800999c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3714      	adds	r7, #20
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005fec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d101      	bne.n	8006002 <HAL_PCD_Start+0x16>
 8005ffe:	2302      	movs	r3, #2
 8006000:	e016      	b.n	8006030 <HAL_PCD_Start+0x44>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4618      	mov	r0, r3
 8006010:	f003 fc94 	bl	800993c <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8006014:	2101      	movs	r1, #1
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f007 ff5e 	bl	800ded8 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f006 f979 	bl	800c318 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800602e:	2300      	movs	r3, #0
}
 8006030:	4618      	mov	r0, r3
 8006032:	3708      	adds	r7, #8
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4618      	mov	r0, r3
 8006046:	f006 f971 	bl	800c32c <USB_ReadInterrupts>
 800604a:	4603      	mov	r3, r0
 800604c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006050:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006054:	d102      	bne.n	800605c <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 faf5 	bl	8006646 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4618      	mov	r0, r3
 8006062:	f006 f963 	bl	800c32c <USB_ReadInterrupts>
 8006066:	4603      	mov	r3, r0
 8006068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800606c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006070:	d112      	bne.n	8006098 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800607a:	b29a      	uxth	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006084:	b292      	uxth	r2, r2
 8006086:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f007 ffbd 	bl	800e00a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006090:	2100      	movs	r1, #0
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f8c7 	bl	8006226 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4618      	mov	r0, r3
 800609e:	f006 f945 	bl	800c32c <USB_ReadInterrupts>
 80060a2:	4603      	mov	r3, r0
 80060a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060ac:	d10b      	bne.n	80060c6 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80060c0:	b292      	uxth	r2, r2
 80060c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f006 f92e 	bl	800c32c <USB_ReadInterrupts>
 80060d0:	4603      	mov	r3, r0
 80060d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060da:	d10b      	bne.n	80060f4 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060ee:	b292      	uxth	r2, r2
 80060f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f006 f917 	bl	800c32c <USB_ReadInterrupts>
 80060fe:	4603      	mov	r3, r0
 8006100:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006108:	d126      	bne.n	8006158 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006112:	b29a      	uxth	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 0204 	bic.w	r2, r2, #4
 800611c:	b292      	uxth	r2, r2
 800611e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800612a:	b29a      	uxth	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f022 0208 	bic.w	r2, r2, #8
 8006134:	b292      	uxth	r2, r2
 8006136:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f007 ff9e 	bl	800e07c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006148:	b29a      	uxth	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006152:	b292      	uxth	r2, r2
 8006154:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4618      	mov	r0, r3
 800615e:	f006 f8e5 	bl	800c32c <USB_ReadInterrupts>
 8006162:	4603      	mov	r3, r0
 8006164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800616c:	d126      	bne.n	80061bc <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006176:	b29a      	uxth	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f042 0208 	orr.w	r2, r2, #8
 8006180:	b292      	uxth	r2, r2
 8006182:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800618e:	b29a      	uxth	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006198:	b292      	uxth	r2, r2
 800619a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f042 0204 	orr.w	r2, r2, #4
 80061b0:	b292      	uxth	r2, r2
 80061b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f007 ff46 	bl	800e048 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f006 f8b3 	bl	800c32c <USB_ReadInterrupts>
 80061c6:	4603      	mov	r3, r0
 80061c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d0:	d10e      	bne.n	80061f0 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80061da:	b29a      	uxth	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80061e4:	b292      	uxth	r2, r2
 80061e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f007 feff 	bl	800dfee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f006 f899 	bl	800c32c <USB_ReadInterrupts>
 80061fa:	4603      	mov	r3, r0
 80061fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006204:	d10b      	bne.n	800621e <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800620e:	b29a      	uxth	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006218:	b292      	uxth	r2, r2
 800621a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800621e:	bf00      	nop
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b082      	sub	sp, #8
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
 800622e:	460b      	mov	r3, r1
 8006230:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006238:	2b01      	cmp	r3, #1
 800623a:	d101      	bne.n	8006240 <HAL_PCD_SetAddress+0x1a>
 800623c:	2302      	movs	r3, #2
 800623e:	e013      	b.n	8006268 <HAL_PCD_SetAddress+0x42>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	78fa      	ldrb	r2, [r7, #3]
 800624c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	78fa      	ldrb	r2, [r7, #3]
 8006256:	4611      	mov	r1, r2
 8006258:	4618      	mov	r0, r3
 800625a:	f006 f84a 	bl	800c2f2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3708      	adds	r7, #8
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	4608      	mov	r0, r1
 800627a:	4611      	mov	r1, r2
 800627c:	461a      	mov	r2, r3
 800627e:	4603      	mov	r3, r0
 8006280:	70fb      	strb	r3, [r7, #3]
 8006282:	460b      	mov	r3, r1
 8006284:	803b      	strh	r3, [r7, #0]
 8006286:	4613      	mov	r3, r2
 8006288:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800628a:	2300      	movs	r3, #0
 800628c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800628e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006292:	2b00      	cmp	r3, #0
 8006294:	da0e      	bge.n	80062b4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	1c5a      	adds	r2, r3, #1
 800629e:	4613      	mov	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	4413      	add	r3, r2
 80062a4:	00db      	lsls	r3, r3, #3
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	4413      	add	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2201      	movs	r2, #1
 80062b0:	705a      	strb	r2, [r3, #1]
 80062b2:	e00e      	b.n	80062d2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062b4:	78fb      	ldrb	r3, [r7, #3]
 80062b6:	f003 0207 	and.w	r2, r3, #7
 80062ba:	4613      	mov	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4413      	add	r3, r2
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	4413      	add	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80062d2:	78fb      	ldrb	r3, [r7, #3]
 80062d4:	f003 0307 	and.w	r3, r3, #7
 80062d8:	b2da      	uxtb	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80062de:	883a      	ldrh	r2, [r7, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	78ba      	ldrb	r2, [r7, #2]
 80062e8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	785b      	ldrb	r3, [r3, #1]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d004      	beq.n	80062fc <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80062fc:	78bb      	ldrb	r3, [r7, #2]
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d102      	bne.n	8006308 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800630e:	2b01      	cmp	r3, #1
 8006310:	d101      	bne.n	8006316 <HAL_PCD_EP_Open+0xa6>
 8006312:	2302      	movs	r3, #2
 8006314:	e00e      	b.n	8006334 <HAL_PCD_EP_Open+0xc4>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68f9      	ldr	r1, [r7, #12]
 8006324:	4618      	mov	r0, r3
 8006326:	f003 fb59 	bl	80099dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8006332:	7afb      	ldrb	r3, [r7, #11]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	460b      	mov	r3, r1
 8006346:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006348:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800634c:	2b00      	cmp	r3, #0
 800634e:	da0e      	bge.n	800636e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006350:	78fb      	ldrb	r3, [r7, #3]
 8006352:	f003 0307 	and.w	r3, r3, #7
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	4613      	mov	r3, r2
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	4413      	add	r3, r2
 800635e:	00db      	lsls	r3, r3, #3
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	4413      	add	r3, r2
 8006364:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2201      	movs	r2, #1
 800636a:	705a      	strb	r2, [r3, #1]
 800636c:	e00e      	b.n	800638c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800636e:	78fb      	ldrb	r3, [r7, #3]
 8006370:	f003 0207 	and.w	r2, r3, #7
 8006374:	4613      	mov	r3, r2
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	4413      	add	r3, r2
 800637a:	00db      	lsls	r3, r3, #3
 800637c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	4413      	add	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800638c:	78fb      	ldrb	r3, [r7, #3]
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	b2da      	uxtb	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d101      	bne.n	80063a6 <HAL_PCD_EP_Close+0x6a>
 80063a2:	2302      	movs	r3, #2
 80063a4:	e00e      	b.n	80063c4 <HAL_PCD_EP_Close+0x88>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68f9      	ldr	r1, [r7, #12]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f003 fe7b 	bl	800a0b0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b086      	sub	sp, #24
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	607a      	str	r2, [r7, #4]
 80063d6:	603b      	str	r3, [r7, #0]
 80063d8:	460b      	mov	r3, r1
 80063da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063dc:	7afb      	ldrb	r3, [r7, #11]
 80063de:	f003 0207 	and.w	r2, r3, #7
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	00db      	lsls	r3, r3, #3
 80063ea:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	4413      	add	r3, r2
 80063f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2200      	movs	r2, #0
 8006404:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2200      	movs	r2, #0
 800640a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800640c:	7afb      	ldrb	r3, [r7, #11]
 800640e:	f003 0307 	and.w	r3, r3, #7
 8006412:	b2da      	uxtb	r2, r3
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006418:	7afb      	ldrb	r3, [r7, #11]
 800641a:	f003 0307 	and.w	r3, r3, #7
 800641e:	2b00      	cmp	r3, #0
 8006420:	d106      	bne.n	8006430 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6979      	ldr	r1, [r7, #20]
 8006428:	4618      	mov	r0, r3
 800642a:	f004 f82d 	bl	800a488 <USB_EPStartXfer>
 800642e:	e005      	b.n	800643c <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6979      	ldr	r1, [r7, #20]
 8006436:	4618      	mov	r0, r3
 8006438:	f004 f826 	bl	800a488 <USB_EPStartXfer>
  }

  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
 800644e:	460b      	mov	r3, r1
 8006450:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006452:	78fb      	ldrb	r3, [r7, #3]
 8006454:	f003 0207 	and.w	r2, r3, #7
 8006458:	6879      	ldr	r1, [r7, #4]
 800645a:	4613      	mov	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	00db      	lsls	r3, r3, #3
 8006462:	440b      	add	r3, r1
 8006464:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8006468:	681b      	ldr	r3, [r3, #0]
}
 800646a:	4618      	mov	r0, r3
 800646c:	370c      	adds	r7, #12
 800646e:	46bd      	mov	sp, r7
 8006470:	bc80      	pop	{r7}
 8006472:	4770      	bx	lr

08006474 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b086      	sub	sp, #24
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	607a      	str	r2, [r7, #4]
 800647e:	603b      	str	r3, [r7, #0]
 8006480:	460b      	mov	r3, r1
 8006482:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006484:	7afb      	ldrb	r3, [r7, #11]
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	1c5a      	adds	r2, r3, #1
 800648c:	4613      	mov	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	4413      	add	r3, r2
 8006492:	00db      	lsls	r3, r3, #3
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	4413      	add	r3, r2
 8006498:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	2201      	movs	r2, #1
 80064aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	2200      	movs	r2, #0
 80064b8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	2201      	movs	r2, #1
 80064be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064c0:	7afb      	ldrb	r3, [r7, #11]
 80064c2:	f003 0307 	and.w	r3, r3, #7
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064cc:	7afb      	ldrb	r3, [r7, #11]
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	6979      	ldr	r1, [r7, #20]
 80064dc:	4618      	mov	r0, r3
 80064de:	f003 ffd3 	bl	800a488 <USB_EPStartXfer>
 80064e2:	e005      	b.n	80064f0 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	6979      	ldr	r1, [r7, #20]
 80064ea:	4618      	mov	r0, r3
 80064ec:	f003 ffcc 	bl	800a488 <USB_EPStartXfer>
  }

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b084      	sub	sp, #16
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
 8006502:	460b      	mov	r3, r1
 8006504:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006506:	78fb      	ldrb	r3, [r7, #3]
 8006508:	f003 0207 	and.w	r2, r3, #7
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	429a      	cmp	r2, r3
 8006512:	d901      	bls.n	8006518 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e03e      	b.n	8006596 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800651c:	2b00      	cmp	r3, #0
 800651e:	da0e      	bge.n	800653e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006520:	78fb      	ldrb	r3, [r7, #3]
 8006522:	f003 0307 	and.w	r3, r3, #7
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	4613      	mov	r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4413      	add	r3, r2
 800652e:	00db      	lsls	r3, r3, #3
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	4413      	add	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	705a      	strb	r2, [r3, #1]
 800653c:	e00c      	b.n	8006558 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800653e:	78fa      	ldrb	r2, [r7, #3]
 8006540:	4613      	mov	r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	4413      	add	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2201      	movs	r2, #1
 800655c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800655e:	78fb      	ldrb	r3, [r7, #3]
 8006560:	f003 0307 	and.w	r3, r3, #7
 8006564:	b2da      	uxtb	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006570:	2b01      	cmp	r3, #1
 8006572:	d101      	bne.n	8006578 <HAL_PCD_EP_SetStall+0x7e>
 8006574:	2302      	movs	r3, #2
 8006576:	e00e      	b.n	8006596 <HAL_PCD_EP_SetStall+0x9c>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68f9      	ldr	r1, [r7, #12]
 8006586:	4618      	mov	r0, r3
 8006588:	f005 fdb6 	bl	800c0f8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
 80065a6:	460b      	mov	r3, r1
 80065a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80065aa:	78fb      	ldrb	r3, [r7, #3]
 80065ac:	f003 020f 	and.w	r2, r3, #15
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d901      	bls.n	80065bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e040      	b.n	800663e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80065bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	da0e      	bge.n	80065e2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	f003 0307 	and.w	r3, r3, #7
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	4613      	mov	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4413      	add	r3, r2
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	4413      	add	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2201      	movs	r2, #1
 80065de:	705a      	strb	r2, [r3, #1]
 80065e0:	e00e      	b.n	8006600 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065e2:	78fb      	ldrb	r3, [r7, #3]
 80065e4:	f003 0207 	and.w	r2, r3, #7
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	00db      	lsls	r3, r3, #3
 80065f0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	4413      	add	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006606:	78fb      	ldrb	r3, [r7, #3]
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	b2da      	uxtb	r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <HAL_PCD_EP_ClrStall+0x82>
 800661c:	2302      	movs	r3, #2
 800661e:	e00e      	b.n	800663e <HAL_PCD_EP_ClrStall+0xa0>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68f9      	ldr	r1, [r7, #12]
 800662e:	4618      	mov	r0, r3
 8006630:	f005 fdb2 	bl	800c198 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b08e      	sub	sp, #56	; 0x38
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800664e:	e2ec      	b.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006658:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800665a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800665c:	b2db      	uxtb	r3, r3
 800665e:	f003 030f 	and.w	r3, r3, #15
 8006662:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8006666:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800666a:	2b00      	cmp	r3, #0
 800666c:	f040 8161 	bne.w	8006932 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006670:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006672:	f003 0310 	and.w	r3, r3, #16
 8006676:	2b00      	cmp	r3, #0
 8006678:	d152      	bne.n	8006720 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	881b      	ldrh	r3, [r3, #0]
 8006680:	b29b      	uxth	r3, r3
 8006682:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800668a:	81fb      	strh	r3, [r7, #14]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	89fb      	ldrh	r3, [r7, #14]
 8006692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800669a:	b29b      	uxth	r3, r3
 800669c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	3328      	adds	r3, #40	; 0x28
 80066a2:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	461a      	mov	r2, r3
 80066b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	00db      	lsls	r3, r3, #3
 80066b6:	4413      	add	r3, r2
 80066b8:	3302      	adds	r3, #2
 80066ba:	005b      	lsls	r3, r3, #1
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6812      	ldr	r2, [r2, #0]
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066c6:	881b      	ldrh	r3, [r3, #0]
 80066c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80066d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d2:	695a      	ldr	r2, [r3, #20]
 80066d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d6:	69db      	ldr	r3, [r3, #28]
 80066d8:	441a      	add	r2, r3
 80066da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066dc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80066de:	2100      	movs	r1, #0
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f007 fc6a 	bl	800dfba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 829b 	beq.w	8006c2a <PCD_EP_ISR_Handler+0x5e4>
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	699b      	ldr	r3, [r3, #24]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f040 8296 	bne.w	8006c2a <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006704:	b2db      	uxtb	r3, r3
 8006706:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800670a:	b2da      	uxtb	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	b292      	uxth	r2, r2
 8006712:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800671e:	e284      	b.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006726:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	881b      	ldrh	r3, [r3, #0]
 800672e:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006730:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006736:	2b00      	cmp	r3, #0
 8006738:	d034      	beq.n	80067a4 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	00db      	lsls	r3, r3, #3
 800674c:	4413      	add	r3, r2
 800674e:	3306      	adds	r3, #6
 8006750:	005b      	lsls	r3, r3, #1
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	6812      	ldr	r2, [r2, #0]
 8006756:	4413      	add	r3, r2
 8006758:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800675c:	881b      	ldrh	r3, [r3, #0]
 800675e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006764:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8006770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006772:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006776:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006778:	b29b      	uxth	r3, r3
 800677a:	f005 fe2b 	bl	800c3d4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	881b      	ldrh	r3, [r3, #0]
 8006784:	b29a      	uxth	r2, r3
 8006786:	f640 738f 	movw	r3, #3983	; 0xf8f
 800678a:	4013      	ands	r3, r2
 800678c:	823b      	strh	r3, [r7, #16]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	8a3a      	ldrh	r2, [r7, #16]
 8006794:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006798:	b292      	uxth	r2, r2
 800679a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f007 fbdf 	bl	800df60 <HAL_PCD_SetupStageCallback>
 80067a2:	e242      	b.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80067a4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f280 823e 	bge.w	8006c2a <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	881b      	ldrh	r3, [r3, #0]
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80067ba:	4013      	ands	r3, r2
 80067bc:	83bb      	strh	r3, [r7, #28]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	8bba      	ldrh	r2, [r7, #28]
 80067c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067c8:	b292      	uxth	r2, r2
 80067ca:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	461a      	mov	r2, r3
 80067d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	00db      	lsls	r3, r3, #3
 80067de:	4413      	add	r3, r2
 80067e0:	3306      	adds	r3, #6
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	6812      	ldr	r2, [r2, #0]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067ee:	881b      	ldrh	r3, [r3, #0]
 80067f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80067f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d019      	beq.n	8006834 <PCD_EP_ISR_Handler+0x1ee>
 8006800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d015      	beq.n	8006834 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6818      	ldr	r0, [r3, #0]
 800680c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680e:	6959      	ldr	r1, [r3, #20]
 8006810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006812:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006818:	b29b      	uxth	r3, r3
 800681a:	f005 fddb 	bl	800c3d4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	695a      	ldr	r2, [r3, #20]
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	441a      	add	r2, r3
 8006828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800682c:	2100      	movs	r1, #0
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f007 fba8 	bl	800df84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	881b      	ldrh	r3, [r3, #0]
 800683a:	b29b      	uxth	r3, r3
 800683c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 81f2 	bne.w	8006c2a <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	61bb      	str	r3, [r7, #24]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006854:	b29b      	uxth	r3, r3
 8006856:	461a      	mov	r2, r3
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	4413      	add	r3, r2
 800685c:	61bb      	str	r3, [r7, #24]
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006864:	617b      	str	r3, [r7, #20]
 8006866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d112      	bne.n	8006894 <PCD_EP_ISR_Handler+0x24e>
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	881b      	ldrh	r3, [r3, #0]
 8006872:	b29b      	uxth	r3, r3
 8006874:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006878:	b29a      	uxth	r2, r3
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	801a      	strh	r2, [r3, #0]
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	b29b      	uxth	r3, r3
 8006884:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006888:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800688c:	b29a      	uxth	r2, r3
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	801a      	strh	r2, [r3, #0]
 8006892:	e02f      	b.n	80068f4 <PCD_EP_ISR_Handler+0x2ae>
 8006894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	2b3e      	cmp	r3, #62	; 0x3e
 800689a:	d813      	bhi.n	80068c4 <PCD_EP_ISR_Handler+0x27e>
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	085b      	lsrs	r3, r3, #1
 80068a2:	633b      	str	r3, [r7, #48]	; 0x30
 80068a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d002      	beq.n	80068b6 <PCD_EP_ISR_Handler+0x270>
 80068b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b2:	3301      	adds	r3, #1
 80068b4:	633b      	str	r3, [r7, #48]	; 0x30
 80068b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	029b      	lsls	r3, r3, #10
 80068bc:	b29a      	uxth	r2, r3
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	801a      	strh	r2, [r3, #0]
 80068c2:	e017      	b.n	80068f4 <PCD_EP_ISR_Handler+0x2ae>
 80068c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	095b      	lsrs	r3, r3, #5
 80068ca:	633b      	str	r3, [r7, #48]	; 0x30
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	f003 031f 	and.w	r3, r3, #31
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d102      	bne.n	80068de <PCD_EP_ISR_Handler+0x298>
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	3b01      	subs	r3, #1
 80068dc:	633b      	str	r3, [r7, #48]	; 0x30
 80068de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	029b      	lsls	r3, r3, #10
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	881b      	ldrh	r3, [r3, #0]
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006904:	827b      	strh	r3, [r7, #18]
 8006906:	8a7b      	ldrh	r3, [r7, #18]
 8006908:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800690c:	827b      	strh	r3, [r7, #18]
 800690e:	8a7b      	ldrh	r3, [r7, #18]
 8006910:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006914:	827b      	strh	r3, [r7, #18]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	8a7b      	ldrh	r3, [r7, #18]
 800691c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006920:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800692c:	b29b      	uxth	r3, r3
 800692e:	8013      	strh	r3, [r2, #0]
 8006930:	e17b      	b.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	461a      	mov	r2, r3
 8006938:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	4413      	add	r3, r2
 8006940:	881b      	ldrh	r3, [r3, #0]
 8006942:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006944:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8006948:	2b00      	cmp	r3, #0
 800694a:	f280 80ea 	bge.w	8006b22 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4413      	add	r3, r2
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	b29a      	uxth	r2, r3
 8006960:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006964:	4013      	ands	r3, r2
 8006966:	853b      	strh	r3, [r7, #40]	; 0x28
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8006978:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800697c:	b292      	uxth	r2, r2
 800697e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006980:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8006984:	4613      	mov	r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	00db      	lsls	r3, r3, #3
 800698c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	4413      	add	r3, r2
 8006994:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006998:	7b1b      	ldrb	r3, [r3, #12]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d122      	bne.n	80069e4 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	461a      	mov	r2, r3
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	00db      	lsls	r3, r3, #3
 80069b0:	4413      	add	r3, r2
 80069b2:	3306      	adds	r3, #6
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6812      	ldr	r2, [r2, #0]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069c0:	881b      	ldrh	r3, [r3, #0]
 80069c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069c6:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80069c8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f000 8087 	beq.w	8006ade <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6818      	ldr	r0, [r3, #0]
 80069d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d6:	6959      	ldr	r1, [r3, #20]
 80069d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069da:	88da      	ldrh	r2, [r3, #6]
 80069dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80069de:	f005 fcf9 	bl	800c3d4 <USB_ReadPMA>
 80069e2:	e07c      	b.n	8006ade <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80069e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e6:	78db      	ldrb	r3, [r3, #3]
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d108      	bne.n	80069fe <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80069ec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80069ee:	461a      	mov	r2, r3
 80069f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f927 	bl	8006c46 <HAL_PCD_EP_DB_Receive>
 80069f8:	4603      	mov	r3, r0
 80069fa:	86fb      	strh	r3, [r7, #54]	; 0x36
 80069fc:	e06f      	b.n	8006ade <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	461a      	mov	r2, r3
 8006a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4413      	add	r3, r2
 8006a0c:	881b      	ldrh	r3, [r3, #0]
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a18:	847b      	strh	r3, [r7, #34]	; 0x22
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	461a      	mov	r2, r3
 8006a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	441a      	add	r2, r3
 8006a28:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006a2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a36:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	461a      	mov	r2, r3
 8006a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	4413      	add	r3, r2
 8006a4c:	881b      	ldrh	r3, [r3, #0]
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d021      	beq.n	8006a9c <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	461a      	mov	r2, r3
 8006a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	00db      	lsls	r3, r3, #3
 8006a6a:	4413      	add	r3, r2
 8006a6c:	3302      	adds	r3, #2
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	6812      	ldr	r2, [r2, #0]
 8006a74:	4413      	add	r3, r2
 8006a76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a7a:	881b      	ldrh	r3, [r3, #0]
 8006a7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a80:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8006a82:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d02a      	beq.n	8006ade <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6818      	ldr	r0, [r3, #0]
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	6959      	ldr	r1, [r3, #20]
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	891a      	ldrh	r2, [r3, #8]
 8006a94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006a96:	f005 fc9d 	bl	800c3d4 <USB_ReadPMA>
 8006a9a:	e020      	b.n	8006ade <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	00db      	lsls	r3, r3, #3
 8006aae:	4413      	add	r3, r2
 8006ab0:	3306      	adds	r3, #6
 8006ab2:	005b      	lsls	r3, r3, #1
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	6812      	ldr	r2, [r2, #0]
 8006ab8:	4413      	add	r3, r2
 8006aba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ac4:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8006ac6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d008      	beq.n	8006ade <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6818      	ldr	r0, [r3, #0]
 8006ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad2:	6959      	ldr	r1, [r3, #20]
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad6:	895a      	ldrh	r2, [r3, #10]
 8006ad8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006ada:	f005 fc7b 	bl	800c3d4 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae0:	69da      	ldr	r2, [r3, #28]
 8006ae2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006ae4:	441a      	add	r2, r3
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aec:	695a      	ldr	r2, [r3, #20]
 8006aee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006af0:	441a      	add	r2, r3
 8006af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d004      	beq.n	8006b08 <PCD_EP_ISR_Handler+0x4c2>
 8006afe:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d206      	bcs.n	8006b16 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f007 fa38 	bl	800df84 <HAL_PCD_DataOutStageCallback>
 8006b14:	e005      	b.n	8006b22 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f003 fcb3 	bl	800a488 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006b22:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d07e      	beq.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8006b2c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006b30:	1c5a      	adds	r2, r3, #1
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	00db      	lsls	r3, r3, #3
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	461a      	mov	r2, r3
 8006b46:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	4413      	add	r3, r2
 8006b4e:	881b      	ldrh	r3, [r3, #0]
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b5a:	843b      	strh	r3, [r7, #32]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	461a      	mov	r2, r3
 8006b62:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	441a      	add	r2, r3
 8006b6a:	8c3b      	ldrh	r3, [r7, #32]
 8006b6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8006b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7a:	78db      	ldrb	r3, [r3, #3]
 8006b7c:	2b03      	cmp	r3, #3
 8006b7e:	d00c      	beq.n	8006b9a <PCD_EP_ISR_Handler+0x554>
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	78db      	ldrb	r3, [r3, #3]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d008      	beq.n	8006b9a <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8006b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8a:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8006b8c:	2b02      	cmp	r3, #2
 8006b8e:	d146      	bne.n	8006c1e <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8006b90:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d141      	bne.n	8006c1e <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	00db      	lsls	r3, r3, #3
 8006bac:	4413      	add	r3, r2
 8006bae:	3302      	adds	r3, #2
 8006bb0:	005b      	lsls	r3, r3, #1
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	6812      	ldr	r2, [r2, #0]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bbc:	881b      	ldrh	r3, [r3, #0]
 8006bbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bc2:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	699a      	ldr	r2, [r3, #24]
 8006bc8:	8bfb      	ldrh	r3, [r7, #30]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d906      	bls.n	8006bdc <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8006bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd0:	699a      	ldr	r2, [r3, #24]
 8006bd2:	8bfb      	ldrh	r3, [r7, #30]
 8006bd4:	1ad2      	subs	r2, r2, r3
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd8:	619a      	str	r2, [r3, #24]
 8006bda:	e002      	b.n	8006be2 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bde:	2200      	movs	r2, #0
 8006be0:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8006be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d106      	bne.n	8006bf8 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f007 f9e2 	bl	800dfba <HAL_PCD_DataInStageCallback>
 8006bf6:	e018      	b.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	695a      	ldr	r2, [r3, #20]
 8006bfc:	8bfb      	ldrh	r3, [r7, #30]
 8006bfe:	441a      	add	r2, r3
 8006c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c02:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	69da      	ldr	r2, [r3, #28]
 8006c08:	8bfb      	ldrh	r3, [r7, #30]
 8006c0a:	441a      	add	r2, r3
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0e:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c16:	4618      	mov	r0, r3
 8006c18:	f003 fc36 	bl	800a488 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8006c1c:	e005      	b.n	8006c2a <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006c1e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006c20:	461a      	mov	r2, r3
 8006c22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f91b 	bl	8006e60 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	b21b      	sxth	r3, r3
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f6ff ad0a 	blt.w	8006650 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3738      	adds	r7, #56	; 0x38
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b088      	sub	sp, #32
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	60f8      	str	r0, [r7, #12]
 8006c4e:	60b9      	str	r1, [r7, #8]
 8006c50:	4613      	mov	r3, r2
 8006c52:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c54:	88fb      	ldrh	r3, [r7, #6]
 8006c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d07e      	beq.n	8006d5c <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	461a      	mov	r2, r3
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	4413      	add	r3, r2
 8006c72:	3302      	adds	r3, #2
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	6812      	ldr	r2, [r2, #0]
 8006c7a:	4413      	add	r3, r2
 8006c7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c80:	881b      	ldrh	r3, [r3, #0]
 8006c82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c86:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	699a      	ldr	r2, [r3, #24]
 8006c8c:	8b7b      	ldrh	r3, [r7, #26]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d306      	bcc.n	8006ca0 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	699a      	ldr	r2, [r3, #24]
 8006c96:	8b7b      	ldrh	r3, [r7, #26]
 8006c98:	1ad2      	subs	r2, r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	619a      	str	r2, [r3, #24]
 8006c9e:	e002      	b.n	8006ca6 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d123      	bne.n	8006cf6 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4413      	add	r3, r2
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc8:	833b      	strh	r3, [r7, #24]
 8006cca:	8b3b      	ldrh	r3, [r7, #24]
 8006ccc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006cd0:	833b      	strh	r3, [r7, #24]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	441a      	add	r2, r3
 8006ce0:	8b3b      	ldrh	r3, [r7, #24]
 8006ce2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ce6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006cf6:	88fb      	ldrh	r3, [r7, #6]
 8006cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d01f      	beq.n	8006d40 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	461a      	mov	r2, r3
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	4413      	add	r3, r2
 8006d0e:	881b      	ldrh	r3, [r3, #0]
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d1a:	82fb      	strh	r3, [r7, #22]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	461a      	mov	r2, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	441a      	add	r2, r3
 8006d2a:	8afb      	ldrh	r3, [r7, #22]
 8006d2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006d40:	8b7b      	ldrh	r3, [r7, #26]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 8087 	beq.w	8006e56 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6818      	ldr	r0, [r3, #0]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	6959      	ldr	r1, [r3, #20]
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	891a      	ldrh	r2, [r3, #8]
 8006d54:	8b7b      	ldrh	r3, [r7, #26]
 8006d56:	f005 fb3d 	bl	800c3d4 <USB_ReadPMA>
 8006d5a:	e07c      	b.n	8006e56 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	461a      	mov	r2, r3
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	00db      	lsls	r3, r3, #3
 8006d6e:	4413      	add	r3, r2
 8006d70:	3306      	adds	r3, #6
 8006d72:	005b      	lsls	r3, r3, #1
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	6812      	ldr	r2, [r2, #0]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d7e:	881b      	ldrh	r3, [r3, #0]
 8006d80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d84:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	699a      	ldr	r2, [r3, #24]
 8006d8a:	8b7b      	ldrh	r3, [r7, #26]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d306      	bcc.n	8006d9e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	699a      	ldr	r2, [r3, #24]
 8006d94:	8b7b      	ldrh	r3, [r7, #26]
 8006d96:	1ad2      	subs	r2, r2, r3
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	619a      	str	r2, [r3, #24]
 8006d9c:	e002      	b.n	8006da4 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	2200      	movs	r2, #0
 8006da2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d123      	bne.n	8006df4 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	461a      	mov	r2, r3
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	4413      	add	r3, r2
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dc6:	83fb      	strh	r3, [r7, #30]
 8006dc8:	8bfb      	ldrh	r3, [r7, #30]
 8006dca:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006dce:	83fb      	strh	r3, [r7, #30]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	441a      	add	r2, r3
 8006dde:	8bfb      	ldrh	r3, [r7, #30]
 8006de0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006de4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006de8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006df4:	88fb      	ldrh	r3, [r7, #6]
 8006df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d11f      	bne.n	8006e3e <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	4413      	add	r3, r2
 8006e0c:	881b      	ldrh	r3, [r3, #0]
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e18:	83bb      	strh	r3, [r7, #28]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	441a      	add	r2, r3
 8006e28:	8bbb      	ldrh	r3, [r7, #28]
 8006e2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e36:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006e3e:	8b7b      	ldrh	r3, [r7, #26]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d008      	beq.n	8006e56 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6818      	ldr	r0, [r3, #0]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	6959      	ldr	r1, [r3, #20]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	895a      	ldrh	r2, [r3, #10]
 8006e50:	8b7b      	ldrh	r3, [r7, #26]
 8006e52:	f005 fabf 	bl	800c3d4 <USB_ReadPMA>
    }
  }

  return count;
 8006e56:	8b7b      	ldrh	r3, [r7, #26]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3720      	adds	r7, #32
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b0a2      	sub	sp, #136	; 0x88
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006e6e:	88fb      	ldrh	r3, [r7, #6]
 8006e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f000 81c7 	beq.w	8007208 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	461a      	mov	r2, r3
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	4413      	add	r3, r2
 8006e8e:	3302      	adds	r3, #2
 8006e90:	005b      	lsls	r3, r3, #1
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	6812      	ldr	r2, [r2, #0]
 8006e96:	4413      	add	r3, r2
 8006e98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e9c:	881b      	ldrh	r3, [r3, #0]
 8006e9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ea2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	699a      	ldr	r2, [r3, #24]
 8006eaa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d907      	bls.n	8006ec2 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	699a      	ldr	r2, [r3, #24]
 8006eb6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006eba:	1ad2      	subs	r2, r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	619a      	str	r2, [r3, #24]
 8006ec0:	e002      	b.n	8006ec8 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f040 80b9 	bne.w	8007044 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	785b      	ldrb	r3, [r3, #1]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d126      	bne.n	8006f28 <HAL_PCD_EP_DB_Transmit+0xc8>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	461a      	mov	r2, r3
 8006eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eee:	4413      	add	r3, r2
 8006ef0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	011a      	lsls	r2, r3, #4
 8006ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efa:	4413      	add	r3, r2
 8006efc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f00:	627b      	str	r3, [r7, #36]	; 0x24
 8006f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f04:	881b      	ldrh	r3, [r3, #0]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f10:	801a      	strh	r2, [r3, #0]
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	881b      	ldrh	r3, [r3, #0]
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f24:	801a      	strh	r2, [r3, #0]
 8006f26:	e01a      	b.n	8006f5e <HAL_PCD_EP_DB_Transmit+0xfe>
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	785b      	ldrb	r3, [r3, #1]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d116      	bne.n	8006f5e <HAL_PCD_EP_DB_Transmit+0xfe>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	633b      	str	r3, [r7, #48]	; 0x30
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	461a      	mov	r2, r3
 8006f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f44:	4413      	add	r3, r2
 8006f46:	633b      	str	r3, [r7, #48]	; 0x30
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	011a      	lsls	r2, r3, #4
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	4413      	add	r3, r2
 8006f52:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	623b      	str	r3, [r7, #32]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	785b      	ldrb	r3, [r3, #1]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d126      	bne.n	8006fba <HAL_PCD_EP_DB_Transmit+0x15a>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	4413      	add	r3, r2
 8006f82:	61bb      	str	r3, [r7, #24]
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	011a      	lsls	r2, r3, #4
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f9e:	b29a      	uxth	r2, r3
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	801a      	strh	r2, [r3, #0]
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	881b      	ldrh	r3, [r3, #0]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fb2:	b29a      	uxth	r2, r3
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	801a      	strh	r2, [r3, #0]
 8006fb8:	e017      	b.n	8006fea <HAL_PCD_EP_DB_Transmit+0x18a>
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	785b      	ldrb	r3, [r3, #1]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d113      	bne.n	8006fea <HAL_PCD_EP_DB_Transmit+0x18a>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	461a      	mov	r2, r3
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	623b      	str	r3, [r7, #32]
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	011a      	lsls	r2, r3, #4
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	4413      	add	r3, r2
 8006fde:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006fe2:	61fb      	str	r3, [r7, #28]
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	4619      	mov	r1, r3
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f006 ffe2 	bl	800dfba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ff6:	88fb      	ldrh	r3, [r7, #6]
 8006ff8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 82d4 	beq.w	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	461a      	mov	r2, r3
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	4413      	add	r3, r2
 8007010:	881b      	ldrh	r3, [r3, #0]
 8007012:	b29b      	uxth	r3, r3
 8007014:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007018:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701c:	827b      	strh	r3, [r7, #18]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	461a      	mov	r2, r3
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	441a      	add	r2, r3
 800702c:	8a7b      	ldrh	r3, [r7, #18]
 800702e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007032:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007036:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800703a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800703e:	b29b      	uxth	r3, r3
 8007040:	8013      	strh	r3, [r2, #0]
 8007042:	e2b2      	b.n	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007044:	88fb      	ldrh	r3, [r7, #6]
 8007046:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d021      	beq.n	8007092 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	461a      	mov	r2, r3
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	881b      	ldrh	r3, [r3, #0]
 800705e:	b29b      	uxth	r3, r3
 8007060:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007068:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	461a      	mov	r2, r3
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	441a      	add	r2, r3
 800707a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800707e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007082:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007086:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800708a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800708e:	b29b      	uxth	r3, r3
 8007090:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007098:	2b01      	cmp	r3, #1
 800709a:	f040 8286 	bne.w	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	695a      	ldr	r2, [r3, #20]
 80070a2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80070a6:	441a      	add	r2, r3
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	69da      	ldr	r2, [r3, #28]
 80070b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80070b4:	441a      	add	r2, r3
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6a1a      	ldr	r2, [r3, #32]
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d309      	bcc.n	80070da <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	6a1a      	ldr	r2, [r3, #32]
 80070d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070d2:	1ad2      	subs	r2, r2, r3
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	621a      	str	r2, [r3, #32]
 80070d8:	e015      	b.n	8007106 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d107      	bne.n	80070f2 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 80070e2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80070e6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80070f0:	e009      	b.n	8007106 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	2200      	movs	r2, #0
 8007104:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	785b      	ldrb	r3, [r3, #1]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d155      	bne.n	80071ba <HAL_PCD_EP_DB_Transmit+0x35a>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	63bb      	str	r3, [r7, #56]	; 0x38
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800711c:	b29b      	uxth	r3, r3
 800711e:	461a      	mov	r2, r3
 8007120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007122:	4413      	add	r3, r2
 8007124:	63bb      	str	r3, [r7, #56]	; 0x38
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	011a      	lsls	r2, r3, #4
 800712c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712e:	4413      	add	r3, r2
 8007130:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007134:	637b      	str	r3, [r7, #52]	; 0x34
 8007136:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007138:	2b00      	cmp	r3, #0
 800713a:	d112      	bne.n	8007162 <HAL_PCD_EP_DB_Transmit+0x302>
 800713c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800713e:	881b      	ldrh	r3, [r3, #0]
 8007140:	b29b      	uxth	r3, r3
 8007142:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007146:	b29a      	uxth	r2, r3
 8007148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800714a:	801a      	strh	r2, [r3, #0]
 800714c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	b29b      	uxth	r3, r3
 8007152:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007156:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800715a:	b29a      	uxth	r2, r3
 800715c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800715e:	801a      	strh	r2, [r3, #0]
 8007160:	e047      	b.n	80071f2 <HAL_PCD_EP_DB_Transmit+0x392>
 8007162:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007164:	2b3e      	cmp	r3, #62	; 0x3e
 8007166:	d811      	bhi.n	800718c <HAL_PCD_EP_DB_Transmit+0x32c>
 8007168:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800716a:	085b      	lsrs	r3, r3, #1
 800716c:	64bb      	str	r3, [r7, #72]	; 0x48
 800716e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b00      	cmp	r3, #0
 8007176:	d002      	beq.n	800717e <HAL_PCD_EP_DB_Transmit+0x31e>
 8007178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800717a:	3301      	adds	r3, #1
 800717c:	64bb      	str	r3, [r7, #72]	; 0x48
 800717e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007180:	b29b      	uxth	r3, r3
 8007182:	029b      	lsls	r3, r3, #10
 8007184:	b29a      	uxth	r2, r3
 8007186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007188:	801a      	strh	r2, [r3, #0]
 800718a:	e032      	b.n	80071f2 <HAL_PCD_EP_DB_Transmit+0x392>
 800718c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800718e:	095b      	lsrs	r3, r3, #5
 8007190:	64bb      	str	r3, [r7, #72]	; 0x48
 8007192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007194:	f003 031f 	and.w	r3, r3, #31
 8007198:	2b00      	cmp	r3, #0
 800719a:	d102      	bne.n	80071a2 <HAL_PCD_EP_DB_Transmit+0x342>
 800719c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800719e:	3b01      	subs	r3, #1
 80071a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80071a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	029b      	lsls	r3, r3, #10
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071b2:	b29a      	uxth	r2, r3
 80071b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071b6:	801a      	strh	r2, [r3, #0]
 80071b8:	e01b      	b.n	80071f2 <HAL_PCD_EP_DB_Transmit+0x392>
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	785b      	ldrb	r3, [r3, #1]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d117      	bne.n	80071f2 <HAL_PCD_EP_DB_Transmit+0x392>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	643b      	str	r3, [r7, #64]	; 0x40
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	461a      	mov	r2, r3
 80071d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071d6:	4413      	add	r3, r2
 80071d8:	643b      	str	r3, [r7, #64]	; 0x40
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	011a      	lsls	r2, r3, #4
 80071e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071e2:	4413      	add	r3, r2
 80071e4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80071e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6818      	ldr	r0, [r3, #0]
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	6959      	ldr	r1, [r3, #20]
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	891a      	ldrh	r2, [r3, #8]
 80071fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007200:	b29b      	uxth	r3, r3
 8007202:	f005 f8a2 	bl	800c34a <USB_WritePMA>
 8007206:	e1d0      	b.n	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007210:	b29b      	uxth	r3, r3
 8007212:	461a      	mov	r2, r3
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	4413      	add	r3, r2
 800721c:	3306      	adds	r3, #6
 800721e:	005b      	lsls	r3, r3, #1
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	6812      	ldr	r2, [r2, #0]
 8007224:	4413      	add	r3, r2
 8007226:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800722a:	881b      	ldrh	r3, [r3, #0]
 800722c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007230:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	699a      	ldr	r2, [r3, #24]
 8007238:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800723c:	429a      	cmp	r2, r3
 800723e:	d307      	bcc.n	8007250 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	699a      	ldr	r2, [r3, #24]
 8007244:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007248:	1ad2      	subs	r2, r2, r3
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	619a      	str	r2, [r3, #24]
 800724e:	e002      	b.n	8007256 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2200      	movs	r2, #0
 8007254:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	2b00      	cmp	r3, #0
 800725c:	f040 80c4 	bne.w	80073e8 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	785b      	ldrb	r3, [r3, #1]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d126      	bne.n	80072b6 <HAL_PCD_EP_DB_Transmit+0x456>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007276:	b29b      	uxth	r3, r3
 8007278:	461a      	mov	r2, r3
 800727a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800727c:	4413      	add	r3, r2
 800727e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	011a      	lsls	r2, r3, #4
 8007286:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007288:	4413      	add	r3, r2
 800728a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800728e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007290:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007292:	881b      	ldrh	r3, [r3, #0]
 8007294:	b29b      	uxth	r3, r3
 8007296:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800729a:	b29a      	uxth	r2, r3
 800729c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800729e:	801a      	strh	r2, [r3, #0]
 80072a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072b2:	801a      	strh	r2, [r3, #0]
 80072b4:	e01a      	b.n	80072ec <HAL_PCD_EP_DB_Transmit+0x48c>
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	785b      	ldrb	r3, [r3, #1]
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d116      	bne.n	80072ec <HAL_PCD_EP_DB_Transmit+0x48c>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	677b      	str	r3, [r7, #116]	; 0x74
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	461a      	mov	r2, r3
 80072d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072d2:	4413      	add	r3, r2
 80072d4:	677b      	str	r3, [r7, #116]	; 0x74
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	011a      	lsls	r2, r3, #4
 80072dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072de:	4413      	add	r3, r2
 80072e0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80072e4:	673b      	str	r3, [r7, #112]	; 0x70
 80072e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072e8:	2200      	movs	r2, #0
 80072ea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	785b      	ldrb	r3, [r3, #1]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d12f      	bne.n	800735a <HAL_PCD_EP_DB_Transmit+0x4fa>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800730a:	b29b      	uxth	r3, r3
 800730c:	461a      	mov	r2, r3
 800730e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007312:	4413      	add	r3, r2
 8007314:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	011a      	lsls	r2, r3, #4
 800731e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007322:	4413      	add	r3, r2
 8007324:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007328:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800732c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007330:	881b      	ldrh	r3, [r3, #0]
 8007332:	b29b      	uxth	r3, r3
 8007334:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007338:	b29a      	uxth	r2, r3
 800733a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800733e:	801a      	strh	r2, [r3, #0]
 8007340:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007344:	881b      	ldrh	r3, [r3, #0]
 8007346:	b29b      	uxth	r3, r3
 8007348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800734c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007350:	b29a      	uxth	r2, r3
 8007352:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007356:	801a      	strh	r2, [r3, #0]
 8007358:	e017      	b.n	800738a <HAL_PCD_EP_DB_Transmit+0x52a>
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	785b      	ldrb	r3, [r3, #1]
 800735e:	2b01      	cmp	r3, #1
 8007360:	d113      	bne.n	800738a <HAL_PCD_EP_DB_Transmit+0x52a>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800736a:	b29b      	uxth	r3, r3
 800736c:	461a      	mov	r2, r3
 800736e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007370:	4413      	add	r3, r2
 8007372:	67bb      	str	r3, [r7, #120]	; 0x78
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	011a      	lsls	r2, r3, #4
 800737a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800737c:	4413      	add	r3, r2
 800737e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007382:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007384:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007386:	2200      	movs	r2, #0
 8007388:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	4619      	mov	r1, r3
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f006 fe12 	bl	800dfba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007396:	88fb      	ldrh	r3, [r7, #6]
 8007398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800739c:	2b00      	cmp	r3, #0
 800739e:	f040 8104 	bne.w	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	461a      	mov	r2, r3
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4413      	add	r3, r2
 80073b0:	881b      	ldrh	r3, [r3, #0]
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073bc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	461a      	mov	r2, r3
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	441a      	add	r2, r3
 80073ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80073d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80073de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	8013      	strh	r3, [r2, #0]
 80073e6:	e0e0      	b.n	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80073e8:	88fb      	ldrh	r3, [r7, #6]
 80073ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d121      	bne.n	8007436 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	461a      	mov	r2, r3
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	881b      	ldrh	r3, [r3, #0]
 8007402:	b29b      	uxth	r3, r3
 8007404:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800740c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	461a      	mov	r2, r3
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	441a      	add	r2, r3
 800741e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007422:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007426:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800742a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800742e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007432:	b29b      	uxth	r3, r3
 8007434:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800743c:	2b01      	cmp	r3, #1
 800743e:	f040 80b4 	bne.w	80075aa <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	695a      	ldr	r2, [r3, #20]
 8007446:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800744a:	441a      	add	r2, r3
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	69da      	ldr	r2, [r3, #28]
 8007454:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007458:	441a      	add	r2, r3
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	6a1a      	ldr	r2, [r3, #32]
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	429a      	cmp	r2, r3
 8007468:	d309      	bcc.n	800747e <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	6a1a      	ldr	r2, [r3, #32]
 8007474:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007476:	1ad2      	subs	r2, r2, r3
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	621a      	str	r2, [r3, #32]
 800747c:	e015      	b.n	80074aa <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d107      	bne.n	8007496 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8007486:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800748a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007494:	e009      	b.n	80074aa <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2200      	movs	r2, #0
 80074a0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	667b      	str	r3, [r7, #100]	; 0x64
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	785b      	ldrb	r3, [r3, #1]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d155      	bne.n	8007564 <HAL_PCD_EP_DB_Transmit+0x704>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	461a      	mov	r2, r3
 80074ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074cc:	4413      	add	r3, r2
 80074ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	011a      	lsls	r2, r3, #4
 80074d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074d8:	4413      	add	r3, r2
 80074da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074de:	65bb      	str	r3, [r7, #88]	; 0x58
 80074e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d112      	bne.n	800750c <HAL_PCD_EP_DB_Transmit+0x6ac>
 80074e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074e8:	881b      	ldrh	r3, [r3, #0]
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074f4:	801a      	strh	r2, [r3, #0]
 80074f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074f8:	881b      	ldrh	r3, [r3, #0]
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007504:	b29a      	uxth	r2, r3
 8007506:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007508:	801a      	strh	r2, [r3, #0]
 800750a:	e044      	b.n	8007596 <HAL_PCD_EP_DB_Transmit+0x736>
 800750c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800750e:	2b3e      	cmp	r3, #62	; 0x3e
 8007510:	d811      	bhi.n	8007536 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8007512:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007514:	085b      	lsrs	r3, r3, #1
 8007516:	657b      	str	r3, [r7, #84]	; 0x54
 8007518:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800751a:	f003 0301 	and.w	r3, r3, #1
 800751e:	2b00      	cmp	r3, #0
 8007520:	d002      	beq.n	8007528 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8007522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007524:	3301      	adds	r3, #1
 8007526:	657b      	str	r3, [r7, #84]	; 0x54
 8007528:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800752a:	b29b      	uxth	r3, r3
 800752c:	029b      	lsls	r3, r3, #10
 800752e:	b29a      	uxth	r2, r3
 8007530:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007532:	801a      	strh	r2, [r3, #0]
 8007534:	e02f      	b.n	8007596 <HAL_PCD_EP_DB_Transmit+0x736>
 8007536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007538:	095b      	lsrs	r3, r3, #5
 800753a:	657b      	str	r3, [r7, #84]	; 0x54
 800753c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800753e:	f003 031f 	and.w	r3, r3, #31
 8007542:	2b00      	cmp	r3, #0
 8007544:	d102      	bne.n	800754c <HAL_PCD_EP_DB_Transmit+0x6ec>
 8007546:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007548:	3b01      	subs	r3, #1
 800754a:	657b      	str	r3, [r7, #84]	; 0x54
 800754c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800754e:	b29b      	uxth	r3, r3
 8007550:	029b      	lsls	r3, r3, #10
 8007552:	b29b      	uxth	r3, r3
 8007554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800755c:	b29a      	uxth	r2, r3
 800755e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007560:	801a      	strh	r2, [r3, #0]
 8007562:	e018      	b.n	8007596 <HAL_PCD_EP_DB_Transmit+0x736>
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	785b      	ldrb	r3, [r3, #1]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d114      	bne.n	8007596 <HAL_PCD_EP_DB_Transmit+0x736>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007574:	b29b      	uxth	r3, r3
 8007576:	461a      	mov	r2, r3
 8007578:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800757a:	4413      	add	r3, r2
 800757c:	667b      	str	r3, [r7, #100]	; 0x64
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	011a      	lsls	r2, r3, #4
 8007584:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007586:	4413      	add	r3, r2
 8007588:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800758c:	663b      	str	r3, [r7, #96]	; 0x60
 800758e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007590:	b29a      	uxth	r2, r3
 8007592:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007594:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6818      	ldr	r0, [r3, #0]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6959      	ldr	r1, [r3, #20]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	895a      	ldrh	r2, [r3, #10]
 80075a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	f004 fed0 	bl	800c34a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	4413      	add	r3, r2
 80075b8:	881b      	ldrh	r3, [r3, #0]
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075c4:	823b      	strh	r3, [r7, #16]
 80075c6:	8a3b      	ldrh	r3, [r7, #16]
 80075c8:	f083 0310 	eor.w	r3, r3, #16
 80075cc:	823b      	strh	r3, [r7, #16]
 80075ce:	8a3b      	ldrh	r3, [r7, #16]
 80075d0:	f083 0320 	eor.w	r3, r3, #32
 80075d4:	823b      	strh	r3, [r7, #16]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	441a      	add	r2, r3
 80075e4:	8a3b      	ldrh	r3, [r7, #16]
 80075e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3788      	adds	r7, #136	; 0x88
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	607b      	str	r3, [r7, #4]
 800760e:	460b      	mov	r3, r1
 8007610:	817b      	strh	r3, [r7, #10]
 8007612:	4613      	mov	r3, r2
 8007614:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007616:	897b      	ldrh	r3, [r7, #10]
 8007618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800761c:	b29b      	uxth	r3, r3
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00b      	beq.n	800763a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007622:	897b      	ldrh	r3, [r7, #10]
 8007624:	f003 0307 	and.w	r3, r3, #7
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	4613      	mov	r3, r2
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	4413      	add	r3, r2
 8007630:	00db      	lsls	r3, r3, #3
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	4413      	add	r3, r2
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	e009      	b.n	800764e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800763a:	897a      	ldrh	r2, [r7, #10]
 800763c:	4613      	mov	r3, r2
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	4413      	add	r3, r2
 8007642:	00db      	lsls	r3, r3, #3
 8007644:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	4413      	add	r3, r2
 800764c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800764e:	893b      	ldrh	r3, [r7, #8]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d107      	bne.n	8007664 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	2200      	movs	r2, #0
 8007658:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	b29a      	uxth	r2, r3
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	80da      	strh	r2, [r3, #6]
 8007662:	e00b      	b.n	800767c <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	2201      	movs	r2, #1
 8007668:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	b29a      	uxth	r2, r3
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	0c1b      	lsrs	r3, r3, #16
 8007676:	b29a      	uxth	r2, r3
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	371c      	adds	r7, #28
 8007682:	46bd      	mov	sp, r7
 8007684:	bc80      	pop	{r7}
 8007686:	4770      	bx	lr

08007688 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d101      	bne.n	800769a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e31d      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800769a:	4b94      	ldr	r3, [pc, #592]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f003 030c 	and.w	r3, r3, #12
 80076a2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80076a4:	4b91      	ldr	r3, [pc, #580]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076ac:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0301 	and.w	r3, r3, #1
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d07b      	beq.n	80077b2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	2b08      	cmp	r3, #8
 80076be:	d006      	beq.n	80076ce <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	2b0c      	cmp	r3, #12
 80076c4:	d10f      	bne.n	80076e6 <HAL_RCC_OscConfig+0x5e>
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076cc:	d10b      	bne.n	80076e6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076ce:	4b87      	ldr	r3, [pc, #540]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d06a      	beq.n	80077b0 <HAL_RCC_OscConfig+0x128>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d166      	bne.n	80077b0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e2f7      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d106      	bne.n	80076fc <HAL_RCC_OscConfig+0x74>
 80076ee:	4b7f      	ldr	r3, [pc, #508]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a7e      	ldr	r2, [pc, #504]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80076f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076f8:	6013      	str	r3, [r2, #0]
 80076fa:	e02d      	b.n	8007758 <HAL_RCC_OscConfig+0xd0>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d10c      	bne.n	800771e <HAL_RCC_OscConfig+0x96>
 8007704:	4b79      	ldr	r3, [pc, #484]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a78      	ldr	r2, [pc, #480]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800770a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	4b76      	ldr	r3, [pc, #472]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a75      	ldr	r2, [pc, #468]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800771a:	6013      	str	r3, [r2, #0]
 800771c:	e01c      	b.n	8007758 <HAL_RCC_OscConfig+0xd0>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	2b05      	cmp	r3, #5
 8007724:	d10c      	bne.n	8007740 <HAL_RCC_OscConfig+0xb8>
 8007726:	4b71      	ldr	r3, [pc, #452]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a70      	ldr	r2, [pc, #448]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800772c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007730:	6013      	str	r3, [r2, #0]
 8007732:	4b6e      	ldr	r3, [pc, #440]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a6d      	ldr	r2, [pc, #436]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800773c:	6013      	str	r3, [r2, #0]
 800773e:	e00b      	b.n	8007758 <HAL_RCC_OscConfig+0xd0>
 8007740:	4b6a      	ldr	r3, [pc, #424]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a69      	ldr	r2, [pc, #420]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	4b67      	ldr	r3, [pc, #412]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a66      	ldr	r2, [pc, #408]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007756:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d013      	beq.n	8007788 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007760:	f7fc fd32 	bl	80041c8 <HAL_GetTick>
 8007764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007766:	e008      	b.n	800777a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007768:	f7fc fd2e 	bl	80041c8 <HAL_GetTick>
 800776c:	4602      	mov	r2, r0
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	2b64      	cmp	r3, #100	; 0x64
 8007774:	d901      	bls.n	800777a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e2ad      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800777a:	4b5c      	ldr	r3, [pc, #368]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d0f0      	beq.n	8007768 <HAL_RCC_OscConfig+0xe0>
 8007786:	e014      	b.n	80077b2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007788:	f7fc fd1e 	bl	80041c8 <HAL_GetTick>
 800778c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800778e:	e008      	b.n	80077a2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007790:	f7fc fd1a 	bl	80041c8 <HAL_GetTick>
 8007794:	4602      	mov	r2, r0
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	2b64      	cmp	r3, #100	; 0x64
 800779c:	d901      	bls.n	80077a2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e299      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80077a2:	4b52      	ldr	r3, [pc, #328]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d1f0      	bne.n	8007790 <HAL_RCC_OscConfig+0x108>
 80077ae:	e000      	b.n	80077b2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 0302 	and.w	r3, r3, #2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d05a      	beq.n	8007874 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d005      	beq.n	80077d0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	2b0c      	cmp	r3, #12
 80077c8:	d119      	bne.n	80077fe <HAL_RCC_OscConfig+0x176>
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d116      	bne.n	80077fe <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077d0:	4b46      	ldr	r3, [pc, #280]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d005      	beq.n	80077e8 <HAL_RCC_OscConfig+0x160>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d001      	beq.n	80077e8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e276      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077e8:	4b40      	ldr	r3, [pc, #256]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	021b      	lsls	r3, r3, #8
 80077f6:	493d      	ldr	r1, [pc, #244]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80077f8:	4313      	orrs	r3, r2
 80077fa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077fc:	e03a      	b.n	8007874 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d020      	beq.n	8007848 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007806:	4b3a      	ldr	r3, [pc, #232]	; (80078f0 <HAL_RCC_OscConfig+0x268>)
 8007808:	2201      	movs	r2, #1
 800780a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800780c:	f7fc fcdc 	bl	80041c8 <HAL_GetTick>
 8007810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007812:	e008      	b.n	8007826 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007814:	f7fc fcd8 	bl	80041c8 <HAL_GetTick>
 8007818:	4602      	mov	r2, r0
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	1ad3      	subs	r3, r2, r3
 800781e:	2b02      	cmp	r3, #2
 8007820:	d901      	bls.n	8007826 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007822:	2303      	movs	r3, #3
 8007824:	e257      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007826:	4b31      	ldr	r3, [pc, #196]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0302 	and.w	r3, r3, #2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d0f0      	beq.n	8007814 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007832:	4b2e      	ldr	r3, [pc, #184]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	492a      	ldr	r1, [pc, #168]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 8007842:	4313      	orrs	r3, r2
 8007844:	604b      	str	r3, [r1, #4]
 8007846:	e015      	b.n	8007874 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007848:	4b29      	ldr	r3, [pc, #164]	; (80078f0 <HAL_RCC_OscConfig+0x268>)
 800784a:	2200      	movs	r2, #0
 800784c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800784e:	f7fc fcbb 	bl	80041c8 <HAL_GetTick>
 8007852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007854:	e008      	b.n	8007868 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007856:	f7fc fcb7 	bl	80041c8 <HAL_GetTick>
 800785a:	4602      	mov	r2, r0
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	1ad3      	subs	r3, r2, r3
 8007860:	2b02      	cmp	r3, #2
 8007862:	d901      	bls.n	8007868 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	e236      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007868:	4b20      	ldr	r3, [pc, #128]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0302 	and.w	r3, r3, #2
 8007870:	2b00      	cmp	r3, #0
 8007872:	d1f0      	bne.n	8007856 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f003 0310 	and.w	r3, r3, #16
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 80b8 	beq.w	80079f2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d170      	bne.n	800796a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007888:	4b18      	ldr	r3, [pc, #96]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007890:	2b00      	cmp	r3, #0
 8007892:	d005      	beq.n	80078a0 <HAL_RCC_OscConfig+0x218>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d101      	bne.n	80078a0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e21a      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a1a      	ldr	r2, [r3, #32]
 80078a4:	4b11      	ldr	r3, [pc, #68]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d921      	bls.n	80078f4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a1b      	ldr	r3, [r3, #32]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 fc69 	bl	800818c <RCC_SetFlashLatencyFromMSIRange>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e208      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80078c4:	4b09      	ldr	r3, [pc, #36]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
 80078d0:	4906      	ldr	r1, [pc, #24]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80078d2:	4313      	orrs	r3, r2
 80078d4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80078d6:	4b05      	ldr	r3, [pc, #20]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	061b      	lsls	r3, r3, #24
 80078e4:	4901      	ldr	r1, [pc, #4]	; (80078ec <HAL_RCC_OscConfig+0x264>)
 80078e6:	4313      	orrs	r3, r2
 80078e8:	604b      	str	r3, [r1, #4]
 80078ea:	e020      	b.n	800792e <HAL_RCC_OscConfig+0x2a6>
 80078ec:	40023800 	.word	0x40023800
 80078f0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80078f4:	4b99      	ldr	r3, [pc, #612]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
 8007900:	4996      	ldr	r1, [pc, #600]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007902:	4313      	orrs	r3, r2
 8007904:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007906:	4b95      	ldr	r3, [pc, #596]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	69db      	ldr	r3, [r3, #28]
 8007912:	061b      	lsls	r3, r3, #24
 8007914:	4991      	ldr	r1, [pc, #580]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007916:	4313      	orrs	r3, r2
 8007918:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	4618      	mov	r0, r3
 8007920:	f000 fc34 	bl	800818c <RCC_SetFlashLatencyFromMSIRange>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e1d3      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	0b5b      	lsrs	r3, r3, #13
 8007934:	3301      	adds	r3, #1
 8007936:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800793a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800793e:	4a87      	ldr	r2, [pc, #540]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007940:	6892      	ldr	r2, [r2, #8]
 8007942:	0912      	lsrs	r2, r2, #4
 8007944:	f002 020f 	and.w	r2, r2, #15
 8007948:	4985      	ldr	r1, [pc, #532]	; (8007b60 <HAL_RCC_OscConfig+0x4d8>)
 800794a:	5c8a      	ldrb	r2, [r1, r2]
 800794c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800794e:	4a85      	ldr	r2, [pc, #532]	; (8007b64 <HAL_RCC_OscConfig+0x4dc>)
 8007950:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007952:	4b85      	ldr	r3, [pc, #532]	; (8007b68 <HAL_RCC_OscConfig+0x4e0>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4618      	mov	r0, r3
 8007958:	f7fc fbea 	bl	8004130 <HAL_InitTick>
 800795c:	4603      	mov	r3, r0
 800795e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007960:	7bfb      	ldrb	r3, [r7, #15]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d045      	beq.n	80079f2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	e1b5      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	699b      	ldr	r3, [r3, #24]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d029      	beq.n	80079c6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007972:	4b7e      	ldr	r3, [pc, #504]	; (8007b6c <HAL_RCC_OscConfig+0x4e4>)
 8007974:	2201      	movs	r2, #1
 8007976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007978:	f7fc fc26 	bl	80041c8 <HAL_GetTick>
 800797c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800797e:	e008      	b.n	8007992 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007980:	f7fc fc22 	bl	80041c8 <HAL_GetTick>
 8007984:	4602      	mov	r2, r0
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	2b02      	cmp	r3, #2
 800798c:	d901      	bls.n	8007992 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800798e:	2303      	movs	r3, #3
 8007990:	e1a1      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007992:	4b72      	ldr	r3, [pc, #456]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800799a:	2b00      	cmp	r3, #0
 800799c:	d0f0      	beq.n	8007980 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800799e:	4b6f      	ldr	r3, [pc, #444]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a1b      	ldr	r3, [r3, #32]
 80079aa:	496c      	ldr	r1, [pc, #432]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 80079ac:	4313      	orrs	r3, r2
 80079ae:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079b0:	4b6a      	ldr	r3, [pc, #424]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	69db      	ldr	r3, [r3, #28]
 80079bc:	061b      	lsls	r3, r3, #24
 80079be:	4967      	ldr	r1, [pc, #412]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	604b      	str	r3, [r1, #4]
 80079c4:	e015      	b.n	80079f2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80079c6:	4b69      	ldr	r3, [pc, #420]	; (8007b6c <HAL_RCC_OscConfig+0x4e4>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079cc:	f7fc fbfc 	bl	80041c8 <HAL_GetTick>
 80079d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80079d2:	e008      	b.n	80079e6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80079d4:	f7fc fbf8 	bl	80041c8 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e177      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80079e6:	4b5d      	ldr	r3, [pc, #372]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d1f0      	bne.n	80079d4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f003 0308 	and.w	r3, r3, #8
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d030      	beq.n	8007a60 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	695b      	ldr	r3, [r3, #20]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d016      	beq.n	8007a34 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a06:	4b5a      	ldr	r3, [pc, #360]	; (8007b70 <HAL_RCC_OscConfig+0x4e8>)
 8007a08:	2201      	movs	r2, #1
 8007a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a0c:	f7fc fbdc 	bl	80041c8 <HAL_GetTick>
 8007a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007a12:	e008      	b.n	8007a26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007a14:	f7fc fbd8 	bl	80041c8 <HAL_GetTick>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	1ad3      	subs	r3, r2, r3
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	d901      	bls.n	8007a26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e157      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007a26:	4b4d      	ldr	r3, [pc, #308]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a2a:	f003 0302 	and.w	r3, r3, #2
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d0f0      	beq.n	8007a14 <HAL_RCC_OscConfig+0x38c>
 8007a32:	e015      	b.n	8007a60 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a34:	4b4e      	ldr	r3, [pc, #312]	; (8007b70 <HAL_RCC_OscConfig+0x4e8>)
 8007a36:	2200      	movs	r2, #0
 8007a38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a3a:	f7fc fbc5 	bl	80041c8 <HAL_GetTick>
 8007a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a40:	e008      	b.n	8007a54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007a42:	f7fc fbc1 	bl	80041c8 <HAL_GetTick>
 8007a46:	4602      	mov	r2, r0
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	1ad3      	subs	r3, r2, r3
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d901      	bls.n	8007a54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e140      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a54:	4b41      	ldr	r3, [pc, #260]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a58:	f003 0302 	and.w	r3, r3, #2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1f0      	bne.n	8007a42 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0304 	and.w	r3, r3, #4
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 80b5 	beq.w	8007bd8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a72:	4b3a      	ldr	r3, [pc, #232]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10d      	bne.n	8007a9a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a7e:	4b37      	ldr	r3, [pc, #220]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a82:	4a36      	ldr	r2, [pc, #216]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a88:	6253      	str	r3, [r2, #36]	; 0x24
 8007a8a:	4b34      	ldr	r3, [pc, #208]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a92:	60bb      	str	r3, [r7, #8]
 8007a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a96:	2301      	movs	r3, #1
 8007a98:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a9a:	4b36      	ldr	r3, [pc, #216]	; (8007b74 <HAL_RCC_OscConfig+0x4ec>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d118      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007aa6:	4b33      	ldr	r3, [pc, #204]	; (8007b74 <HAL_RCC_OscConfig+0x4ec>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a32      	ldr	r2, [pc, #200]	; (8007b74 <HAL_RCC_OscConfig+0x4ec>)
 8007aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ab2:	f7fc fb89 	bl	80041c8 <HAL_GetTick>
 8007ab6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ab8:	e008      	b.n	8007acc <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aba:	f7fc fb85 	bl	80041c8 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	2b64      	cmp	r3, #100	; 0x64
 8007ac6:	d901      	bls.n	8007acc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e104      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007acc:	4b29      	ldr	r3, [pc, #164]	; (8007b74 <HAL_RCC_OscConfig+0x4ec>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0f0      	beq.n	8007aba <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d106      	bne.n	8007aee <HAL_RCC_OscConfig+0x466>
 8007ae0:	4b1e      	ldr	r3, [pc, #120]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ae4:	4a1d      	ldr	r2, [pc, #116]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007aea:	6353      	str	r3, [r2, #52]	; 0x34
 8007aec:	e02d      	b.n	8007b4a <HAL_RCC_OscConfig+0x4c2>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10c      	bne.n	8007b10 <HAL_RCC_OscConfig+0x488>
 8007af6:	4b19      	ldr	r3, [pc, #100]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007afa:	4a18      	ldr	r2, [pc, #96]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b00:	6353      	str	r3, [r2, #52]	; 0x34
 8007b02:	4b16      	ldr	r3, [pc, #88]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b06:	4a15      	ldr	r2, [pc, #84]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b0c:	6353      	str	r3, [r2, #52]	; 0x34
 8007b0e:	e01c      	b.n	8007b4a <HAL_RCC_OscConfig+0x4c2>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	2b05      	cmp	r3, #5
 8007b16:	d10c      	bne.n	8007b32 <HAL_RCC_OscConfig+0x4aa>
 8007b18:	4b10      	ldr	r3, [pc, #64]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b1c:	4a0f      	ldr	r2, [pc, #60]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007b22:	6353      	str	r3, [r2, #52]	; 0x34
 8007b24:	4b0d      	ldr	r3, [pc, #52]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b28:	4a0c      	ldr	r2, [pc, #48]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b2e:	6353      	str	r3, [r2, #52]	; 0x34
 8007b30:	e00b      	b.n	8007b4a <HAL_RCC_OscConfig+0x4c2>
 8007b32:	4b0a      	ldr	r3, [pc, #40]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b36:	4a09      	ldr	r2, [pc, #36]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b3c:	6353      	str	r3, [r2, #52]	; 0x34
 8007b3e:	4b07      	ldr	r3, [pc, #28]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b42:	4a06      	ldr	r2, [pc, #24]	; (8007b5c <HAL_RCC_OscConfig+0x4d4>)
 8007b44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b48:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d024      	beq.n	8007b9c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b52:	f7fc fb39 	bl	80041c8 <HAL_GetTick>
 8007b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b58:	e019      	b.n	8007b8e <HAL_RCC_OscConfig+0x506>
 8007b5a:	bf00      	nop
 8007b5c:	40023800 	.word	0x40023800
 8007b60:	08012b18 	.word	0x08012b18
 8007b64:	200006b8 	.word	0x200006b8
 8007b68:	200006c0 	.word	0x200006c0
 8007b6c:	42470020 	.word	0x42470020
 8007b70:	42470680 	.word	0x42470680
 8007b74:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b78:	f7fc fb26 	bl	80041c8 <HAL_GetTick>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d901      	bls.n	8007b8e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e0a3      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b8e:	4b54      	ldr	r3, [pc, #336]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d0ee      	beq.n	8007b78 <HAL_RCC_OscConfig+0x4f0>
 8007b9a:	e014      	b.n	8007bc6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b9c:	f7fc fb14 	bl	80041c8 <HAL_GetTick>
 8007ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007ba2:	e00a      	b.n	8007bba <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ba4:	f7fc fb10 	bl	80041c8 <HAL_GetTick>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	1ad3      	subs	r3, r2, r3
 8007bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d901      	bls.n	8007bba <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	e08d      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007bba:	4b49      	ldr	r3, [pc, #292]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d1ee      	bne.n	8007ba4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007bc6:	7ffb      	ldrb	r3, [r7, #31]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d105      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bcc:	4b44      	ldr	r3, [pc, #272]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd0:	4a43      	ldr	r2, [pc, #268]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007bd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bd6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d079      	beq.n	8007cd4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	2b0c      	cmp	r3, #12
 8007be4:	d056      	beq.n	8007c94 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d13b      	bne.n	8007c66 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bee:	4b3d      	ldr	r3, [pc, #244]	; (8007ce4 <HAL_RCC_OscConfig+0x65c>)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bf4:	f7fc fae8 	bl	80041c8 <HAL_GetTick>
 8007bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007bfa:	e008      	b.n	8007c0e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bfc:	f7fc fae4 	bl	80041c8 <HAL_GetTick>
 8007c00:	4602      	mov	r2, r0
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	d901      	bls.n	8007c0e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e063      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c0e:	4b34      	ldr	r3, [pc, #208]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1f0      	bne.n	8007bfc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c1a:	4b31      	ldr	r3, [pc, #196]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c2a:	4319      	orrs	r1, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c30:	430b      	orrs	r3, r1
 8007c32:	492b      	ldr	r1, [pc, #172]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007c34:	4313      	orrs	r3, r2
 8007c36:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c38:	4b2a      	ldr	r3, [pc, #168]	; (8007ce4 <HAL_RCC_OscConfig+0x65c>)
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c3e:	f7fc fac3 	bl	80041c8 <HAL_GetTick>
 8007c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c44:	e008      	b.n	8007c58 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c46:	f7fc fabf 	bl	80041c8 <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d901      	bls.n	8007c58 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e03e      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c58:	4b21      	ldr	r3, [pc, #132]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0f0      	beq.n	8007c46 <HAL_RCC_OscConfig+0x5be>
 8007c64:	e036      	b.n	8007cd4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c66:	4b1f      	ldr	r3, [pc, #124]	; (8007ce4 <HAL_RCC_OscConfig+0x65c>)
 8007c68:	2200      	movs	r2, #0
 8007c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c6c:	f7fc faac 	bl	80041c8 <HAL_GetTick>
 8007c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c72:	e008      	b.n	8007c86 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c74:	f7fc faa8 	bl	80041c8 <HAL_GetTick>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d901      	bls.n	8007c86 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e027      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c86:	4b16      	ldr	r3, [pc, #88]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1f0      	bne.n	8007c74 <HAL_RCC_OscConfig+0x5ec>
 8007c92:	e01f      	b.n	8007cd4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d101      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e01a      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007ca0:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <HAL_RCC_OscConfig+0x658>)
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d10d      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d106      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d001      	beq.n	8007cd4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e000      	b.n	8007cd6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3720      	adds	r7, #32
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	40023800 	.word	0x40023800
 8007ce4:	42470060 	.word	0x42470060

08007ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e11a      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007cfc:	4b8f      	ldr	r3, [pc, #572]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 0301 	and.w	r3, r3, #1
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d919      	bls.n	8007d3e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d105      	bne.n	8007d1c <HAL_RCC_ClockConfig+0x34>
 8007d10:	4b8a      	ldr	r3, [pc, #552]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a89      	ldr	r2, [pc, #548]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007d16:	f043 0304 	orr.w	r3, r3, #4
 8007d1a:	6013      	str	r3, [r2, #0]
 8007d1c:	4b87      	ldr	r3, [pc, #540]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f023 0201 	bic.w	r2, r3, #1
 8007d24:	4985      	ldr	r1, [pc, #532]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d2c:	4b83      	ldr	r3, [pc, #524]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d001      	beq.n	8007d3e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e0f9      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 0302 	and.w	r3, r3, #2
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d008      	beq.n	8007d5c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d4a:	4b7d      	ldr	r3, [pc, #500]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	497a      	ldr	r1, [pc, #488]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0301 	and.w	r3, r3, #1
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f000 808e 	beq.w	8007e86 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d107      	bne.n	8007d82 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d72:	4b73      	ldr	r3, [pc, #460]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d121      	bne.n	8007dc2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e0d7      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	2b03      	cmp	r3, #3
 8007d88:	d107      	bne.n	8007d9a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d8a:	4b6d      	ldr	r3, [pc, #436]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d115      	bne.n	8007dc2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	e0cb      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d107      	bne.n	8007db2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007da2:	4b67      	ldr	r3, [pc, #412]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f003 0302 	and.w	r3, r3, #2
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d109      	bne.n	8007dc2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e0bf      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007db2:	4b63      	ldr	r3, [pc, #396]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d101      	bne.n	8007dc2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e0b7      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007dc2:	4b5f      	ldr	r3, [pc, #380]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f023 0203 	bic.w	r2, r3, #3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	495c      	ldr	r1, [pc, #368]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007dd4:	f7fc f9f8 	bl	80041c8 <HAL_GetTick>
 8007dd8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	2b02      	cmp	r3, #2
 8007de0:	d112      	bne.n	8007e08 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007de2:	e00a      	b.n	8007dfa <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007de4:	f7fc f9f0 	bl	80041c8 <HAL_GetTick>
 8007de8:	4602      	mov	r2, r0
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d901      	bls.n	8007dfa <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8007df6:	2303      	movs	r3, #3
 8007df8:	e09b      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007dfa:	4b51      	ldr	r3, [pc, #324]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f003 030c 	and.w	r3, r3, #12
 8007e02:	2b08      	cmp	r3, #8
 8007e04:	d1ee      	bne.n	8007de4 <HAL_RCC_ClockConfig+0xfc>
 8007e06:	e03e      	b.n	8007e86 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	2b03      	cmp	r3, #3
 8007e0e:	d112      	bne.n	8007e36 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e10:	e00a      	b.n	8007e28 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e12:	f7fc f9d9 	bl	80041c8 <HAL_GetTick>
 8007e16:	4602      	mov	r2, r0
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	1ad3      	subs	r3, r2, r3
 8007e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d901      	bls.n	8007e28 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8007e24:	2303      	movs	r3, #3
 8007e26:	e084      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e28:	4b45      	ldr	r3, [pc, #276]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	f003 030c 	and.w	r3, r3, #12
 8007e30:	2b0c      	cmp	r3, #12
 8007e32:	d1ee      	bne.n	8007e12 <HAL_RCC_ClockConfig+0x12a>
 8007e34:	e027      	b.n	8007e86 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d11d      	bne.n	8007e7a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e3e:	e00a      	b.n	8007e56 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e40:	f7fc f9c2 	bl	80041c8 <HAL_GetTick>
 8007e44:	4602      	mov	r2, r0
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d901      	bls.n	8007e56 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e06d      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e56:	4b3a      	ldr	r3, [pc, #232]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f003 030c 	and.w	r3, r3, #12
 8007e5e:	2b04      	cmp	r3, #4
 8007e60:	d1ee      	bne.n	8007e40 <HAL_RCC_ClockConfig+0x158>
 8007e62:	e010      	b.n	8007e86 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e64:	f7fc f9b0 	bl	80041c8 <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d901      	bls.n	8007e7a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e05b      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007e7a:	4b31      	ldr	r3, [pc, #196]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f003 030c 	and.w	r3, r3, #12
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d1ee      	bne.n	8007e64 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007e86:	4b2d      	ldr	r3, [pc, #180]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	683a      	ldr	r2, [r7, #0]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d219      	bcs.n	8007ec8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d105      	bne.n	8007ea6 <HAL_RCC_ClockConfig+0x1be>
 8007e9a:	4b28      	ldr	r3, [pc, #160]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a27      	ldr	r2, [pc, #156]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007ea0:	f043 0304 	orr.w	r3, r3, #4
 8007ea4:	6013      	str	r3, [r2, #0]
 8007ea6:	4b25      	ldr	r3, [pc, #148]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f023 0201 	bic.w	r2, r3, #1
 8007eae:	4923      	ldr	r1, [pc, #140]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eb6:	4b21      	ldr	r3, [pc, #132]	; (8007f3c <HAL_RCC_ClockConfig+0x254>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d001      	beq.n	8007ec8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e034      	b.n	8007f32 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d008      	beq.n	8007ee6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ed4:	4b1a      	ldr	r3, [pc, #104]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	4917      	ldr	r1, [pc, #92]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0308 	and.w	r3, r3, #8
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d009      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ef2:	4b13      	ldr	r3, [pc, #76]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	691b      	ldr	r3, [r3, #16]
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	490f      	ldr	r1, [pc, #60]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007f06:	f000 f823 	bl	8007f50 <HAL_RCC_GetSysClockFreq>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	4b0c      	ldr	r3, [pc, #48]	; (8007f40 <HAL_RCC_ClockConfig+0x258>)
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	091b      	lsrs	r3, r3, #4
 8007f12:	f003 030f 	and.w	r3, r3, #15
 8007f16:	490b      	ldr	r1, [pc, #44]	; (8007f44 <HAL_RCC_ClockConfig+0x25c>)
 8007f18:	5ccb      	ldrb	r3, [r1, r3]
 8007f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f1e:	4a0a      	ldr	r2, [pc, #40]	; (8007f48 <HAL_RCC_ClockConfig+0x260>)
 8007f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007f22:	4b0a      	ldr	r3, [pc, #40]	; (8007f4c <HAL_RCC_ClockConfig+0x264>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7fc f902 	bl	8004130 <HAL_InitTick>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	72fb      	strb	r3, [r7, #11]

  return status;
 8007f30:	7afb      	ldrb	r3, [r7, #11]
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	bf00      	nop
 8007f3c:	40023c00 	.word	0x40023c00
 8007f40:	40023800 	.word	0x40023800
 8007f44:	08012b18 	.word	0x08012b18
 8007f48:	200006b8 	.word	0x200006b8
 8007f4c:	200006c0 	.word	0x200006c0

08007f50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f54:	b092      	sub	sp, #72	; 0x48
 8007f56:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8007f58:	4b79      	ldr	r3, [pc, #484]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f60:	f003 030c 	and.w	r3, r3, #12
 8007f64:	2b0c      	cmp	r3, #12
 8007f66:	d00d      	beq.n	8007f84 <HAL_RCC_GetSysClockFreq+0x34>
 8007f68:	2b0c      	cmp	r3, #12
 8007f6a:	f200 80d5 	bhi.w	8008118 <HAL_RCC_GetSysClockFreq+0x1c8>
 8007f6e:	2b04      	cmp	r3, #4
 8007f70:	d002      	beq.n	8007f78 <HAL_RCC_GetSysClockFreq+0x28>
 8007f72:	2b08      	cmp	r3, #8
 8007f74:	d003      	beq.n	8007f7e <HAL_RCC_GetSysClockFreq+0x2e>
 8007f76:	e0cf      	b.n	8008118 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f78:	4b72      	ldr	r3, [pc, #456]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8007f7a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8007f7c:	e0da      	b.n	8008134 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007f7e:	4b72      	ldr	r3, [pc, #456]	; (8008148 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007f80:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8007f82:	e0d7      	b.n	8008134 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f86:	0c9b      	lsrs	r3, r3, #18
 8007f88:	f003 020f 	and.w	r2, r3, #15
 8007f8c:	4b6f      	ldr	r3, [pc, #444]	; (800814c <HAL_RCC_GetSysClockFreq+0x1fc>)
 8007f8e:	5c9b      	ldrb	r3, [r3, r2]
 8007f90:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007f92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f94:	0d9b      	lsrs	r3, r3, #22
 8007f96:	f003 0303 	and.w	r3, r3, #3
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f9e:	4b68      	ldr	r3, [pc, #416]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d05d      	beq.n	8008066 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fac:	2200      	movs	r2, #0
 8007fae:	4618      	mov	r0, r3
 8007fb0:	4611      	mov	r1, r2
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	460d      	mov	r5, r1
 8007fb6:	4622      	mov	r2, r4
 8007fb8:	462b      	mov	r3, r5
 8007fba:	f04f 0000 	mov.w	r0, #0
 8007fbe:	f04f 0100 	mov.w	r1, #0
 8007fc2:	0159      	lsls	r1, r3, #5
 8007fc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fc8:	0150      	lsls	r0, r2, #5
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	4621      	mov	r1, r4
 8007fd0:	1a51      	subs	r1, r2, r1
 8007fd2:	6139      	str	r1, [r7, #16]
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	f04f 0200 	mov.w	r2, #0
 8007fe0:	f04f 0300 	mov.w	r3, #0
 8007fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007fe8:	4659      	mov	r1, fp
 8007fea:	018b      	lsls	r3, r1, #6
 8007fec:	4651      	mov	r1, sl
 8007fee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ff2:	4651      	mov	r1, sl
 8007ff4:	018a      	lsls	r2, r1, #6
 8007ff6:	46d4      	mov	ip, sl
 8007ff8:	ebb2 080c 	subs.w	r8, r2, ip
 8007ffc:	4659      	mov	r1, fp
 8007ffe:	eb63 0901 	sbc.w	r9, r3, r1
 8008002:	f04f 0200 	mov.w	r2, #0
 8008006:	f04f 0300 	mov.w	r3, #0
 800800a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800800e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008012:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008016:	4690      	mov	r8, r2
 8008018:	4699      	mov	r9, r3
 800801a:	4623      	mov	r3, r4
 800801c:	eb18 0303 	adds.w	r3, r8, r3
 8008020:	60bb      	str	r3, [r7, #8]
 8008022:	462b      	mov	r3, r5
 8008024:	eb49 0303 	adc.w	r3, r9, r3
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	f04f 0200 	mov.w	r2, #0
 800802e:	f04f 0300 	mov.w	r3, #0
 8008032:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008036:	4629      	mov	r1, r5
 8008038:	024b      	lsls	r3, r1, #9
 800803a:	4620      	mov	r0, r4
 800803c:	4629      	mov	r1, r5
 800803e:	4604      	mov	r4, r0
 8008040:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8008044:	4601      	mov	r1, r0
 8008046:	024a      	lsls	r2, r1, #9
 8008048:	4610      	mov	r0, r2
 800804a:	4619      	mov	r1, r3
 800804c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800804e:	2200      	movs	r2, #0
 8008050:	62bb      	str	r3, [r7, #40]	; 0x28
 8008052:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008054:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008058:	f7f9 f89c 	bl	8001194 <__aeabi_uldivmod>
 800805c:	4602      	mov	r2, r0
 800805e:	460b      	mov	r3, r1
 8008060:	4613      	mov	r3, r2
 8008062:	647b      	str	r3, [r7, #68]	; 0x44
 8008064:	e055      	b.n	8008112 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8008066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008068:	2200      	movs	r2, #0
 800806a:	623b      	str	r3, [r7, #32]
 800806c:	627a      	str	r2, [r7, #36]	; 0x24
 800806e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008072:	4642      	mov	r2, r8
 8008074:	464b      	mov	r3, r9
 8008076:	f04f 0000 	mov.w	r0, #0
 800807a:	f04f 0100 	mov.w	r1, #0
 800807e:	0159      	lsls	r1, r3, #5
 8008080:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008084:	0150      	lsls	r0, r2, #5
 8008086:	4602      	mov	r2, r0
 8008088:	460b      	mov	r3, r1
 800808a:	46c4      	mov	ip, r8
 800808c:	ebb2 0a0c 	subs.w	sl, r2, ip
 8008090:	4640      	mov	r0, r8
 8008092:	4649      	mov	r1, r9
 8008094:	468c      	mov	ip, r1
 8008096:	eb63 0b0c 	sbc.w	fp, r3, ip
 800809a:	f04f 0200 	mov.w	r2, #0
 800809e:	f04f 0300 	mov.w	r3, #0
 80080a2:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80080a6:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80080aa:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80080ae:	ebb2 040a 	subs.w	r4, r2, sl
 80080b2:	eb63 050b 	sbc.w	r5, r3, fp
 80080b6:	f04f 0200 	mov.w	r2, #0
 80080ba:	f04f 0300 	mov.w	r3, #0
 80080be:	00eb      	lsls	r3, r5, #3
 80080c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080c4:	00e2      	lsls	r2, r4, #3
 80080c6:	4614      	mov	r4, r2
 80080c8:	461d      	mov	r5, r3
 80080ca:	4603      	mov	r3, r0
 80080cc:	18e3      	adds	r3, r4, r3
 80080ce:	603b      	str	r3, [r7, #0]
 80080d0:	460b      	mov	r3, r1
 80080d2:	eb45 0303 	adc.w	r3, r5, r3
 80080d6:	607b      	str	r3, [r7, #4]
 80080d8:	f04f 0200 	mov.w	r2, #0
 80080dc:	f04f 0300 	mov.w	r3, #0
 80080e0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080e4:	4629      	mov	r1, r5
 80080e6:	028b      	lsls	r3, r1, #10
 80080e8:	4620      	mov	r0, r4
 80080ea:	4629      	mov	r1, r5
 80080ec:	4604      	mov	r4, r0
 80080ee:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80080f2:	4601      	mov	r1, r0
 80080f4:	028a      	lsls	r2, r1, #10
 80080f6:	4610      	mov	r0, r2
 80080f8:	4619      	mov	r1, r3
 80080fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080fc:	2200      	movs	r2, #0
 80080fe:	61bb      	str	r3, [r7, #24]
 8008100:	61fa      	str	r2, [r7, #28]
 8008102:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008106:	f7f9 f845 	bl	8001194 <__aeabi_uldivmod>
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	4613      	mov	r3, r2
 8008110:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8008112:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008114:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008116:	e00d      	b.n	8008134 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8008118:	4b09      	ldr	r3, [pc, #36]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	0b5b      	lsrs	r3, r3, #13
 800811e:	f003 0307 	and.w	r3, r3, #7
 8008122:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8008124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008126:	3301      	adds	r3, #1
 8008128:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800812c:	fa02 f303 	lsl.w	r3, r2, r3
 8008130:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008132:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008134:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8008136:	4618      	mov	r0, r3
 8008138:	3748      	adds	r7, #72	; 0x48
 800813a:	46bd      	mov	sp, r7
 800813c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008140:	40023800 	.word	0x40023800
 8008144:	00f42400 	.word	0x00f42400
 8008148:	007a1200 	.word	0x007a1200
 800814c:	08012b0c 	.word	0x08012b0c

08008150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008154:	4b02      	ldr	r3, [pc, #8]	; (8008160 <HAL_RCC_GetHCLKFreq+0x10>)
 8008156:	681b      	ldr	r3, [r3, #0]
}
 8008158:	4618      	mov	r0, r3
 800815a:	46bd      	mov	sp, r7
 800815c:	bc80      	pop	{r7}
 800815e:	4770      	bx	lr
 8008160:	200006b8 	.word	0x200006b8

08008164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008168:	f7ff fff2 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 800816c:	4602      	mov	r2, r0
 800816e:	4b05      	ldr	r3, [pc, #20]	; (8008184 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	0a1b      	lsrs	r3, r3, #8
 8008174:	f003 0307 	and.w	r3, r3, #7
 8008178:	4903      	ldr	r1, [pc, #12]	; (8008188 <HAL_RCC_GetPCLK1Freq+0x24>)
 800817a:	5ccb      	ldrb	r3, [r1, r3]
 800817c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008180:	4618      	mov	r0, r3
 8008182:	bd80      	pop	{r7, pc}
 8008184:	40023800 	.word	0x40023800
 8008188:	08012b28 	.word	0x08012b28

0800818c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800818c:	b480      	push	{r7}
 800818e:	b087      	sub	sp, #28
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008194:	2300      	movs	r3, #0
 8008196:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008198:	4b29      	ldr	r3, [pc, #164]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d12c      	bne.n	80081fe <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80081a4:	4b26      	ldr	r3, [pc, #152]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80081a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d005      	beq.n	80081bc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80081b0:	4b24      	ldr	r3, [pc, #144]	; (8008244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80081b8:	617b      	str	r3, [r7, #20]
 80081ba:	e016      	b.n	80081ea <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081bc:	4b20      	ldr	r3, [pc, #128]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	4a1f      	ldr	r2, [pc, #124]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80081c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081c6:	6253      	str	r3, [r2, #36]	; 0x24
 80081c8:	4b1d      	ldr	r3, [pc, #116]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80081ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081d0:	60fb      	str	r3, [r7, #12]
 80081d2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80081d4:	4b1b      	ldr	r3, [pc, #108]	; (8008244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80081dc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80081de:	4b18      	ldr	r3, [pc, #96]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80081e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e2:	4a17      	ldr	r2, [pc, #92]	; (8008240 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80081e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081e8:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80081f0:	d105      	bne.n	80081fe <RCC_SetFlashLatencyFromMSIRange+0x72>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80081f8:	d101      	bne.n	80081fe <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80081fa:	2301      	movs	r3, #1
 80081fc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d105      	bne.n	8008210 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8008204:	4b10      	ldr	r3, [pc, #64]	; (8008248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a0f      	ldr	r2, [pc, #60]	; (8008248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800820a:	f043 0304 	orr.w	r3, r3, #4
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	4b0d      	ldr	r3, [pc, #52]	; (8008248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f023 0201 	bic.w	r2, r3, #1
 8008218:	490b      	ldr	r1, [pc, #44]	; (8008248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	4313      	orrs	r3, r2
 800821e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008220:	4b09      	ldr	r3, [pc, #36]	; (8008248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 0301 	and.w	r3, r3, #1
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	429a      	cmp	r2, r3
 800822c:	d001      	beq.n	8008232 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e000      	b.n	8008234 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8008232:	2300      	movs	r3, #0
}
 8008234:	4618      	mov	r0, r3
 8008236:	371c      	adds	r7, #28
 8008238:	46bd      	mov	sp, r7
 800823a:	bc80      	pop	{r7}
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	40023800 	.word	0x40023800
 8008244:	40007000 	.word	0x40007000
 8008248:	40023c00 	.word	0x40023c00

0800824c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b082      	sub	sp, #8
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d101      	bne.n	800825e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e06e      	b.n	800833c <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008262:	2b00      	cmp	r3, #0
 8008264:	d108      	bne.n	8008278 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800826e:	d009      	beq.n	8008284 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	61da      	str	r2, [r3, #28]
 8008276:	e005      	b.n	8008284 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	d106      	bne.n	80082a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7fb fb6e 	bl	8003980 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2202      	movs	r2, #2
 80082a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80082cc:	431a      	orrs	r2, r3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082d6:	431a      	orrs	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	f003 0302 	and.w	r3, r3, #2
 80082e0:	431a      	orrs	r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	695b      	ldr	r3, [r3, #20]
 80082e6:	f003 0301 	and.w	r3, r3, #1
 80082ea:	431a      	orrs	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	699b      	ldr	r3, [r3, #24]
 80082f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082f4:	431a      	orrs	r2, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	69db      	ldr	r3, [r3, #28]
 80082fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80082fe:	431a      	orrs	r2, r3
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a1b      	ldr	r3, [r3, #32]
 8008304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008308:	ea42 0103 	orr.w	r1, r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008310:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	430a      	orrs	r2, r1
 800831a:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	699b      	ldr	r3, [r3, #24]
 8008320:	0c1a      	lsrs	r2, r3, #16
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f002 0204 	and.w	r2, r2, #4
 800832a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3708      	adds	r7, #8
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b088      	sub	sp, #32
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	603b      	str	r3, [r7, #0]
 8008350:	4613      	mov	r3, r2
 8008352:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008354:	2300      	movs	r3, #0
 8008356:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800835e:	2b01      	cmp	r3, #1
 8008360:	d101      	bne.n	8008366 <HAL_SPI_Transmit+0x22>
 8008362:	2302      	movs	r3, #2
 8008364:	e126      	b.n	80085b4 <HAL_SPI_Transmit+0x270>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2201      	movs	r2, #1
 800836a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800836e:	f7fb ff2b 	bl	80041c8 <HAL_GetTick>
 8008372:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008374:	88fb      	ldrh	r3, [r7, #6]
 8008376:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800837e:	b2db      	uxtb	r3, r3
 8008380:	2b01      	cmp	r3, #1
 8008382:	d002      	beq.n	800838a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008384:	2302      	movs	r3, #2
 8008386:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008388:	e10b      	b.n	80085a2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d002      	beq.n	8008396 <HAL_SPI_Transmit+0x52>
 8008390:	88fb      	ldrh	r3, [r7, #6]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d102      	bne.n	800839c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	77fb      	strb	r3, [r7, #31]
    goto error;
 800839a:	e102      	b.n	80085a2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2203      	movs	r2, #3
 80083a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2200      	movs	r2, #0
 80083a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	68ba      	ldr	r2, [r7, #8]
 80083ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	88fa      	ldrh	r2, [r7, #6]
 80083b4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	88fa      	ldrh	r2, [r7, #6]
 80083ba:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2200      	movs	r2, #0
 80083cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2200      	movs	r2, #0
 80083d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2200      	movs	r2, #0
 80083d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083e2:	d10f      	bne.n	8008404 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008402:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800840e:	2b40      	cmp	r3, #64	; 0x40
 8008410:	d007      	beq.n	8008422 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008420:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800842a:	d14b      	bne.n	80084c4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <HAL_SPI_Transmit+0xf6>
 8008434:	8afb      	ldrh	r3, [r7, #22]
 8008436:	2b01      	cmp	r3, #1
 8008438:	d13e      	bne.n	80084b8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843e:	881a      	ldrh	r2, [r3, #0]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800844a:	1c9a      	adds	r2, r3, #2
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008454:	b29b      	uxth	r3, r3
 8008456:	3b01      	subs	r3, #1
 8008458:	b29a      	uxth	r2, r3
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800845e:	e02b      	b.n	80084b8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	f003 0302 	and.w	r3, r3, #2
 800846a:	2b02      	cmp	r3, #2
 800846c:	d112      	bne.n	8008494 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008472:	881a      	ldrh	r2, [r3, #0]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800847e:	1c9a      	adds	r2, r3, #2
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008488:	b29b      	uxth	r3, r3
 800848a:	3b01      	subs	r3, #1
 800848c:	b29a      	uxth	r2, r3
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	86da      	strh	r2, [r3, #54]	; 0x36
 8008492:	e011      	b.n	80084b8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008494:	f7fb fe98 	bl	80041c8 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d803      	bhi.n	80084ac <HAL_SPI_Transmit+0x168>
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084aa:	d102      	bne.n	80084b2 <HAL_SPI_Transmit+0x16e>
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d102      	bne.n	80084b8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80084b6:	e074      	b.n	80085a2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084bc:	b29b      	uxth	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1ce      	bne.n	8008460 <HAL_SPI_Transmit+0x11c>
 80084c2:	e04c      	b.n	800855e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d002      	beq.n	80084d2 <HAL_SPI_Transmit+0x18e>
 80084cc:	8afb      	ldrh	r3, [r7, #22]
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d140      	bne.n	8008554 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	330c      	adds	r3, #12
 80084dc:	7812      	ldrb	r2, [r2, #0]
 80084de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084e4:	1c5a      	adds	r2, r3, #1
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	3b01      	subs	r3, #1
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80084f8:	e02c      	b.n	8008554 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f003 0302 	and.w	r3, r3, #2
 8008504:	2b02      	cmp	r3, #2
 8008506:	d113      	bne.n	8008530 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	330c      	adds	r3, #12
 8008512:	7812      	ldrb	r2, [r2, #0]
 8008514:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800851a:	1c5a      	adds	r2, r3, #1
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008524:	b29b      	uxth	r3, r3
 8008526:	3b01      	subs	r3, #1
 8008528:	b29a      	uxth	r2, r3
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	86da      	strh	r2, [r3, #54]	; 0x36
 800852e:	e011      	b.n	8008554 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008530:	f7fb fe4a 	bl	80041c8 <HAL_GetTick>
 8008534:	4602      	mov	r2, r0
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	429a      	cmp	r2, r3
 800853e:	d803      	bhi.n	8008548 <HAL_SPI_Transmit+0x204>
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008546:	d102      	bne.n	800854e <HAL_SPI_Transmit+0x20a>
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d102      	bne.n	8008554 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800854e:	2303      	movs	r3, #3
 8008550:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008552:	e026      	b.n	80085a2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008558:	b29b      	uxth	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1cd      	bne.n	80084fa <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800855e:	69ba      	ldr	r2, [r7, #24]
 8008560:	6839      	ldr	r1, [r7, #0]
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f000 fcd0 	bl	8008f08 <SPI_EndRxTxTransaction>
 8008568:	4603      	mov	r3, r0
 800856a:	2b00      	cmp	r3, #0
 800856c:	d002      	beq.n	8008574 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2220      	movs	r2, #32
 8008572:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d10a      	bne.n	8008592 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800857c:	2300      	movs	r3, #0
 800857e:	613b      	str	r3, [r7, #16]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	613b      	str	r3, [r7, #16]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	613b      	str	r3, [r7, #16]
 8008590:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	77fb      	strb	r3, [r7, #31]
 800859e:	e000      	b.n	80085a2 <HAL_SPI_Transmit+0x25e>
  }

error:
 80085a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2201      	movs	r2, #1
 80085a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80085b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3720      	adds	r7, #32
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b088      	sub	sp, #32
 80085c0:	af02      	add	r7, sp, #8
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	603b      	str	r3, [r7, #0]
 80085c8:	4613      	mov	r3, r2
 80085ca:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80085cc:	2300      	movs	r3, #0
 80085ce:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085d8:	d112      	bne.n	8008600 <HAL_SPI_Receive+0x44>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d10e      	bne.n	8008600 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2204      	movs	r2, #4
 80085e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80085ea:	88fa      	ldrh	r2, [r7, #6]
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	9300      	str	r3, [sp, #0]
 80085f0:	4613      	mov	r3, r2
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	68b9      	ldr	r1, [r7, #8]
 80085f6:	68f8      	ldr	r0, [r7, #12]
 80085f8:	f000 f8f1 	bl	80087de <HAL_SPI_TransmitReceive>
 80085fc:	4603      	mov	r3, r0
 80085fe:	e0ea      	b.n	80087d6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008606:	2b01      	cmp	r3, #1
 8008608:	d101      	bne.n	800860e <HAL_SPI_Receive+0x52>
 800860a:	2302      	movs	r3, #2
 800860c:	e0e3      	b.n	80087d6 <HAL_SPI_Receive+0x21a>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2201      	movs	r2, #1
 8008612:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008616:	f7fb fdd7 	bl	80041c8 <HAL_GetTick>
 800861a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008622:	b2db      	uxtb	r3, r3
 8008624:	2b01      	cmp	r3, #1
 8008626:	d002      	beq.n	800862e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008628:	2302      	movs	r3, #2
 800862a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800862c:	e0ca      	b.n	80087c4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d002      	beq.n	800863a <HAL_SPI_Receive+0x7e>
 8008634:	88fb      	ldrh	r3, [r7, #6]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d102      	bne.n	8008640 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800863e:	e0c1      	b.n	80087c4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2204      	movs	r2, #4
 8008644:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	68ba      	ldr	r2, [r7, #8]
 8008652:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	88fa      	ldrh	r2, [r7, #6]
 8008658:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	88fa      	ldrh	r2, [r7, #6]
 800865e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2200      	movs	r2, #0
 800866a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2200      	movs	r2, #0
 800867c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008686:	d10f      	bne.n	80086a8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008696:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80086a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086b2:	2b40      	cmp	r3, #64	; 0x40
 80086b4:	d007      	beq.n	80086c6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d162      	bne.n	8008794 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80086ce:	e02e      	b.n	800872e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f003 0301 	and.w	r3, r3, #1
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d115      	bne.n	800870a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f103 020c 	add.w	r2, r3, #12
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ea:	7812      	ldrb	r2, [r2, #0]
 80086ec:	b2d2      	uxtb	r2, r2
 80086ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f4:	1c5a      	adds	r2, r3, #1
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086fe:	b29b      	uxth	r3, r3
 8008700:	3b01      	subs	r3, #1
 8008702:	b29a      	uxth	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008708:	e011      	b.n	800872e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800870a:	f7fb fd5d 	bl	80041c8 <HAL_GetTick>
 800870e:	4602      	mov	r2, r0
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	1ad3      	subs	r3, r2, r3
 8008714:	683a      	ldr	r2, [r7, #0]
 8008716:	429a      	cmp	r2, r3
 8008718:	d803      	bhi.n	8008722 <HAL_SPI_Receive+0x166>
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008720:	d102      	bne.n	8008728 <HAL_SPI_Receive+0x16c>
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d102      	bne.n	800872e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800872c:	e04a      	b.n	80087c4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008732:	b29b      	uxth	r3, r3
 8008734:	2b00      	cmp	r3, #0
 8008736:	d1cb      	bne.n	80086d0 <HAL_SPI_Receive+0x114>
 8008738:	e031      	b.n	800879e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b01      	cmp	r3, #1
 8008746:	d113      	bne.n	8008770 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68da      	ldr	r2, [r3, #12]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008752:	b292      	uxth	r2, r2
 8008754:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875a:	1c9a      	adds	r2, r3, #2
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008764:	b29b      	uxth	r3, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	b29a      	uxth	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800876e:	e011      	b.n	8008794 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008770:	f7fb fd2a 	bl	80041c8 <HAL_GetTick>
 8008774:	4602      	mov	r2, r0
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	683a      	ldr	r2, [r7, #0]
 800877c:	429a      	cmp	r2, r3
 800877e:	d803      	bhi.n	8008788 <HAL_SPI_Receive+0x1cc>
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008786:	d102      	bne.n	800878e <HAL_SPI_Receive+0x1d2>
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d102      	bne.n	8008794 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800878e:	2303      	movs	r3, #3
 8008790:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008792:	e017      	b.n	80087c4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008798:	b29b      	uxth	r3, r3
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1cd      	bne.n	800873a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f000 fb4a 	bl	8008e3c <SPI_EndRxTransaction>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d002      	beq.n	80087b4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2220      	movs	r2, #32
 80087b2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d002      	beq.n	80087c2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	75fb      	strb	r3, [r7, #23]
 80087c0:	e000      	b.n	80087c4 <HAL_SPI_Receive+0x208>
  }

error :
 80087c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80087d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3718      	adds	r7, #24
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}

080087de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80087de:	b580      	push	{r7, lr}
 80087e0:	b08c      	sub	sp, #48	; 0x30
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	60f8      	str	r0, [r7, #12]
 80087e6:	60b9      	str	r1, [r7, #8]
 80087e8:	607a      	str	r2, [r7, #4]
 80087ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80087ec:	2301      	movs	r3, #1
 80087ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80087f0:	2300      	movs	r3, #0
 80087f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d101      	bne.n	8008804 <HAL_SPI_TransmitReceive+0x26>
 8008800:	2302      	movs	r3, #2
 8008802:	e18a      	b.n	8008b1a <HAL_SPI_TransmitReceive+0x33c>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800880c:	f7fb fcdc 	bl	80041c8 <HAL_GetTick>
 8008810:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008818:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008822:	887b      	ldrh	r3, [r7, #2]
 8008824:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008826:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800882a:	2b01      	cmp	r3, #1
 800882c:	d00f      	beq.n	800884e <HAL_SPI_TransmitReceive+0x70>
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008834:	d107      	bne.n	8008846 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	689b      	ldr	r3, [r3, #8]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d103      	bne.n	8008846 <HAL_SPI_TransmitReceive+0x68>
 800883e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008842:	2b04      	cmp	r3, #4
 8008844:	d003      	beq.n	800884e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008846:	2302      	movs	r3, #2
 8008848:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800884c:	e15b      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d005      	beq.n	8008860 <HAL_SPI_TransmitReceive+0x82>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d002      	beq.n	8008860 <HAL_SPI_TransmitReceive+0x82>
 800885a:	887b      	ldrh	r3, [r7, #2]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d103      	bne.n	8008868 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008860:	2301      	movs	r3, #1
 8008862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008866:	e14e      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b04      	cmp	r3, #4
 8008872:	d003      	beq.n	800887c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2205      	movs	r2, #5
 8008878:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	887a      	ldrh	r2, [r7, #2]
 800888c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	887a      	ldrh	r2, [r7, #2]
 8008892:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	887a      	ldrh	r2, [r7, #2]
 800889e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	887a      	ldrh	r2, [r7, #2]
 80088a4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2200      	movs	r2, #0
 80088b0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088bc:	2b40      	cmp	r3, #64	; 0x40
 80088be:	d007      	beq.n	80088d0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088d8:	d178      	bne.n	80089cc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d002      	beq.n	80088e8 <HAL_SPI_TransmitReceive+0x10a>
 80088e2:	8b7b      	ldrh	r3, [r7, #26]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d166      	bne.n	80089b6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ec:	881a      	ldrh	r2, [r3, #0]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f8:	1c9a      	adds	r2, r3, #2
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008902:	b29b      	uxth	r3, r3
 8008904:	3b01      	subs	r3, #1
 8008906:	b29a      	uxth	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800890c:	e053      	b.n	80089b6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f003 0302 	and.w	r3, r3, #2
 8008918:	2b02      	cmp	r3, #2
 800891a:	d11b      	bne.n	8008954 <HAL_SPI_TransmitReceive+0x176>
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008920:	b29b      	uxth	r3, r3
 8008922:	2b00      	cmp	r3, #0
 8008924:	d016      	beq.n	8008954 <HAL_SPI_TransmitReceive+0x176>
 8008926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008928:	2b01      	cmp	r3, #1
 800892a:	d113      	bne.n	8008954 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008930:	881a      	ldrh	r2, [r3, #0]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800893c:	1c9a      	adds	r2, r3, #2
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008946:	b29b      	uxth	r3, r3
 8008948:	3b01      	subs	r3, #1
 800894a:	b29a      	uxth	r2, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008950:	2300      	movs	r3, #0
 8008952:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	f003 0301 	and.w	r3, r3, #1
 800895e:	2b01      	cmp	r3, #1
 8008960:	d119      	bne.n	8008996 <HAL_SPI_TransmitReceive+0x1b8>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008966:	b29b      	uxth	r3, r3
 8008968:	2b00      	cmp	r3, #0
 800896a:	d014      	beq.n	8008996 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68da      	ldr	r2, [r3, #12]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008976:	b292      	uxth	r2, r2
 8008978:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897e:	1c9a      	adds	r2, r3, #2
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008988:	b29b      	uxth	r3, r3
 800898a:	3b01      	subs	r3, #1
 800898c:	b29a      	uxth	r2, r3
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008992:	2301      	movs	r3, #1
 8008994:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008996:	f7fb fc17 	bl	80041c8 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d807      	bhi.n	80089b6 <HAL_SPI_TransmitReceive+0x1d8>
 80089a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ac:	d003      	beq.n	80089b6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80089b4:	e0a7      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1a6      	bne.n	800890e <HAL_SPI_TransmitReceive+0x130>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1a1      	bne.n	800890e <HAL_SPI_TransmitReceive+0x130>
 80089ca:	e07c      	b.n	8008ac6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d002      	beq.n	80089da <HAL_SPI_TransmitReceive+0x1fc>
 80089d4:	8b7b      	ldrh	r3, [r7, #26]
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d16b      	bne.n	8008ab2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	330c      	adds	r3, #12
 80089e4:	7812      	ldrb	r2, [r2, #0]
 80089e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ec:	1c5a      	adds	r2, r3, #1
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	3b01      	subs	r3, #1
 80089fa:	b29a      	uxth	r2, r3
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a00:	e057      	b.n	8008ab2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f003 0302 	and.w	r3, r3, #2
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	d11c      	bne.n	8008a4a <HAL_SPI_TransmitReceive+0x26c>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d017      	beq.n	8008a4a <HAL_SPI_TransmitReceive+0x26c>
 8008a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d114      	bne.n	8008a4a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	330c      	adds	r3, #12
 8008a2a:	7812      	ldrb	r2, [r2, #0]
 8008a2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a32:	1c5a      	adds	r2, r3, #1
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a46:	2300      	movs	r3, #0
 8008a48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	f003 0301 	and.w	r3, r3, #1
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d119      	bne.n	8008a8c <HAL_SPI_TransmitReceive+0x2ae>
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d014      	beq.n	8008a8c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	68da      	ldr	r2, [r3, #12]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a6c:	b2d2      	uxtb	r2, r2
 8008a6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a74:	1c5a      	adds	r2, r3, #1
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	3b01      	subs	r3, #1
 8008a82:	b29a      	uxth	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008a8c:	f7fb fb9c 	bl	80041c8 <HAL_GetTick>
 8008a90:	4602      	mov	r2, r0
 8008a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a94:	1ad3      	subs	r3, r2, r3
 8008a96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d803      	bhi.n	8008aa4 <HAL_SPI_TransmitReceive+0x2c6>
 8008a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa2:	d102      	bne.n	8008aaa <HAL_SPI_TransmitReceive+0x2cc>
 8008aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d103      	bne.n	8008ab2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008ab0:	e029      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d1a2      	bne.n	8008a02 <HAL_SPI_TransmitReceive+0x224>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d19d      	bne.n	8008a02 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ac8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	f000 fa1c 	bl	8008f08 <SPI_EndRxTxTransaction>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d006      	beq.n	8008ae4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2220      	movs	r2, #32
 8008ae0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008ae2:	e010      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10b      	bne.n	8008b04 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008aec:	2300      	movs	r3, #0
 8008aee:	617b      	str	r3, [r7, #20]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	617b      	str	r3, [r7, #20]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	617b      	str	r3, [r7, #20]
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	e000      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008b04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008b16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3730      	adds	r7, #48	; 0x30
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
	...

08008b24 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b088      	sub	sp, #32
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	099b      	lsrs	r3, r3, #6
 8008b40:	f003 0301 	and.w	r3, r3, #1
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10f      	bne.n	8008b68 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00a      	beq.n	8008b68 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	099b      	lsrs	r3, r3, #6
 8008b56:	f003 0301 	and.w	r3, r3, #1
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d004      	beq.n	8008b68 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	4798      	blx	r3
    return;
 8008b66:	e0be      	b.n	8008ce6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008b68:	69bb      	ldr	r3, [r7, #24]
 8008b6a:	085b      	lsrs	r3, r3, #1
 8008b6c:	f003 0301 	and.w	r3, r3, #1
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00a      	beq.n	8008b8a <HAL_SPI_IRQHandler+0x66>
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	09db      	lsrs	r3, r3, #7
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d004      	beq.n	8008b8a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	4798      	blx	r3
    return;
 8008b88:	e0ad      	b.n	8008ce6 <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	095b      	lsrs	r3, r3, #5
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d106      	bne.n	8008ba4 <HAL_SPI_IRQHandler+0x80>
 8008b96:	69bb      	ldr	r3, [r7, #24]
 8008b98:	099b      	lsrs	r3, r3, #6
 8008b9a:	f003 0301 	and.w	r3, r3, #1
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	f000 80a1 	beq.w	8008ce6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	095b      	lsrs	r3, r3, #5
 8008ba8:	f003 0301 	and.w	r3, r3, #1
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 809a 	beq.w	8008ce6 <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	099b      	lsrs	r3, r3, #6
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d023      	beq.n	8008c06 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d011      	beq.n	8008bee <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bce:	f043 0204 	orr.w	r2, r3, #4
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	617b      	str	r3, [r7, #20]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	617b      	str	r3, [r7, #20]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	617b      	str	r3, [r7, #20]
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	e00b      	b.n	8008c06 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008bee:	2300      	movs	r3, #0
 8008bf0:	613b      	str	r3, [r7, #16]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	613b      	str	r3, [r7, #16]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	613b      	str	r3, [r7, #16]
 8008c02:	693b      	ldr	r3, [r7, #16]
        return;
 8008c04:	e06f      	b.n	8008ce6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	095b      	lsrs	r3, r3, #5
 8008c0a:	f003 0301 	and.w	r3, r3, #1
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d014      	beq.n	8008c3c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c16:	f043 0201 	orr.w	r2, r3, #1
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008c1e:	2300      	movs	r3, #0
 8008c20:	60fb      	str	r3, [r7, #12]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	60fb      	str	r3, [r7, #12]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c38:	601a      	str	r2, [r3, #0]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d04f      	beq.n	8008ce4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	685a      	ldr	r2, [r3, #4]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008c52:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	f003 0302 	and.w	r3, r3, #2
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d104      	bne.n	8008c70 <HAL_SPI_IRQHandler+0x14c>
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d034      	beq.n	8008cda <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	685a      	ldr	r2, [r3, #4]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f022 0203 	bic.w	r2, r2, #3
 8008c7e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d011      	beq.n	8008cac <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c8c:	4a17      	ldr	r2, [pc, #92]	; (8008cec <HAL_SPI_IRQHandler+0x1c8>)
 8008c8e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7fb fbd0 	bl	800443a <HAL_DMA_Abort_IT>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d005      	beq.n	8008cac <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ca4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d016      	beq.n	8008ce2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008cb8:	4a0c      	ldr	r2, [pc, #48]	; (8008cec <HAL_SPI_IRQHandler+0x1c8>)
 8008cba:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fb fbba 	bl	800443a <HAL_DMA_Abort_IT>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00a      	beq.n	8008ce2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cd0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008cd8:	e003      	b.n	8008ce2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 f808 	bl	8008cf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008ce0:	e000      	b.n	8008ce4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8008ce2:	bf00      	nop
    return;
 8008ce4:	bf00      	nop
  }
}
 8008ce6:	3720      	adds	r7, #32
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	08008d03 	.word	0x08008d03

08008cf0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bc80      	pop	{r7}
 8008d00:	4770      	bx	lr

08008d02 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b084      	sub	sp, #16
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2200      	movs	r2, #0
 8008d14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f7ff ffe7 	bl	8008cf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008d22:	bf00      	nop
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
	...

08008d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b088      	sub	sp, #32
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	60b9      	str	r1, [r7, #8]
 8008d36:	603b      	str	r3, [r7, #0]
 8008d38:	4613      	mov	r3, r2
 8008d3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008d3c:	f7fb fa44 	bl	80041c8 <HAL_GetTick>
 8008d40:	4602      	mov	r2, r0
 8008d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d44:	1a9b      	subs	r3, r3, r2
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	4413      	add	r3, r2
 8008d4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008d4c:	f7fb fa3c 	bl	80041c8 <HAL_GetTick>
 8008d50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008d52:	4b39      	ldr	r3, [pc, #228]	; (8008e38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	015b      	lsls	r3, r3, #5
 8008d58:	0d1b      	lsrs	r3, r3, #20
 8008d5a:	69fa      	ldr	r2, [r7, #28]
 8008d5c:	fb02 f303 	mul.w	r3, r2, r3
 8008d60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d62:	e054      	b.n	8008e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d6a:	d050      	beq.n	8008e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008d6c:	f7fb fa2c 	bl	80041c8 <HAL_GetTick>
 8008d70:	4602      	mov	r2, r0
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	69fa      	ldr	r2, [r7, #28]
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d902      	bls.n	8008d82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d13d      	bne.n	8008dfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	685a      	ldr	r2, [r3, #4]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008d90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d9a:	d111      	bne.n	8008dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008da4:	d004      	beq.n	8008db0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dae:	d107      	bne.n	8008dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dc8:	d10f      	bne.n	8008dea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008dd8:	601a      	str	r2, [r3, #0]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008de8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2201      	movs	r2, #1
 8008dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e017      	b.n	8008e2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d101      	bne.n	8008e08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008e04:	2300      	movs	r3, #0
 8008e06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	689a      	ldr	r2, [r3, #8]
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	4013      	ands	r3, r2
 8008e18:	68ba      	ldr	r2, [r7, #8]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	bf0c      	ite	eq
 8008e1e:	2301      	moveq	r3, #1
 8008e20:	2300      	movne	r3, #0
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	461a      	mov	r2, r3
 8008e26:	79fb      	ldrb	r3, [r7, #7]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d19b      	bne.n	8008d64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3720      	adds	r7, #32
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	200006b8 	.word	0x200006b8

08008e3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b086      	sub	sp, #24
 8008e40:	af02      	add	r7, sp, #8
 8008e42:	60f8      	str	r0, [r7, #12]
 8008e44:	60b9      	str	r1, [r7, #8]
 8008e46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e50:	d111      	bne.n	8008e76 <SPI_EndRxTransaction+0x3a>
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e5a:	d004      	beq.n	8008e66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e64:	d107      	bne.n	8008e76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e74:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e7e:	d12a      	bne.n	8008ed6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e88:	d012      	beq.n	8008eb0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	9300      	str	r3, [sp, #0]
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	2200      	movs	r2, #0
 8008e92:	2180      	movs	r1, #128	; 0x80
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f7ff ff49 	bl	8008d2c <SPI_WaitFlagStateUntilTimeout>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d02d      	beq.n	8008efc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ea4:	f043 0220 	orr.w	r2, r3, #32
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008eac:	2303      	movs	r3, #3
 8008eae:	e026      	b.n	8008efe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	9300      	str	r3, [sp, #0]
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	2101      	movs	r1, #1
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f7ff ff36 	bl	8008d2c <SPI_WaitFlagStateUntilTimeout>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d01a      	beq.n	8008efc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eca:	f043 0220 	orr.w	r2, r3, #32
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	e013      	b.n	8008efe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	9300      	str	r3, [sp, #0]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	2200      	movs	r2, #0
 8008ede:	2101      	movs	r1, #1
 8008ee0:	68f8      	ldr	r0, [r7, #12]
 8008ee2:	f7ff ff23 	bl	8008d2c <SPI_WaitFlagStateUntilTimeout>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d007      	beq.n	8008efc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ef0:	f043 0220 	orr.w	r2, r3, #32
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	e000      	b.n	8008efe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
	...

08008f08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b088      	sub	sp, #32
 8008f0c:	af02      	add	r7, sp, #8
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008f14:	4b1b      	ldr	r3, [pc, #108]	; (8008f84 <SPI_EndRxTxTransaction+0x7c>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a1b      	ldr	r2, [pc, #108]	; (8008f88 <SPI_EndRxTxTransaction+0x80>)
 8008f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f1e:	0d5b      	lsrs	r3, r3, #21
 8008f20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f24:	fb02 f303 	mul.w	r3, r2, r3
 8008f28:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f32:	d112      	bne.n	8008f5a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	2180      	movs	r1, #128	; 0x80
 8008f3e:	68f8      	ldr	r0, [r7, #12]
 8008f40:	f7ff fef4 	bl	8008d2c <SPI_WaitFlagStateUntilTimeout>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d016      	beq.n	8008f78 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f4e:	f043 0220 	orr.w	r2, r3, #32
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008f56:	2303      	movs	r3, #3
 8008f58:	e00f      	b.n	8008f7a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d00a      	beq.n	8008f76 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	3b01      	subs	r3, #1
 8008f64:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f70:	2b80      	cmp	r3, #128	; 0x80
 8008f72:	d0f2      	beq.n	8008f5a <SPI_EndRxTxTransaction+0x52>
 8008f74:	e000      	b.n	8008f78 <SPI_EndRxTxTransaction+0x70>
        break;
 8008f76:	bf00      	nop
  }

  return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3718      	adds	r7, #24
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	200006b8 	.word	0x200006b8
 8008f88:	165e9f81 	.word	0x165e9f81

08008f8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b082      	sub	sp, #8
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d101      	bne.n	8008f9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e031      	b.n	8009002 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d106      	bne.n	8008fb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f7fa ff76 	bl	8003ea4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2202      	movs	r2, #2
 8008fbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	3304      	adds	r3, #4
 8008fc8:	4619      	mov	r1, r3
 8008fca:	4610      	mov	r0, r2
 8008fcc:	f000 fb3c 	bl	8009648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3708      	adds	r7, #8
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
	...

0800900c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800901a:	b2db      	uxtb	r3, r3
 800901c:	2b01      	cmp	r3, #1
 800901e:	d001      	beq.n	8009024 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e03a      	b.n	800909a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2202      	movs	r2, #2
 8009028:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68da      	ldr	r2, [r3, #12]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f042 0201 	orr.w	r2, r2, #1
 800903a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009044:	d00e      	beq.n	8009064 <HAL_TIM_Base_Start_IT+0x58>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a16      	ldr	r2, [pc, #88]	; (80090a4 <HAL_TIM_Base_Start_IT+0x98>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d009      	beq.n	8009064 <HAL_TIM_Base_Start_IT+0x58>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a14      	ldr	r2, [pc, #80]	; (80090a8 <HAL_TIM_Base_Start_IT+0x9c>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d004      	beq.n	8009064 <HAL_TIM_Base_Start_IT+0x58>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a13      	ldr	r2, [pc, #76]	; (80090ac <HAL_TIM_Base_Start_IT+0xa0>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d111      	bne.n	8009088 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	f003 0307 	and.w	r3, r3, #7
 800906e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2b06      	cmp	r3, #6
 8009074:	d010      	beq.n	8009098 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	681a      	ldr	r2, [r3, #0]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f042 0201 	orr.w	r2, r2, #1
 8009084:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009086:	e007      	b.n	8009098 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f042 0201 	orr.w	r2, r2, #1
 8009096:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009098:	2300      	movs	r3, #0
}
 800909a:	4618      	mov	r0, r3
 800909c:	3714      	adds	r7, #20
 800909e:	46bd      	mov	sp, r7
 80090a0:	bc80      	pop	{r7}
 80090a2:	4770      	bx	lr
 80090a4:	40000400 	.word	0x40000400
 80090a8:	40000800 	.word	0x40000800
 80090ac:	40010800 	.word	0x40010800

080090b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d101      	bne.n	80090c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e08f      	b.n	80091e4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d106      	bne.n	80090de <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7fa ff09 	bl	8003ef0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2202      	movs	r2, #2
 80090e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	6812      	ldr	r2, [r2, #0]
 80090f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80090f4:	f023 0307 	bic.w	r3, r3, #7
 80090f8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681a      	ldr	r2, [r3, #0]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	3304      	adds	r3, #4
 8009102:	4619      	mov	r1, r3
 8009104:	4610      	mov	r0, r2
 8009106:	f000 fa9f 	bl	8009648 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	699b      	ldr	r3, [r3, #24]
 8009118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	6a1b      	ldr	r3, [r3, #32]
 8009120:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	4313      	orrs	r3, r2
 800912a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009132:	f023 0303 	bic.w	r3, r3, #3
 8009136:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	689a      	ldr	r2, [r3, #8]
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	699b      	ldr	r3, [r3, #24]
 8009140:	021b      	lsls	r3, r3, #8
 8009142:	4313      	orrs	r3, r2
 8009144:	693a      	ldr	r2, [r7, #16]
 8009146:	4313      	orrs	r3, r2
 8009148:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009150:	f023 030c 	bic.w	r3, r3, #12
 8009154:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800915c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009160:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	68da      	ldr	r2, [r3, #12]
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	021b      	lsls	r3, r3, #8
 800916c:	4313      	orrs	r3, r2
 800916e:	693a      	ldr	r2, [r7, #16]
 8009170:	4313      	orrs	r3, r2
 8009172:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	691b      	ldr	r3, [r3, #16]
 8009178:	011a      	lsls	r2, r3, #4
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	6a1b      	ldr	r3, [r3, #32]
 800917e:	031b      	lsls	r3, r3, #12
 8009180:	4313      	orrs	r3, r2
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	4313      	orrs	r3, r2
 8009186:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800918e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009196:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	695b      	ldr	r3, [r3, #20]
 80091a0:	011b      	lsls	r3, r3, #4
 80091a2:	4313      	orrs	r3, r2
 80091a4:	68fa      	ldr	r2, [r7, #12]
 80091a6:	4313      	orrs	r3, r2
 80091a8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	693a      	ldr	r2, [r7, #16]
 80091b8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68fa      	ldr	r2, [r7, #12]
 80091c0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2201      	movs	r2, #1
 80091de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80091e2:	2300      	movs	r3, #0
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3718      	adds	r7, #24
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80091fc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8009204:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d109      	bne.n	8009220 <HAL_TIM_Encoder_Start+0x34>
  {
    if (channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800920c:	7bfb      	ldrb	r3, [r7, #15]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d001      	beq.n	8009216 <HAL_TIM_Encoder_Start+0x2a>
    {
      return HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	e050      	b.n	80092b8 <HAL_TIM_Encoder_Start+0xcc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2202      	movs	r2, #2
 800921a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800921e:	e01c      	b.n	800925a <HAL_TIM_Encoder_Start+0x6e>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	2b04      	cmp	r3, #4
 8009224:	d109      	bne.n	800923a <HAL_TIM_Encoder_Start+0x4e>
  {
    if (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009226:	7bbb      	ldrb	r3, [r7, #14]
 8009228:	2b01      	cmp	r3, #1
 800922a:	d001      	beq.n	8009230 <HAL_TIM_Encoder_Start+0x44>
    {
      return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e043      	b.n	80092b8 <HAL_TIM_Encoder_Start+0xcc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8009238:	e00f      	b.n	800925a <HAL_TIM_Encoder_Start+0x6e>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800923a:	7bfb      	ldrb	r3, [r7, #15]
 800923c:	2b01      	cmp	r3, #1
 800923e:	d102      	bne.n	8009246 <HAL_TIM_Encoder_Start+0x5a>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009240:	7bbb      	ldrb	r3, [r7, #14]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d001      	beq.n	800924a <HAL_TIM_Encoder_Start+0x5e>
    {
      return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e036      	b.n	80092b8 <HAL_TIM_Encoder_Start+0xcc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2202      	movs	r2, #2
 800924e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2202      	movs	r2, #2
 8009256:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d003      	beq.n	8009268 <HAL_TIM_Encoder_Start+0x7c>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	2b04      	cmp	r3, #4
 8009264:	d008      	beq.n	8009278 <HAL_TIM_Encoder_Start+0x8c>
 8009266:	e00f      	b.n	8009288 <HAL_TIM_Encoder_Start+0x9c>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2201      	movs	r2, #1
 800926e:	2100      	movs	r1, #0
 8009270:	4618      	mov	r0, r3
 8009272:	f000 fae1 	bl	8009838 <TIM_CCxChannelCmd>
      break;
 8009276:	e016      	b.n	80092a6 <HAL_TIM_Encoder_Start+0xba>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2201      	movs	r2, #1
 800927e:	2104      	movs	r1, #4
 8009280:	4618      	mov	r0, r3
 8009282:	f000 fad9 	bl	8009838 <TIM_CCxChannelCmd>
      break;
 8009286:	e00e      	b.n	80092a6 <HAL_TIM_Encoder_Start+0xba>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2201      	movs	r2, #1
 800928e:	2100      	movs	r1, #0
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fad1 	bl	8009838 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2201      	movs	r2, #1
 800929c:	2104      	movs	r1, #4
 800929e:	4618      	mov	r0, r3
 80092a0:	f000 faca 	bl	8009838 <TIM_CCxChannelCmd>
      break;
 80092a4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f042 0201 	orr.w	r2, r2, #1
 80092b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80092b6:	2300      	movs	r3, #0
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3710      	adds	r7, #16
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}

080092c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b082      	sub	sp, #8
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	f003 0302 	and.w	r3, r3, #2
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	d122      	bne.n	800931c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	f003 0302 	and.w	r3, r3, #2
 80092e0:	2b02      	cmp	r3, #2
 80092e2:	d11b      	bne.n	800931c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f06f 0202 	mvn.w	r2, #2
 80092ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2201      	movs	r2, #1
 80092f2:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	f003 0303 	and.w	r3, r3, #3
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d003      	beq.n	800930a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f985 	bl	8009612 <HAL_TIM_IC_CaptureCallback>
 8009308:	e005      	b.n	8009316 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 f978 	bl	8009600 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f000 f987 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	f003 0304 	and.w	r3, r3, #4
 8009326:	2b04      	cmp	r3, #4
 8009328:	d122      	bne.n	8009370 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	f003 0304 	and.w	r3, r3, #4
 8009334:	2b04      	cmp	r3, #4
 8009336:	d11b      	bne.n	8009370 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f06f 0204 	mvn.w	r2, #4
 8009340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2202      	movs	r2, #2
 8009346:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009352:	2b00      	cmp	r3, #0
 8009354:	d003      	beq.n	800935e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f95b 	bl	8009612 <HAL_TIM_IC_CaptureCallback>
 800935c:	e005      	b.n	800936a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 f94e 	bl	8009600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 f95d 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	691b      	ldr	r3, [r3, #16]
 8009376:	f003 0308 	and.w	r3, r3, #8
 800937a:	2b08      	cmp	r3, #8
 800937c:	d122      	bne.n	80093c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	68db      	ldr	r3, [r3, #12]
 8009384:	f003 0308 	and.w	r3, r3, #8
 8009388:	2b08      	cmp	r3, #8
 800938a:	d11b      	bne.n	80093c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f06f 0208 	mvn.w	r2, #8
 8009394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2204      	movs	r2, #4
 800939a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	69db      	ldr	r3, [r3, #28]
 80093a2:	f003 0303 	and.w	r3, r3, #3
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d003      	beq.n	80093b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f931 	bl	8009612 <HAL_TIM_IC_CaptureCallback>
 80093b0:	e005      	b.n	80093be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f924 	bl	8009600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 f933 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2200      	movs	r2, #0
 80093c2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	f003 0310 	and.w	r3, r3, #16
 80093ce:	2b10      	cmp	r3, #16
 80093d0:	d122      	bne.n	8009418 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	f003 0310 	and.w	r3, r3, #16
 80093dc:	2b10      	cmp	r3, #16
 80093de:	d11b      	bne.n	8009418 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f06f 0210 	mvn.w	r2, #16
 80093e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2208      	movs	r2, #8
 80093ee:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	69db      	ldr	r3, [r3, #28]
 80093f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d003      	beq.n	8009406 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 f907 	bl	8009612 <HAL_TIM_IC_CaptureCallback>
 8009404:	e005      	b.n	8009412 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f8fa 	bl	8009600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 f909 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b01      	cmp	r3, #1
 8009424:	d10e      	bne.n	8009444 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68db      	ldr	r3, [r3, #12]
 800942c:	f003 0301 	and.w	r3, r3, #1
 8009430:	2b01      	cmp	r3, #1
 8009432:	d107      	bne.n	8009444 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f06f 0201 	mvn.w	r2, #1
 800943c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7f9 ff44 	bl	80032cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	691b      	ldr	r3, [r3, #16]
 800944a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800944e:	2b40      	cmp	r3, #64	; 0x40
 8009450:	d10e      	bne.n	8009470 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68db      	ldr	r3, [r3, #12]
 8009458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800945c:	2b40      	cmp	r3, #64	; 0x40
 800945e:	d107      	bne.n	8009470 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 f8e3 	bl	8009636 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009470:	bf00      	nop
 8009472:	3708      	adds	r7, #8
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009488:	2b01      	cmp	r3, #1
 800948a:	d101      	bne.n	8009490 <HAL_TIM_ConfigClockSource+0x18>
 800948c:	2302      	movs	r3, #2
 800948e:	e0b3      	b.n	80095f8 <HAL_TIM_ConfigClockSource+0x180>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2201      	movs	r2, #1
 8009494:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2202      	movs	r2, #2
 800949c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80094ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80094b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	68fa      	ldr	r2, [r7, #12]
 80094be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094c8:	d03e      	beq.n	8009548 <HAL_TIM_ConfigClockSource+0xd0>
 80094ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094ce:	f200 8087 	bhi.w	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 80094d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094d6:	f000 8085 	beq.w	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 80094da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094de:	d87f      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 80094e0:	2b70      	cmp	r3, #112	; 0x70
 80094e2:	d01a      	beq.n	800951a <HAL_TIM_ConfigClockSource+0xa2>
 80094e4:	2b70      	cmp	r3, #112	; 0x70
 80094e6:	d87b      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 80094e8:	2b60      	cmp	r3, #96	; 0x60
 80094ea:	d050      	beq.n	800958e <HAL_TIM_ConfigClockSource+0x116>
 80094ec:	2b60      	cmp	r3, #96	; 0x60
 80094ee:	d877      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 80094f0:	2b50      	cmp	r3, #80	; 0x50
 80094f2:	d03c      	beq.n	800956e <HAL_TIM_ConfigClockSource+0xf6>
 80094f4:	2b50      	cmp	r3, #80	; 0x50
 80094f6:	d873      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 80094f8:	2b40      	cmp	r3, #64	; 0x40
 80094fa:	d058      	beq.n	80095ae <HAL_TIM_ConfigClockSource+0x136>
 80094fc:	2b40      	cmp	r3, #64	; 0x40
 80094fe:	d86f      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 8009500:	2b30      	cmp	r3, #48	; 0x30
 8009502:	d064      	beq.n	80095ce <HAL_TIM_ConfigClockSource+0x156>
 8009504:	2b30      	cmp	r3, #48	; 0x30
 8009506:	d86b      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 8009508:	2b20      	cmp	r3, #32
 800950a:	d060      	beq.n	80095ce <HAL_TIM_ConfigClockSource+0x156>
 800950c:	2b20      	cmp	r3, #32
 800950e:	d867      	bhi.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
 8009510:	2b00      	cmp	r3, #0
 8009512:	d05c      	beq.n	80095ce <HAL_TIM_ConfigClockSource+0x156>
 8009514:	2b10      	cmp	r3, #16
 8009516:	d05a      	beq.n	80095ce <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009518:	e062      	b.n	80095e0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6818      	ldr	r0, [r3, #0]
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	6899      	ldr	r1, [r3, #8]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	685a      	ldr	r2, [r3, #4]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	f000 f966 	bl	80097fa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800953c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	609a      	str	r2, [r3, #8]
      break;
 8009546:	e04e      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6818      	ldr	r0, [r3, #0]
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	6899      	ldr	r1, [r3, #8]
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	685a      	ldr	r2, [r3, #4]
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f000 f94f 	bl	80097fa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	689a      	ldr	r2, [r3, #8]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800956a:	609a      	str	r2, [r3, #8]
      break;
 800956c:	e03b      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6818      	ldr	r0, [r3, #0]
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	6859      	ldr	r1, [r3, #4]
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	68db      	ldr	r3, [r3, #12]
 800957a:	461a      	mov	r2, r3
 800957c:	f000 f8c6 	bl	800970c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2150      	movs	r1, #80	; 0x50
 8009586:	4618      	mov	r0, r3
 8009588:	f000 f91d 	bl	80097c6 <TIM_ITRx_SetConfig>
      break;
 800958c:	e02b      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6818      	ldr	r0, [r3, #0]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	6859      	ldr	r1, [r3, #4]
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	461a      	mov	r2, r3
 800959c:	f000 f8e4 	bl	8009768 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2160      	movs	r1, #96	; 0x60
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 f90d 	bl	80097c6 <TIM_ITRx_SetConfig>
      break;
 80095ac:	e01b      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6818      	ldr	r0, [r3, #0]
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	6859      	ldr	r1, [r3, #4]
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	461a      	mov	r2, r3
 80095bc:	f000 f8a6 	bl	800970c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2140      	movs	r1, #64	; 0x40
 80095c6:	4618      	mov	r0, r3
 80095c8:	f000 f8fd 	bl	80097c6 <TIM_ITRx_SetConfig>
      break;
 80095cc:	e00b      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681a      	ldr	r2, [r3, #0]
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4619      	mov	r1, r3
 80095d8:	4610      	mov	r0, r2
 80095da:	f000 f8f4 	bl	80097c6 <TIM_ITRx_SetConfig>
        break;
 80095de:	e002      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80095e0:	bf00      	nop
 80095e2:	e000      	b.n	80095e6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80095e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2201      	movs	r2, #1
 80095ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3710      	adds	r7, #16
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009600:	b480      	push	{r7}
 8009602:	b083      	sub	sp, #12
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	bc80      	pop	{r7}
 8009610:	4770      	bx	lr

08009612 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009612:	b480      	push	{r7}
 8009614:	b083      	sub	sp, #12
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800961a:	bf00      	nop
 800961c:	370c      	adds	r7, #12
 800961e:	46bd      	mov	sp, r7
 8009620:	bc80      	pop	{r7}
 8009622:	4770      	bx	lr

08009624 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	bc80      	pop	{r7}
 8009634:	4770      	bx	lr

08009636 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009636:	b480      	push	{r7}
 8009638:	b083      	sub	sp, #12
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800963e:	bf00      	nop
 8009640:	370c      	adds	r7, #12
 8009642:	46bd      	mov	sp, r7
 8009644:	bc80      	pop	{r7}
 8009646:	4770      	bx	lr

08009648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009648:	b480      	push	{r7}
 800964a:	b085      	sub	sp, #20
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800965e:	d007      	beq.n	8009670 <TIM_Base_SetConfig+0x28>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a25      	ldr	r2, [pc, #148]	; (80096f8 <TIM_Base_SetConfig+0xb0>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d003      	beq.n	8009670 <TIM_Base_SetConfig+0x28>
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	4a24      	ldr	r2, [pc, #144]	; (80096fc <TIM_Base_SetConfig+0xb4>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d108      	bne.n	8009682 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	68fa      	ldr	r2, [r7, #12]
 800967e:	4313      	orrs	r3, r2
 8009680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009688:	d013      	beq.n	80096b2 <TIM_Base_SetConfig+0x6a>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a1a      	ldr	r2, [pc, #104]	; (80096f8 <TIM_Base_SetConfig+0xb0>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d00f      	beq.n	80096b2 <TIM_Base_SetConfig+0x6a>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	4a19      	ldr	r2, [pc, #100]	; (80096fc <TIM_Base_SetConfig+0xb4>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d00b      	beq.n	80096b2 <TIM_Base_SetConfig+0x6a>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	4a18      	ldr	r2, [pc, #96]	; (8009700 <TIM_Base_SetConfig+0xb8>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d007      	beq.n	80096b2 <TIM_Base_SetConfig+0x6a>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	4a17      	ldr	r2, [pc, #92]	; (8009704 <TIM_Base_SetConfig+0xbc>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d003      	beq.n	80096b2 <TIM_Base_SetConfig+0x6a>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	4a16      	ldr	r2, [pc, #88]	; (8009708 <TIM_Base_SetConfig+0xc0>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d108      	bne.n	80096c4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	68fa      	ldr	r2, [r7, #12]
 80096c0:	4313      	orrs	r3, r2
 80096c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	4313      	orrs	r3, r2
 80096d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	68fa      	ldr	r2, [r7, #12]
 80096d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	689a      	ldr	r2, [r3, #8]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2201      	movs	r2, #1
 80096ec:	615a      	str	r2, [r3, #20]
}
 80096ee:	bf00      	nop
 80096f0:	3714      	adds	r7, #20
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bc80      	pop	{r7}
 80096f6:	4770      	bx	lr
 80096f8:	40000400 	.word	0x40000400
 80096fc:	40000800 	.word	0x40000800
 8009700:	40010800 	.word	0x40010800
 8009704:	40010c00 	.word	0x40010c00
 8009708:	40011000 	.word	0x40011000

0800970c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800970c:	b480      	push	{r7}
 800970e:	b087      	sub	sp, #28
 8009710:	af00      	add	r7, sp, #0
 8009712:	60f8      	str	r0, [r7, #12]
 8009714:	60b9      	str	r1, [r7, #8]
 8009716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6a1b      	ldr	r3, [r3, #32]
 800971c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6a1b      	ldr	r3, [r3, #32]
 8009722:	f023 0201 	bic.w	r2, r3, #1
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	011b      	lsls	r3, r3, #4
 800973c:	693a      	ldr	r2, [r7, #16]
 800973e:	4313      	orrs	r3, r2
 8009740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	f023 030a 	bic.w	r3, r3, #10
 8009748:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	4313      	orrs	r3, r2
 8009750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	693a      	ldr	r2, [r7, #16]
 8009756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	621a      	str	r2, [r3, #32]
}
 800975e:	bf00      	nop
 8009760:	371c      	adds	r7, #28
 8009762:	46bd      	mov	sp, r7
 8009764:	bc80      	pop	{r7}
 8009766:	4770      	bx	lr

08009768 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009768:	b480      	push	{r7}
 800976a:	b087      	sub	sp, #28
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6a1b      	ldr	r3, [r3, #32]
 8009778:	f023 0210 	bic.w	r2, r3, #16
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6a1b      	ldr	r3, [r3, #32]
 800978a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009792:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	031b      	lsls	r3, r3, #12
 8009798:	697a      	ldr	r2, [r7, #20]
 800979a:	4313      	orrs	r3, r2
 800979c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80097a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	011b      	lsls	r3, r3, #4
 80097aa:	693a      	ldr	r2, [r7, #16]
 80097ac:	4313      	orrs	r3, r2
 80097ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	697a      	ldr	r2, [r7, #20]
 80097b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	621a      	str	r2, [r3, #32]
}
 80097bc:	bf00      	nop
 80097be:	371c      	adds	r7, #28
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bc80      	pop	{r7}
 80097c4:	4770      	bx	lr

080097c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80097c6:	b480      	push	{r7}
 80097c8:	b085      	sub	sp, #20
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
 80097ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097de:	683a      	ldr	r2, [r7, #0]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	f043 0307 	orr.w	r3, r3, #7
 80097e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	68fa      	ldr	r2, [r7, #12]
 80097ee:	609a      	str	r2, [r3, #8]
}
 80097f0:	bf00      	nop
 80097f2:	3714      	adds	r7, #20
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bc80      	pop	{r7}
 80097f8:	4770      	bx	lr

080097fa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b087      	sub	sp, #28
 80097fe:	af00      	add	r7, sp, #0
 8009800:	60f8      	str	r0, [r7, #12]
 8009802:	60b9      	str	r1, [r7, #8]
 8009804:	607a      	str	r2, [r7, #4]
 8009806:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009814:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	021a      	lsls	r2, r3, #8
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	431a      	orrs	r2, r3
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	4313      	orrs	r3, r2
 8009822:	697a      	ldr	r2, [r7, #20]
 8009824:	4313      	orrs	r3, r2
 8009826:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	609a      	str	r2, [r3, #8]
}
 800982e:	bf00      	nop
 8009830:	371c      	adds	r7, #28
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr

08009838 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009838:	b480      	push	{r7}
 800983a:	b087      	sub	sp, #28
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	f003 031f 	and.w	r3, r3, #31
 800984a:	2201      	movs	r2, #1
 800984c:	fa02 f303 	lsl.w	r3, r2, r3
 8009850:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	6a1a      	ldr	r2, [r3, #32]
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	43db      	mvns	r3, r3
 800985a:	401a      	ands	r2, r3
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6a1a      	ldr	r2, [r3, #32]
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	f003 031f 	and.w	r3, r3, #31
 800986a:	6879      	ldr	r1, [r7, #4]
 800986c:	fa01 f303 	lsl.w	r3, r1, r3
 8009870:	431a      	orrs	r2, r3
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	621a      	str	r2, [r3, #32]
}
 8009876:	bf00      	nop
 8009878:	371c      	adds	r7, #28
 800987a:	46bd      	mov	sp, r7
 800987c:	bc80      	pop	{r7}
 800987e:	4770      	bx	lr

08009880 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009890:	2b01      	cmp	r3, #1
 8009892:	d101      	bne.n	8009898 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009894:	2302      	movs	r3, #2
 8009896:	e046      	b.n	8009926 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2202      	movs	r2, #2
 80098a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098da:	d00e      	beq.n	80098fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a13      	ldr	r2, [pc, #76]	; (8009930 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d009      	beq.n	80098fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a12      	ldr	r2, [pc, #72]	; (8009934 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d004      	beq.n	80098fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a10      	ldr	r2, [pc, #64]	; (8009938 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d10c      	bne.n	8009914 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009900:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	68ba      	ldr	r2, [r7, #8]
 8009908:	4313      	orrs	r3, r2
 800990a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	68ba      	ldr	r2, [r7, #8]
 8009912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2201      	movs	r2, #1
 8009918:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3714      	adds	r7, #20
 800992a:	46bd      	mov	sp, r7
 800992c:	bc80      	pop	{r7}
 800992e:	4770      	bx	lr
 8009930:	40000400 	.word	0x40000400
 8009934:	40000800 	.word	0x40000800
 8009938:	40010800 	.word	0x40010800

0800993c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800993c:	b480      	push	{r7}
 800993e:	b085      	sub	sp, #20
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2200      	movs	r2, #0
 8009948:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800994c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009950:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	b29a      	uxth	r2, r3
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800995c:	2300      	movs	r3, #0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3714      	adds	r7, #20
 8009962:	46bd      	mov	sp, r7
 8009964:	bc80      	pop	{r7}
 8009966:	4770      	bx	lr

08009968 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009970:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009974:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800997c:	b29a      	uxth	r2, r3
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	b29b      	uxth	r3, r3
 8009982:	43db      	mvns	r3, r3
 8009984:	b29b      	uxth	r3, r3
 8009986:	4013      	ands	r3, r2
 8009988:	b29a      	uxth	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3714      	adds	r7, #20
 8009996:	46bd      	mov	sp, r7
 8009998:	bc80      	pop	{r7}
 800999a:	4770      	bx	lr

0800999c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800999c:	b084      	sub	sp, #16
 800999e:	b480      	push	{r7}
 80099a0:	b083      	sub	sp, #12
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	f107 0014 	add.w	r0, r7, #20
 80099aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2201      	movs	r2, #1
 80099b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2200      	movs	r2, #0
 80099ba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bc80      	pop	{r7}
 80099d8:	b004      	add	sp, #16
 80099da:	4770      	bx	lr

080099dc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099dc:	b480      	push	{r7}
 80099de:	b09b      	sub	sp, #108	; 0x6c
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80099e6:	2300      	movs	r3, #0
 80099e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4413      	add	r3, r2
 80099f6:	881b      	ldrh	r3, [r3, #0]
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80099fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a02:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	78db      	ldrb	r3, [r3, #3]
 8009a0a:	2b03      	cmp	r3, #3
 8009a0c:	d81f      	bhi.n	8009a4e <USB_ActivateEndpoint+0x72>
 8009a0e:	a201      	add	r2, pc, #4	; (adr r2, 8009a14 <USB_ActivateEndpoint+0x38>)
 8009a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a14:	08009a25 	.word	0x08009a25
 8009a18:	08009a41 	.word	0x08009a41
 8009a1c:	08009a57 	.word	0x08009a57
 8009a20:	08009a33 	.word	0x08009a33
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009a24:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009a28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a2c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8009a30:	e012      	b.n	8009a58 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009a32:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009a36:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8009a3a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8009a3e:	e00b      	b.n	8009a58 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009a40:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009a44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009a48:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8009a4c:	e004      	b.n	8009a58 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8009a54:	e000      	b.n	8009a58 <USB_ActivateEndpoint+0x7c>
      break;
 8009a56:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009a58:	687a      	ldr	r2, [r7, #4]
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	009b      	lsls	r3, r3, #2
 8009a60:	441a      	add	r2, r3
 8009a62:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009a66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	4413      	add	r3, r2
 8009a84:	881b      	ldrh	r3, [r3, #0]
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a90:	b29a      	uxth	r2, r3
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8009a9e:	687a      	ldr	r2, [r7, #4]
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	441a      	add	r2, r3
 8009aa8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8009aac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ab0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ab4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	7b1b      	ldrb	r3, [r3, #12]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f040 8149 	bne.w	8009d5c <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	785b      	ldrb	r3, [r3, #1]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	f000 8084 	beq.w	8009bdc <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	617b      	str	r3, [r7, #20]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	617b      	str	r3, [r7, #20]
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	011a      	lsls	r2, r3, #4
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	4413      	add	r3, r2
 8009af2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009af6:	613b      	str	r3, [r7, #16]
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	88db      	ldrh	r3, [r3, #6]
 8009afc:	085b      	lsrs	r3, r3, #1
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	005b      	lsls	r3, r3, #1
 8009b02:	b29a      	uxth	r2, r3
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	4413      	add	r3, r2
 8009b12:	881b      	ldrh	r3, [r3, #0]
 8009b14:	81fb      	strh	r3, [r7, #14]
 8009b16:	89fb      	ldrh	r3, [r7, #14]
 8009b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d01b      	beq.n	8009b58 <USB_ActivateEndpoint+0x17c>
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	4413      	add	r3, r2
 8009b2a:	881b      	ldrh	r3, [r3, #0]
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b36:	81bb      	strh	r3, [r7, #12]
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	441a      	add	r2, r3
 8009b42:	89bb      	ldrh	r3, [r7, #12]
 8009b44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b50:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	78db      	ldrb	r3, [r3, #3]
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	d020      	beq.n	8009ba2 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	009b      	lsls	r3, r3, #2
 8009b68:	4413      	add	r3, r2
 8009b6a:	881b      	ldrh	r3, [r3, #0]
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b76:	813b      	strh	r3, [r7, #8]
 8009b78:	893b      	ldrh	r3, [r7, #8]
 8009b7a:	f083 0320 	eor.w	r3, r3, #32
 8009b7e:	813b      	strh	r3, [r7, #8]
 8009b80:	687a      	ldr	r2, [r7, #4]
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	781b      	ldrb	r3, [r3, #0]
 8009b86:	009b      	lsls	r3, r3, #2
 8009b88:	441a      	add	r2, r3
 8009b8a:	893b      	ldrh	r3, [r7, #8]
 8009b8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	8013      	strh	r3, [r2, #0]
 8009ba0:	e27f      	b.n	800a0a2 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	4413      	add	r3, r2
 8009bac:	881b      	ldrh	r3, [r3, #0]
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bb8:	817b      	strh	r3, [r7, #10]
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	441a      	add	r2, r3
 8009bc4:	897b      	ldrh	r3, [r7, #10]
 8009bc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	8013      	strh	r3, [r2, #0]
 8009bda:	e262      	b.n	800a0a2 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	461a      	mov	r2, r3
 8009bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bec:	4413      	add	r3, r2
 8009bee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	011a      	lsls	r2, r3, #4
 8009bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf8:	4413      	add	r3, r2
 8009bfa:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8009bfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	88db      	ldrh	r3, [r3, #6]
 8009c04:	085b      	lsrs	r3, r3, #1
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	005b      	lsls	r3, r3, #1
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c0e:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	627b      	str	r3, [r7, #36]	; 0x24
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c20:	4413      	add	r3, r2
 8009c22:	627b      	str	r3, [r7, #36]	; 0x24
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	011a      	lsls	r2, r3, #4
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009c32:	623b      	str	r3, [r7, #32]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	691b      	ldr	r3, [r3, #16]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d112      	bne.n	8009c62 <USB_ActivateEndpoint+0x286>
 8009c3c:	6a3b      	ldr	r3, [r7, #32]
 8009c3e:	881b      	ldrh	r3, [r3, #0]
 8009c40:	b29b      	uxth	r3, r3
 8009c42:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009c46:	b29a      	uxth	r2, r3
 8009c48:	6a3b      	ldr	r3, [r7, #32]
 8009c4a:	801a      	strh	r2, [r3, #0]
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	881b      	ldrh	r3, [r3, #0]
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c5a:	b29a      	uxth	r2, r3
 8009c5c:	6a3b      	ldr	r3, [r7, #32]
 8009c5e:	801a      	strh	r2, [r3, #0]
 8009c60:	e02f      	b.n	8009cc2 <USB_ActivateEndpoint+0x2e6>
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	2b3e      	cmp	r3, #62	; 0x3e
 8009c68:	d813      	bhi.n	8009c92 <USB_ActivateEndpoint+0x2b6>
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	085b      	lsrs	r3, r3, #1
 8009c70:	663b      	str	r3, [r7, #96]	; 0x60
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	691b      	ldr	r3, [r3, #16]
 8009c76:	f003 0301 	and.w	r3, r3, #1
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d002      	beq.n	8009c84 <USB_ActivateEndpoint+0x2a8>
 8009c7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c80:	3301      	adds	r3, #1
 8009c82:	663b      	str	r3, [r7, #96]	; 0x60
 8009c84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	029b      	lsls	r3, r3, #10
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	6a3b      	ldr	r3, [r7, #32]
 8009c8e:	801a      	strh	r2, [r3, #0]
 8009c90:	e017      	b.n	8009cc2 <USB_ActivateEndpoint+0x2e6>
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	691b      	ldr	r3, [r3, #16]
 8009c96:	095b      	lsrs	r3, r3, #5
 8009c98:	663b      	str	r3, [r7, #96]	; 0x60
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	f003 031f 	and.w	r3, r3, #31
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d102      	bne.n	8009cac <USB_ActivateEndpoint+0x2d0>
 8009ca6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ca8:	3b01      	subs	r3, #1
 8009caa:	663b      	str	r3, [r7, #96]	; 0x60
 8009cac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	029b      	lsls	r3, r3, #10
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cbc:	b29a      	uxth	r2, r3
 8009cbe:	6a3b      	ldr	r3, [r7, #32]
 8009cc0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	881b      	ldrh	r3, [r3, #0]
 8009cce:	83fb      	strh	r3, [r7, #30]
 8009cd0:	8bfb      	ldrh	r3, [r7, #30]
 8009cd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d01b      	beq.n	8009d12 <USB_ActivateEndpoint+0x336>
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	4413      	add	r3, r2
 8009ce4:	881b      	ldrh	r3, [r3, #0]
 8009ce6:	b29b      	uxth	r3, r3
 8009ce8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cf0:	83bb      	strh	r3, [r7, #28]
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	441a      	add	r2, r3
 8009cfc:	8bbb      	ldrh	r3, [r7, #28]
 8009cfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009d0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	4413      	add	r3, r2
 8009d1c:	881b      	ldrh	r3, [r3, #0]
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d28:	837b      	strh	r3, [r7, #26]
 8009d2a:	8b7b      	ldrh	r3, [r7, #26]
 8009d2c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009d30:	837b      	strh	r3, [r7, #26]
 8009d32:	8b7b      	ldrh	r3, [r7, #26]
 8009d34:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009d38:	837b      	strh	r3, [r7, #26]
 8009d3a:	687a      	ldr	r2, [r7, #4]
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	441a      	add	r2, r3
 8009d44:	8b7b      	ldrh	r3, [r7, #26]
 8009d46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	8013      	strh	r3, [r2, #0]
 8009d5a:	e1a2      	b.n	800a0a2 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	781b      	ldrb	r3, [r3, #0]
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	4413      	add	r3, r2
 8009d66:	881b      	ldrh	r3, [r3, #0]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d72:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	441a      	add	r2, r3
 8009d80:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8009d84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d8c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	461a      	mov	r2, r3
 8009da6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009da8:	4413      	add	r3, r2
 8009daa:	65bb      	str	r3, [r7, #88]	; 0x58
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	011a      	lsls	r2, r3, #4
 8009db2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009db4:	4413      	add	r3, r2
 8009db6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009dba:	657b      	str	r3, [r7, #84]	; 0x54
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	891b      	ldrh	r3, [r3, #8]
 8009dc0:	085b      	lsrs	r3, r3, #1
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	005b      	lsls	r3, r3, #1
 8009dc6:	b29a      	uxth	r2, r3
 8009dc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009dca:	801a      	strh	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	653b      	str	r3, [r7, #80]	; 0x50
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	461a      	mov	r2, r3
 8009dda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ddc:	4413      	add	r3, r2
 8009dde:	653b      	str	r3, [r7, #80]	; 0x50
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	011a      	lsls	r2, r3, #4
 8009de6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009de8:	4413      	add	r3, r2
 8009dea:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8009dee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	895b      	ldrh	r3, [r3, #10]
 8009df4:	085b      	lsrs	r3, r3, #1
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	005b      	lsls	r3, r3, #1
 8009dfa:	b29a      	uxth	r2, r3
 8009dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dfe:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	785b      	ldrb	r3, [r3, #1]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f040 8091 	bne.w	8009f2c <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	4413      	add	r3, r2
 8009e14:	881b      	ldrh	r3, [r3, #0]
 8009e16:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009e18:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009e1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d01b      	beq.n	8009e5a <USB_ActivateEndpoint+0x47e>
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	4413      	add	r3, r2
 8009e2c:	881b      	ldrh	r3, [r3, #0]
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e38:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	441a      	add	r2, r3
 8009e44:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009e46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e56:	b29b      	uxth	r3, r3
 8009e58:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	4413      	add	r3, r2
 8009e64:	881b      	ldrh	r3, [r3, #0]
 8009e66:	873b      	strh	r3, [r7, #56]	; 0x38
 8009e68:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d01b      	beq.n	8009eaa <USB_ActivateEndpoint+0x4ce>
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	4413      	add	r3, r2
 8009e7c:	881b      	ldrh	r3, [r3, #0]
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e88:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009e8a:	687a      	ldr	r2, [r7, #4]
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	441a      	add	r2, r3
 8009e94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009e96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ea2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009eaa:	687a      	ldr	r2, [r7, #4]
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	4413      	add	r3, r2
 8009eb4:	881b      	ldrh	r3, [r3, #0]
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ebc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ec0:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009ec2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ec4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009ec8:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009eca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ecc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009ed0:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	441a      	add	r2, r3
 8009edc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ede:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ee2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ee6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009eea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eee:	b29b      	uxth	r3, r3
 8009ef0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	881b      	ldrh	r3, [r3, #0]
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f08:	867b      	strh	r3, [r7, #50]	; 0x32
 8009f0a:	687a      	ldr	r2, [r7, #4]
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	441a      	add	r2, r3
 8009f14:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8009f16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f26:	b29b      	uxth	r3, r3
 8009f28:	8013      	strh	r3, [r2, #0]
 8009f2a:	e0ba      	b.n	800a0a2 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	781b      	ldrb	r3, [r3, #0]
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	4413      	add	r3, r2
 8009f36:	881b      	ldrh	r3, [r3, #0]
 8009f38:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009f3c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009f40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d01d      	beq.n	8009f84 <USB_ActivateEndpoint+0x5a8>
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	4413      	add	r3, r2
 8009f52:	881b      	ldrh	r3, [r3, #0]
 8009f54:	b29b      	uxth	r3, r3
 8009f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f5e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	441a      	add	r2, r3
 8009f6c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009f70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	881b      	ldrh	r3, [r3, #0]
 8009f90:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009f94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d01d      	beq.n	8009fdc <USB_ActivateEndpoint+0x600>
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	4413      	add	r3, r2
 8009faa:	881b      	ldrh	r3, [r3, #0]
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fb6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	441a      	add	r2, r3
 8009fc4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009fc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fd4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	78db      	ldrb	r3, [r3, #3]
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d024      	beq.n	800a02e <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	4413      	add	r3, r2
 8009fee:	881b      	ldrh	r3, [r3, #0]
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ff6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ffa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009ffe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800a002:	f083 0320 	eor.w	r3, r3, #32
 800a006:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	441a      	add	r2, r3
 800a014:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800a018:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a01c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a020:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a028:	b29b      	uxth	r3, r3
 800a02a:	8013      	strh	r3, [r2, #0]
 800a02c:	e01d      	b.n	800a06a <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	881b      	ldrh	r3, [r3, #0]
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a044:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800a048:	687a      	ldr	r2, [r7, #4]
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	009b      	lsls	r3, r3, #2
 800a050:	441a      	add	r2, r3
 800a052:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800a056:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a05a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a05e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a066:	b29b      	uxth	r3, r3
 800a068:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	009b      	lsls	r3, r3, #2
 800a072:	4413      	add	r3, r2
 800a074:	881b      	ldrh	r3, [r3, #0]
 800a076:	b29b      	uxth	r3, r3
 800a078:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a07c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a080:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a082:	687a      	ldr	r2, [r7, #4]
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	781b      	ldrb	r3, [r3, #0]
 800a088:	009b      	lsls	r3, r3, #2
 800a08a:	441a      	add	r2, r3
 800a08c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a08e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a096:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a09a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800a0a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	376c      	adds	r7, #108	; 0x6c
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bc80      	pop	{r7}
 800a0ae:	4770      	bx	lr

0800a0b0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b08d      	sub	sp, #52	; 0x34
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	7b1b      	ldrb	r3, [r3, #12]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	f040 808e 	bne.w	800a1e0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	785b      	ldrb	r3, [r3, #1]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d044      	beq.n	800a156 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	4413      	add	r3, r2
 800a0d6:	881b      	ldrh	r3, [r3, #0]
 800a0d8:	81bb      	strh	r3, [r7, #12]
 800a0da:	89bb      	ldrh	r3, [r7, #12]
 800a0dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d01b      	beq.n	800a11c <USB_DeactivateEndpoint+0x6c>
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	4413      	add	r3, r2
 800a0ee:	881b      	ldrh	r3, [r3, #0]
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0fa:	817b      	strh	r3, [r7, #10]
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	441a      	add	r2, r3
 800a106:	897b      	ldrh	r3, [r7, #10]
 800a108:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a10c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a114:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a118:	b29b      	uxth	r3, r3
 800a11a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4413      	add	r3, r2
 800a126:	881b      	ldrh	r3, [r3, #0]
 800a128:	b29b      	uxth	r3, r3
 800a12a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a12e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a132:	813b      	strh	r3, [r7, #8]
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	441a      	add	r2, r3
 800a13e:	893b      	ldrh	r3, [r7, #8]
 800a140:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a144:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a148:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a14c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a150:	b29b      	uxth	r3, r3
 800a152:	8013      	strh	r3, [r2, #0]
 800a154:	e192      	b.n	800a47c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	4413      	add	r3, r2
 800a160:	881b      	ldrh	r3, [r3, #0]
 800a162:	827b      	strh	r3, [r7, #18]
 800a164:	8a7b      	ldrh	r3, [r7, #18]
 800a166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d01b      	beq.n	800a1a6 <USB_DeactivateEndpoint+0xf6>
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	781b      	ldrb	r3, [r3, #0]
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	4413      	add	r3, r2
 800a178:	881b      	ldrh	r3, [r3, #0]
 800a17a:	b29b      	uxth	r3, r3
 800a17c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a184:	823b      	strh	r3, [r7, #16]
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	441a      	add	r2, r3
 800a190:	8a3b      	ldrh	r3, [r7, #16]
 800a192:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a196:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a19a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a19e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1a2:	b29b      	uxth	r3, r3
 800a1a4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	781b      	ldrb	r3, [r3, #0]
 800a1ac:	009b      	lsls	r3, r3, #2
 800a1ae:	4413      	add	r3, r2
 800a1b0:	881b      	ldrh	r3, [r3, #0]
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a1b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1bc:	81fb      	strh	r3, [r7, #14]
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	441a      	add	r2, r3
 800a1c8:	89fb      	ldrh	r3, [r7, #14]
 800a1ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a1ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a1d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	8013      	strh	r3, [r2, #0]
 800a1de:	e14d      	b.n	800a47c <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	785b      	ldrb	r3, [r3, #1]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f040 80a5 	bne.w	800a334 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a1ea:	687a      	ldr	r2, [r7, #4]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	4413      	add	r3, r2
 800a1f4:	881b      	ldrh	r3, [r3, #0]
 800a1f6:	843b      	strh	r3, [r7, #32]
 800a1f8:	8c3b      	ldrh	r3, [r7, #32]
 800a1fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d01b      	beq.n	800a23a <USB_DeactivateEndpoint+0x18a>
 800a202:	687a      	ldr	r2, [r7, #4]
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	4413      	add	r3, r2
 800a20c:	881b      	ldrh	r3, [r3, #0]
 800a20e:	b29b      	uxth	r3, r3
 800a210:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a214:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a218:	83fb      	strh	r3, [r7, #30]
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	441a      	add	r2, r3
 800a224:	8bfb      	ldrh	r3, [r7, #30]
 800a226:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a22a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a22e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a232:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a236:	b29b      	uxth	r3, r3
 800a238:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	4413      	add	r3, r2
 800a244:	881b      	ldrh	r3, [r3, #0]
 800a246:	83bb      	strh	r3, [r7, #28]
 800a248:	8bbb      	ldrh	r3, [r7, #28]
 800a24a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d01b      	beq.n	800a28a <USB_DeactivateEndpoint+0x1da>
 800a252:	687a      	ldr	r2, [r7, #4]
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	781b      	ldrb	r3, [r3, #0]
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	4413      	add	r3, r2
 800a25c:	881b      	ldrh	r3, [r3, #0]
 800a25e:	b29b      	uxth	r3, r3
 800a260:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a268:	837b      	strh	r3, [r7, #26]
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	441a      	add	r2, r3
 800a274:	8b7b      	ldrh	r3, [r7, #26]
 800a276:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a27a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a27e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a282:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a286:	b29b      	uxth	r3, r3
 800a288:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	4413      	add	r3, r2
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	b29b      	uxth	r3, r3
 800a298:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a29c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2a0:	833b      	strh	r3, [r7, #24]
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	781b      	ldrb	r3, [r3, #0]
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	441a      	add	r2, r3
 800a2ac:	8b3b      	ldrh	r3, [r7, #24]
 800a2ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a2b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a2ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	781b      	ldrb	r3, [r3, #0]
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	4413      	add	r3, r2
 800a2cc:	881b      	ldrh	r3, [r3, #0]
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a2d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2d8:	82fb      	strh	r3, [r7, #22]
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	781b      	ldrb	r3, [r3, #0]
 800a2e0:	009b      	lsls	r3, r3, #2
 800a2e2:	441a      	add	r2, r3
 800a2e4:	8afb      	ldrh	r3, [r7, #22]
 800a2e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a2ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a2f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2f6:	b29b      	uxth	r3, r3
 800a2f8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	781b      	ldrb	r3, [r3, #0]
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	4413      	add	r3, r2
 800a304:	881b      	ldrh	r3, [r3, #0]
 800a306:	b29b      	uxth	r3, r3
 800a308:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a30c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a310:	82bb      	strh	r3, [r7, #20]
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	441a      	add	r2, r3
 800a31c:	8abb      	ldrh	r3, [r7, #20]
 800a31e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a322:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a326:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a32a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a32e:	b29b      	uxth	r3, r3
 800a330:	8013      	strh	r3, [r2, #0]
 800a332:	e0a3      	b.n	800a47c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	4413      	add	r3, r2
 800a33e:	881b      	ldrh	r3, [r3, #0]
 800a340:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a342:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a344:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d01b      	beq.n	800a384 <USB_DeactivateEndpoint+0x2d4>
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4413      	add	r3, r2
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	b29b      	uxth	r3, r3
 800a35a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a35e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a362:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	441a      	add	r2, r3
 800a36e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a370:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a374:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a378:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a37c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a380:	b29b      	uxth	r3, r3
 800a382:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	4413      	add	r3, r2
 800a38e:	881b      	ldrh	r3, [r3, #0]
 800a390:	857b      	strh	r3, [r7, #42]	; 0x2a
 800a392:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800a394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d01b      	beq.n	800a3d4 <USB_DeactivateEndpoint+0x324>
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	881b      	ldrh	r3, [r3, #0]
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3b2:	853b      	strh	r3, [r7, #40]	; 0x28
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	441a      	add	r2, r3
 800a3be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a3c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a3c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a3c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a3cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	4413      	add	r3, r2
 800a3de:	881b      	ldrh	r3, [r3, #0]
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3ea:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	441a      	add	r2, r3
 800a3f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a3f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a3fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a400:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a408:	b29b      	uxth	r3, r3
 800a40a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	4413      	add	r3, r2
 800a416:	881b      	ldrh	r3, [r3, #0]
 800a418:	b29b      	uxth	r3, r3
 800a41a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a41e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a422:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	441a      	add	r2, r3
 800a42e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a430:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a434:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a438:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a43c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a440:	b29b      	uxth	r3, r3
 800a442:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	4413      	add	r3, r2
 800a44e:	881b      	ldrh	r3, [r3, #0]
 800a450:	b29b      	uxth	r3, r3
 800a452:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a45a:	847b      	strh	r3, [r7, #34]	; 0x22
 800a45c:	687a      	ldr	r2, [r7, #4]
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	441a      	add	r2, r3
 800a466:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a468:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a46c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a478:	b29b      	uxth	r3, r3
 800a47a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a47c:	2300      	movs	r3, #0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3734      	adds	r7, #52	; 0x34
 800a482:	46bd      	mov	sp, r7
 800a484:	bc80      	pop	{r7}
 800a486:	4770      	bx	lr

0800a488 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b0cc      	sub	sp, #304	; 0x130
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a492:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a496:	6018      	str	r0, [r3, #0]
 800a498:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a49c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4a0:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a4a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4a6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	785b      	ldrb	r3, [r3, #1]
 800a4ae:	2b01      	cmp	r3, #1
 800a4b0:	f041 817d 	bne.w	800b7ae <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a4b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	699a      	ldr	r2, [r3, #24]
 800a4c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	691b      	ldr	r3, [r3, #16]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d908      	bls.n	800a4e2 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800a4d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800a4e0:	e007      	b.n	800a4f2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800a4e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	699b      	ldr	r3, [r3, #24]
 800a4ee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a4f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	7b1b      	ldrb	r3, [r3, #12]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d152      	bne.n	800a5a8 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a502:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a506:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	6959      	ldr	r1, [r3, #20]
 800a50e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a512:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	88da      	ldrh	r2, [r3, #6]
 800a51a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a51e:	b29b      	uxth	r3, r3
 800a520:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800a524:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800a528:	6800      	ldr	r0, [r0, #0]
 800a52a:	f001 ff0e 	bl	800c34a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a52e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a532:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800a536:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a53a:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a53e:	6812      	ldr	r2, [r2, #0]
 800a540:	601a      	str	r2, [r3, #0]
 800a542:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a546:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a550:	b29b      	uxth	r3, r3
 800a552:	4619      	mov	r1, r3
 800a554:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a558:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800a55c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a560:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 800a564:	6812      	ldr	r2, [r2, #0]
 800a566:	440a      	add	r2, r1
 800a568:	601a      	str	r2, [r3, #0]
 800a56a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a56e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	011a      	lsls	r2, r3, #4
 800a578:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a57c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4413      	add	r3, r2
 800a584:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a588:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a58c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a596:	b29a      	uxth	r2, r3
 800a598:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a59c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	801a      	strh	r2, [r3, #0]
 800a5a4:	f001 b8b5 	b.w	800b712 <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a5a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	78db      	ldrb	r3, [r3, #3]
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	f040 84c6 	bne.w	800af46 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a5ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	6a1a      	ldr	r2, [r3, #32]
 800a5c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	691b      	ldr	r3, [r3, #16]
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	f240 8443 	bls.w	800ae5e <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800a5d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5dc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a5e0:	681a      	ldr	r2, [r3, #0]
 800a5e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	4413      	add	r3, r2
 800a5f2:	881b      	ldrh	r3, [r3, #0]
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5fe:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800a602:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a606:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a610:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	781b      	ldrb	r3, [r3, #0]
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	441a      	add	r2, r3
 800a61c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a620:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a624:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a628:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a62c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a630:	b29b      	uxth	r3, r3
 800a632:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a634:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a638:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	6a1a      	ldr	r2, [r3, #32]
 800a640:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a644:	1ad2      	subs	r2, r2, r3
 800a646:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a64a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a652:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a656:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a65a:	681a      	ldr	r2, [r3, #0]
 800a65c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a660:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	4413      	add	r3, r2
 800a66c:	881b      	ldrh	r3, [r3, #0]
 800a66e:	b29b      	uxth	r3, r3
 800a670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 823e 	beq.w	800aaf6 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a67a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a67e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a682:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a686:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a68a:	6812      	ldr	r2, [r2, #0]
 800a68c:	601a      	str	r2, [r3, #0]
 800a68e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a692:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	785b      	ldrb	r3, [r3, #1]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	f040 809a 	bne.w	800a7d4 <USB_EPStartXfer+0x34c>
 800a6a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6a8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a6ac:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a6b0:	6812      	ldr	r2, [r2, #0]
 800a6b2:	601a      	str	r2, [r3, #0]
 800a6b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6c2:	b29b      	uxth	r3, r3
 800a6c4:	4619      	mov	r1, r3
 800a6c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6ce:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a6d2:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 800a6d6:	6812      	ldr	r2, [r2, #0]
 800a6d8:	440a      	add	r2, r1
 800a6da:	601a      	str	r2, [r3, #0]
 800a6dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	011a      	lsls	r2, r3, #4
 800a6ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800a6fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a6fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a702:	601a      	str	r2, [r3, #0]
 800a704:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d122      	bne.n	800a752 <USB_EPStartXfer+0x2ca>
 800a70c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a710:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	881b      	ldrh	r3, [r3, #0]
 800a718:	b29b      	uxth	r3, r3
 800a71a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a71e:	b29a      	uxth	r2, r3
 800a720:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a724:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	801a      	strh	r2, [r3, #0]
 800a72c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a730:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	881b      	ldrh	r3, [r3, #0]
 800a738:	b29b      	uxth	r3, r3
 800a73a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a73e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a742:	b29a      	uxth	r2, r3
 800a744:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a748:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	801a      	strh	r2, [r3, #0]
 800a750:	e079      	b.n	800a846 <USB_EPStartXfer+0x3be>
 800a752:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a756:	2b3e      	cmp	r3, #62	; 0x3e
 800a758:	d81b      	bhi.n	800a792 <USB_EPStartXfer+0x30a>
 800a75a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a75e:	085b      	lsrs	r3, r3, #1
 800a760:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a764:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a768:	f003 0301 	and.w	r3, r3, #1
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d004      	beq.n	800a77a <USB_EPStartXfer+0x2f2>
 800a770:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a774:	3301      	adds	r3, #1
 800a776:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a77a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a77e:	b29b      	uxth	r3, r3
 800a780:	029b      	lsls	r3, r3, #10
 800a782:	b29a      	uxth	r2, r3
 800a784:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a788:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	801a      	strh	r2, [r3, #0]
 800a790:	e059      	b.n	800a846 <USB_EPStartXfer+0x3be>
 800a792:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a796:	095b      	lsrs	r3, r3, #5
 800a798:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a79c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a7a0:	f003 031f 	and.w	r3, r3, #31
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d104      	bne.n	800a7b2 <USB_EPStartXfer+0x32a>
 800a7a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a7ac:	3b01      	subs	r3, #1
 800a7ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a7b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	029b      	lsls	r3, r3, #10
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	801a      	strh	r2, [r3, #0]
 800a7d2:	e038      	b.n	800a846 <USB_EPStartXfer+0x3be>
 800a7d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	785b      	ldrb	r3, [r3, #1]
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d130      	bne.n	800a846 <USB_EPStartXfer+0x3be>
 800a7e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7f2:	b29b      	uxth	r3, r3
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a7fa:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a7fe:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a802:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800a806:	6812      	ldr	r2, [r2, #0]
 800a808:	440a      	add	r2, r1
 800a80a:	601a      	str	r2, [r3, #0]
 800a80c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a810:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	011a      	lsls	r2, r3, #4
 800a81a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a81e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4413      	add	r3, r2
 800a826:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800a82a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a82e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a832:	601a      	str	r2, [r3, #0]
 800a834:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a838:	b29a      	uxth	r2, r3
 800a83a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a83e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a846:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a84a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	895b      	ldrh	r3, [r3, #10]
 800a852:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a856:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a85a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	6959      	ldr	r1, [r3, #20]
 800a862:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a866:	b29b      	uxth	r3, r3
 800a868:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a86c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800a870:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800a874:	6800      	ldr	r0, [r0, #0]
 800a876:	f001 fd68 	bl	800c34a <USB_WritePMA>
            ep->xfer_buff += len;
 800a87a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a87e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	695a      	ldr	r2, [r3, #20]
 800a886:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a88a:	441a      	add	r2, r3
 800a88c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a890:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a898:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a89c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	6a1a      	ldr	r2, [r3, #32]
 800a8a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a8a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	691b      	ldr	r3, [r3, #16]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d90f      	bls.n	800a8d4 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 800a8b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a8b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	6a1a      	ldr	r2, [r3, #32]
 800a8c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8c4:	1ad2      	subs	r2, r2, r3
 800a8c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a8ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	621a      	str	r2, [r3, #32]
 800a8d2:	e00e      	b.n	800a8f2 <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 800a8d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a8d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	6a1b      	ldr	r3, [r3, #32]
 800a8e0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800a8e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a8e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a8f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a8f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	785b      	ldrb	r3, [r3, #1]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	f040 809a 	bne.w	800aa38 <USB_EPStartXfer+0x5b0>
 800a904:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a908:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800a90c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a910:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800a914:	6812      	ldr	r2, [r2, #0]
 800a916:	601a      	str	r2, [r3, #0]
 800a918:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a91c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a926:	b29b      	uxth	r3, r3
 800a928:	4619      	mov	r1, r3
 800a92a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a92e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800a932:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800a936:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 800a93a:	6812      	ldr	r2, [r2, #0]
 800a93c:	440a      	add	r2, r1
 800a93e:	601a      	str	r2, [r3, #0]
 800a940:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a944:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	011a      	lsls	r2, r3, #4
 800a94e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a952:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4413      	add	r3, r2
 800a95a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a95e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a962:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d122      	bne.n	800a9b6 <USB_EPStartXfer+0x52e>
 800a970:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a974:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	881b      	ldrh	r3, [r3, #0]
 800a97c:	b29b      	uxth	r3, r3
 800a97e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a982:	b29a      	uxth	r2, r3
 800a984:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a988:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	801a      	strh	r2, [r3, #0]
 800a990:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a994:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	881b      	ldrh	r3, [r3, #0]
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a9a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9ac:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	801a      	strh	r2, [r3, #0]
 800a9b4:	e083      	b.n	800aabe <USB_EPStartXfer+0x636>
 800a9b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a9ba:	2b3e      	cmp	r3, #62	; 0x3e
 800a9bc:	d81b      	bhi.n	800a9f6 <USB_EPStartXfer+0x56e>
 800a9be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a9c2:	085b      	lsrs	r3, r3, #1
 800a9c4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a9c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a9cc:	f003 0301 	and.w	r3, r3, #1
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d004      	beq.n	800a9de <USB_EPStartXfer+0x556>
 800a9d4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800a9d8:	3301      	adds	r3, #1
 800a9da:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a9de:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	029b      	lsls	r3, r3, #10
 800a9e6:	b29a      	uxth	r2, r3
 800a9e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a9ec:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	801a      	strh	r2, [r3, #0]
 800a9f4:	e063      	b.n	800aabe <USB_EPStartXfer+0x636>
 800a9f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a9fa:	095b      	lsrs	r3, r3, #5
 800a9fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800aa00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aa04:	f003 031f 	and.w	r3, r3, #31
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d104      	bne.n	800aa16 <USB_EPStartXfer+0x58e>
 800aa0c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800aa10:	3b01      	subs	r3, #1
 800aa12:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800aa16:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800aa1a:	b29b      	uxth	r3, r3
 800aa1c:	029b      	lsls	r3, r3, #10
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa28:	b29a      	uxth	r2, r3
 800aa2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa2e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	801a      	strh	r2, [r3, #0]
 800aa36:	e042      	b.n	800aabe <USB_EPStartXfer+0x636>
 800aa38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa3c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	785b      	ldrb	r3, [r3, #1]
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d13a      	bne.n	800aabe <USB_EPStartXfer+0x636>
 800aa48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa4c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800aa50:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800aa54:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800aa58:	6812      	ldr	r2, [r2, #0]
 800aa5a:	601a      	str	r2, [r3, #0]
 800aa5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa60:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa72:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800aa76:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800aa7a:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800aa7e:	6812      	ldr	r2, [r2, #0]
 800aa80:	440a      	add	r2, r1
 800aa82:	601a      	str	r2, [r3, #0]
 800aa84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa88:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	011a      	lsls	r2, r3, #4
 800aa92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aa96:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4413      	add	r3, r2
 800aa9e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800aaa2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aaa6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800aaaa:	601a      	str	r2, [r3, #0]
 800aaac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aab0:	b29a      	uxth	r2, r3
 800aab2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aab6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800aabe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aac2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	891b      	ldrh	r3, [r3, #8]
 800aaca:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aace:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aad2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	6959      	ldr	r1, [r3, #20]
 800aada:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aade:	b29b      	uxth	r3, r3
 800aae0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800aae4:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800aae8:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800aaec:	6800      	ldr	r0, [r0, #0]
 800aaee:	f001 fc2c 	bl	800c34a <USB_WritePMA>
 800aaf2:	f000 be0e 	b.w	800b712 <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800aaf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aafa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	785b      	ldrb	r3, [r3, #1]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d16d      	bne.n	800abe2 <USB_EPStartXfer+0x75a>
 800ab06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab0a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab16:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	461a      	mov	r2, r3
 800ab24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab26:	4413      	add	r3, r2
 800ab28:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	011a      	lsls	r2, r3, #4
 800ab38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab3a:	4413      	add	r3, r2
 800ab3c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ab40:	647b      	str	r3, [r7, #68]	; 0x44
 800ab42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d112      	bne.n	800ab70 <USB_EPStartXfer+0x6e8>
 800ab4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab4c:	881b      	ldrh	r3, [r3, #0]
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ab54:	b29a      	uxth	r2, r3
 800ab56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab58:	801a      	strh	r2, [r3, #0]
 800ab5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab5c:	881b      	ldrh	r3, [r3, #0]
 800ab5e:	b29b      	uxth	r3, r3
 800ab60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab68:	b29a      	uxth	r2, r3
 800ab6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab6c:	801a      	strh	r2, [r3, #0]
 800ab6e:	e063      	b.n	800ac38 <USB_EPStartXfer+0x7b0>
 800ab70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab74:	2b3e      	cmp	r3, #62	; 0x3e
 800ab76:	d817      	bhi.n	800aba8 <USB_EPStartXfer+0x720>
 800ab78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab7c:	085b      	lsrs	r3, r3, #1
 800ab7e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800ab82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ab86:	f003 0301 	and.w	r3, r3, #1
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d004      	beq.n	800ab98 <USB_EPStartXfer+0x710>
 800ab8e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800ab92:	3301      	adds	r3, #1
 800ab94:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800ab98:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800ab9c:	b29b      	uxth	r3, r3
 800ab9e:	029b      	lsls	r3, r3, #10
 800aba0:	b29a      	uxth	r2, r3
 800aba2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aba4:	801a      	strh	r2, [r3, #0]
 800aba6:	e047      	b.n	800ac38 <USB_EPStartXfer+0x7b0>
 800aba8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800abac:	095b      	lsrs	r3, r3, #5
 800abae:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800abb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800abb6:	f003 031f 	and.w	r3, r3, #31
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d104      	bne.n	800abc8 <USB_EPStartXfer+0x740>
 800abbe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800abc2:	3b01      	subs	r3, #1
 800abc4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800abc8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800abcc:	b29b      	uxth	r3, r3
 800abce:	029b      	lsls	r3, r3, #10
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abda:	b29a      	uxth	r2, r3
 800abdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800abde:	801a      	strh	r2, [r3, #0]
 800abe0:	e02a      	b.n	800ac38 <USB_EPStartXfer+0x7b0>
 800abe2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800abe6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	785b      	ldrb	r3, [r3, #1]
 800abee:	2b01      	cmp	r3, #1
 800abf0:	d122      	bne.n	800ac38 <USB_EPStartXfer+0x7b0>
 800abf2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800abf6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	653b      	str	r3, [r7, #80]	; 0x50
 800abfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac02:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac0c:	b29b      	uxth	r3, r3
 800ac0e:	461a      	mov	r2, r3
 800ac10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac12:	4413      	add	r3, r2
 800ac14:	653b      	str	r3, [r7, #80]	; 0x50
 800ac16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	781b      	ldrb	r3, [r3, #0]
 800ac22:	011a      	lsls	r2, r3, #4
 800ac24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac26:	4413      	add	r3, r2
 800ac28:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ac2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac32:	b29a      	uxth	r2, r3
 800ac34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac36:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ac38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac3c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	891b      	ldrh	r3, [r3, #8]
 800ac44:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	6959      	ldr	r1, [r3, #20]
 800ac54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac58:	b29b      	uxth	r3, r3
 800ac5a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800ac5e:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800ac62:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800ac66:	6800      	ldr	r0, [r0, #0]
 800ac68:	f001 fb6f 	bl	800c34a <USB_WritePMA>
            ep->xfer_buff += len;
 800ac6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	695a      	ldr	r2, [r3, #20]
 800ac78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac7c:	441a      	add	r2, r3
 800ac7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ac8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	6a1a      	ldr	r2, [r3, #32]
 800ac96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac9a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	691b      	ldr	r3, [r3, #16]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d90f      	bls.n	800acc6 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 800aca6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acaa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	6a1a      	ldr	r2, [r3, #32]
 800acb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acb6:	1ad2      	subs	r2, r2, r3
 800acb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acbc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	621a      	str	r2, [r3, #32]
 800acc4:	e00e      	b.n	800ace4 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 800acc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	6a1b      	ldr	r3, [r3, #32]
 800acd2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800acd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	2200      	movs	r2, #0
 800ace2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ace4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ace8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	643b      	str	r3, [r7, #64]	; 0x40
 800acf0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800acf4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	785b      	ldrb	r3, [r3, #1]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d16d      	bne.n	800addc <USB_EPStartXfer+0x954>
 800ad00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad04:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad10:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad20:	4413      	add	r3, r2
 800ad22:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	011a      	lsls	r2, r3, #4
 800ad32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad34:	4413      	add	r3, r2
 800ad36:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ad3a:	637b      	str	r3, [r7, #52]	; 0x34
 800ad3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d112      	bne.n	800ad6a <USB_EPStartXfer+0x8e2>
 800ad44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad46:	881b      	ldrh	r3, [r3, #0]
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ad4e:	b29a      	uxth	r2, r3
 800ad50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad52:	801a      	strh	r2, [r3, #0]
 800ad54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad56:	881b      	ldrh	r3, [r3, #0]
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad62:	b29a      	uxth	r2, r3
 800ad64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad66:	801a      	strh	r2, [r3, #0]
 800ad68:	e05d      	b.n	800ae26 <USB_EPStartXfer+0x99e>
 800ad6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad6e:	2b3e      	cmp	r3, #62	; 0x3e
 800ad70:	d817      	bhi.n	800ada2 <USB_EPStartXfer+0x91a>
 800ad72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad76:	085b      	lsrs	r3, r3, #1
 800ad78:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ad7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d004      	beq.n	800ad92 <USB_EPStartXfer+0x90a>
 800ad88:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ad92:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	029b      	lsls	r3, r3, #10
 800ad9a:	b29a      	uxth	r2, r3
 800ad9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad9e:	801a      	strh	r2, [r3, #0]
 800ada0:	e041      	b.n	800ae26 <USB_EPStartXfer+0x99e>
 800ada2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ada6:	095b      	lsrs	r3, r3, #5
 800ada8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800adac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800adb0:	f003 031f 	and.w	r3, r3, #31
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d104      	bne.n	800adc2 <USB_EPStartXfer+0x93a>
 800adb8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800adbc:	3b01      	subs	r3, #1
 800adbe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800adc2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	029b      	lsls	r3, r3, #10
 800adca:	b29b      	uxth	r3, r3
 800adcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800add0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800add4:	b29a      	uxth	r2, r3
 800add6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800add8:	801a      	strh	r2, [r3, #0]
 800adda:	e024      	b.n	800ae26 <USB_EPStartXfer+0x99e>
 800addc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ade0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	785b      	ldrb	r3, [r3, #1]
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d11c      	bne.n	800ae26 <USB_EPStartXfer+0x99e>
 800adec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800adf0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	461a      	mov	r2, r3
 800adfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae00:	4413      	add	r3, r2
 800ae02:	643b      	str	r3, [r7, #64]	; 0x40
 800ae04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae08:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	011a      	lsls	r2, r3, #4
 800ae12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae14:	4413      	add	r3, r2
 800ae16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ae1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae24:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ae26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	895b      	ldrh	r3, [r3, #10]
 800ae32:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ae36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	6959      	ldr	r1, [r3, #20]
 800ae42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800ae4c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800ae50:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800ae54:	6800      	ldr	r0, [r0, #0]
 800ae56:	f001 fa78 	bl	800c34a <USB_WritePMA>
 800ae5a:	f000 bc5a 	b.w	800b712 <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ae5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	6a1b      	ldr	r3, [r3, #32]
 800ae6a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800ae6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ae76:	681a      	ldr	r2, [r3, #0]
 800ae78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae7c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	781b      	ldrb	r3, [r3, #0]
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	4413      	add	r3, r2
 800ae88:	881b      	ldrh	r3, [r3, #0]
 800ae8a:	b29b      	uxth	r3, r3
 800ae8c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800ae90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae94:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800ae98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae9c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aea6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	441a      	add	r2, r3
 800aeb2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800aeb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aeba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aeca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aece:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aed6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aeda:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	461a      	mov	r2, r3
 800aee8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aeea:	4413      	add	r3, r2
 800aeec:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aeee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aef2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	011a      	lsls	r2, r3, #4
 800aefc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aefe:	4413      	add	r3, r2
 800af00:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800af04:	65bb      	str	r3, [r7, #88]	; 0x58
 800af06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af0a:	b29a      	uxth	r2, r3
 800af0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800af0e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800af10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af14:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	891b      	ldrh	r3, [r3, #8]
 800af1c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	6959      	ldr	r1, [r3, #20]
 800af2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af30:	b29b      	uxth	r3, r3
 800af32:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800af36:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800af3a:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800af3e:	6800      	ldr	r0, [r0, #0]
 800af40:	f001 fa03 	bl	800c34a <USB_WritePMA>
 800af44:	e3e5      	b.n	800b712 <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800af46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af4a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800af4e:	681a      	ldr	r2, [r3, #0]
 800af50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af54:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	009b      	lsls	r3, r3, #2
 800af5e:	4413      	add	r3, r2
 800af60:	881b      	ldrh	r3, [r3, #0]
 800af62:	b29b      	uxth	r3, r3
 800af64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af6c:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800af70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af74:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800af78:	681a      	ldr	r2, [r3, #0]
 800af7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	009b      	lsls	r3, r3, #2
 800af88:	441a      	add	r2, r3
 800af8a:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800af8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af96:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800af9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800afa2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afa6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	6a1a      	ldr	r2, [r3, #32]
 800afae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afb2:	1ad2      	subs	r2, r2, r3
 800afb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afb8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800afc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afc4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800afc8:	681a      	ldr	r2, [r3, #0]
 800afca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	009b      	lsls	r3, r3, #2
 800afd8:	4413      	add	r3, r2
 800afda:	881b      	ldrh	r3, [r3, #0]
 800afdc:	b29b      	uxth	r3, r3
 800afde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	f000 81bc 	beq.w	800b360 <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800afe8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800aff6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800affa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	785b      	ldrb	r3, [r3, #1]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d16d      	bne.n	800b0e2 <USB_EPStartXfer+0xc5a>
 800b006:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b00a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	67bb      	str	r3, [r7, #120]	; 0x78
 800b012:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b016:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b020:	b29b      	uxth	r3, r3
 800b022:	461a      	mov	r2, r3
 800b024:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b026:	4413      	add	r3, r2
 800b028:	67bb      	str	r3, [r7, #120]	; 0x78
 800b02a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b02e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	781b      	ldrb	r3, [r3, #0]
 800b036:	011a      	lsls	r2, r3, #4
 800b038:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b03a:	4413      	add	r3, r2
 800b03c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b040:	677b      	str	r3, [r7, #116]	; 0x74
 800b042:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b046:	2b00      	cmp	r3, #0
 800b048:	d112      	bne.n	800b070 <USB_EPStartXfer+0xbe8>
 800b04a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b04c:	881b      	ldrh	r3, [r3, #0]
 800b04e:	b29b      	uxth	r3, r3
 800b050:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b054:	b29a      	uxth	r2, r3
 800b056:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b058:	801a      	strh	r2, [r3, #0]
 800b05a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b05c:	881b      	ldrh	r3, [r3, #0]
 800b05e:	b29b      	uxth	r3, r3
 800b060:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b064:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b068:	b29a      	uxth	r2, r3
 800b06a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b06c:	801a      	strh	r2, [r3, #0]
 800b06e:	e060      	b.n	800b132 <USB_EPStartXfer+0xcaa>
 800b070:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b074:	2b3e      	cmp	r3, #62	; 0x3e
 800b076:	d817      	bhi.n	800b0a8 <USB_EPStartXfer+0xc20>
 800b078:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b07c:	085b      	lsrs	r3, r3, #1
 800b07e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800b082:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b086:	f003 0301 	and.w	r3, r3, #1
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d004      	beq.n	800b098 <USB_EPStartXfer+0xc10>
 800b08e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b092:	3301      	adds	r3, #1
 800b094:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800b098:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b09c:	b29b      	uxth	r3, r3
 800b09e:	029b      	lsls	r3, r3, #10
 800b0a0:	b29a      	uxth	r2, r3
 800b0a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b0a4:	801a      	strh	r2, [r3, #0]
 800b0a6:	e044      	b.n	800b132 <USB_EPStartXfer+0xcaa>
 800b0a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0ac:	095b      	lsrs	r3, r3, #5
 800b0ae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800b0b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0b6:	f003 031f 	and.w	r3, r3, #31
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d104      	bne.n	800b0c8 <USB_EPStartXfer+0xc40>
 800b0be:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b0c2:	3b01      	subs	r3, #1
 800b0c4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800b0c8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	029b      	lsls	r3, r3, #10
 800b0d0:	b29b      	uxth	r3, r3
 800b0d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0da:	b29a      	uxth	r2, r3
 800b0dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b0de:	801a      	strh	r2, [r3, #0]
 800b0e0:	e027      	b.n	800b132 <USB_EPStartXfer+0xcaa>
 800b0e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b0e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	785b      	ldrb	r3, [r3, #1]
 800b0ee:	2b01      	cmp	r3, #1
 800b0f0:	d11f      	bne.n	800b132 <USB_EPStartXfer+0xcaa>
 800b0f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b0f6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b100:	b29b      	uxth	r3, r3
 800b102:	461a      	mov	r2, r3
 800b104:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b108:	4413      	add	r3, r2
 800b10a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b10e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b112:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	011a      	lsls	r2, r3, #4
 800b11c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b120:	4413      	add	r3, r2
 800b122:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b126:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b128:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b12c:	b29a      	uxth	r2, r3
 800b12e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b130:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b132:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b136:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	895b      	ldrh	r3, [r3, #10]
 800b13e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b142:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b146:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	6959      	ldr	r1, [r3, #20]
 800b14e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b152:	b29b      	uxth	r3, r3
 800b154:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b158:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b15c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b160:	6800      	ldr	r0, [r0, #0]
 800b162:	f001 f8f2 	bl	800c34a <USB_WritePMA>
          ep->xfer_buff += len;
 800b166:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b16a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	695a      	ldr	r2, [r3, #20]
 800b172:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b176:	441a      	add	r2, r3
 800b178:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b17c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800b184:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b188:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	6a1a      	ldr	r2, [r3, #32]
 800b190:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b194:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	691b      	ldr	r3, [r3, #16]
 800b19c:	429a      	cmp	r2, r3
 800b19e:	d90f      	bls.n	800b1c0 <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800b1a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	6a1a      	ldr	r2, [r3, #32]
 800b1ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b1b0:	1ad2      	subs	r2, r2, r3
 800b1b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	621a      	str	r2, [r3, #32]
 800b1be:	e00e      	b.n	800b1de <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 800b1c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	6a1b      	ldr	r3, [r3, #32]
 800b1cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800b1d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2200      	movs	r2, #0
 800b1dc:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800b1de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	f000 8295 	beq.w	800b712 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b1e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	785b      	ldrb	r3, [r3, #1]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d16d      	bne.n	800b2d4 <USB_EPStartXfer+0xe4c>
 800b1f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	66bb      	str	r3, [r7, #104]	; 0x68
 800b204:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b208:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b212:	b29b      	uxth	r3, r3
 800b214:	461a      	mov	r2, r3
 800b216:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b218:	4413      	add	r3, r2
 800b21a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b21c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b220:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	781b      	ldrb	r3, [r3, #0]
 800b228:	011a      	lsls	r2, r3, #4
 800b22a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b22c:	4413      	add	r3, r2
 800b22e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b232:	667b      	str	r3, [r7, #100]	; 0x64
 800b234:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d112      	bne.n	800b262 <USB_EPStartXfer+0xdda>
 800b23c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b23e:	881b      	ldrh	r3, [r3, #0]
 800b240:	b29b      	uxth	r3, r3
 800b242:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b246:	b29a      	uxth	r2, r3
 800b248:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b24a:	801a      	strh	r2, [r3, #0]
 800b24c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b24e:	881b      	ldrh	r3, [r3, #0]
 800b250:	b29b      	uxth	r3, r3
 800b252:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b256:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b25a:	b29a      	uxth	r2, r3
 800b25c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b25e:	801a      	strh	r2, [r3, #0]
 800b260:	e063      	b.n	800b32a <USB_EPStartXfer+0xea2>
 800b262:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b266:	2b3e      	cmp	r3, #62	; 0x3e
 800b268:	d817      	bhi.n	800b29a <USB_EPStartXfer+0xe12>
 800b26a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b26e:	085b      	lsrs	r3, r3, #1
 800b270:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800b274:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b278:	f003 0301 	and.w	r3, r3, #1
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d004      	beq.n	800b28a <USB_EPStartXfer+0xe02>
 800b280:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b284:	3301      	adds	r3, #1
 800b286:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800b28a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b28e:	b29b      	uxth	r3, r3
 800b290:	029b      	lsls	r3, r3, #10
 800b292:	b29a      	uxth	r2, r3
 800b294:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b296:	801a      	strh	r2, [r3, #0]
 800b298:	e047      	b.n	800b32a <USB_EPStartXfer+0xea2>
 800b29a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b29e:	095b      	lsrs	r3, r3, #5
 800b2a0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800b2a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b2a8:	f003 031f 	and.w	r3, r3, #31
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d104      	bne.n	800b2ba <USB_EPStartXfer+0xe32>
 800b2b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2b4:	3b01      	subs	r3, #1
 800b2b6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800b2ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2be:	b29b      	uxth	r3, r3
 800b2c0:	029b      	lsls	r3, r3, #10
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2cc:	b29a      	uxth	r2, r3
 800b2ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2d0:	801a      	strh	r2, [r3, #0]
 800b2d2:	e02a      	b.n	800b32a <USB_EPStartXfer+0xea2>
 800b2d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	785b      	ldrb	r3, [r3, #1]
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d122      	bne.n	800b32a <USB_EPStartXfer+0xea2>
 800b2e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	673b      	str	r3, [r7, #112]	; 0x70
 800b2f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	461a      	mov	r2, r3
 800b302:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b304:	4413      	add	r3, r2
 800b306:	673b      	str	r3, [r7, #112]	; 0x70
 800b308:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b30c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	011a      	lsls	r2, r3, #4
 800b316:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b318:	4413      	add	r3, r2
 800b31a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b31e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b320:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b324:	b29a      	uxth	r2, r3
 800b326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b328:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b32a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b32e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	891b      	ldrh	r3, [r3, #8]
 800b336:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b33a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b33e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	6959      	ldr	r1, [r3, #20]
 800b346:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b350:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b354:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b358:	6800      	ldr	r0, [r0, #0]
 800b35a:	f000 fff6 	bl	800c34a <USB_WritePMA>
 800b35e:	e1d8      	b.n	800b712 <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b360:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b364:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	785b      	ldrb	r3, [r3, #1]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d178      	bne.n	800b462 <USB_EPStartXfer+0xfda>
 800b370:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b374:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b37e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b382:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b38c:	b29b      	uxth	r3, r3
 800b38e:	461a      	mov	r2, r3
 800b390:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b394:	4413      	add	r3, r2
 800b396:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b39a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b39e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	011a      	lsls	r2, r3, #4
 800b3a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b3ac:	4413      	add	r3, r2
 800b3ae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b3b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b3b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d116      	bne.n	800b3ec <USB_EPStartXfer+0xf64>
 800b3be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b3c2:	881b      	ldrh	r3, [r3, #0]
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b3ca:	b29a      	uxth	r2, r3
 800b3cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b3d0:	801a      	strh	r2, [r3, #0]
 800b3d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b3d6:	881b      	ldrh	r3, [r3, #0]
 800b3d8:	b29b      	uxth	r3, r3
 800b3da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3e2:	b29a      	uxth	r2, r3
 800b3e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b3e8:	801a      	strh	r2, [r3, #0]
 800b3ea:	e06b      	b.n	800b4c4 <USB_EPStartXfer+0x103c>
 800b3ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b3f0:	2b3e      	cmp	r3, #62	; 0x3e
 800b3f2:	d818      	bhi.n	800b426 <USB_EPStartXfer+0xf9e>
 800b3f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b3f8:	085b      	lsrs	r3, r3, #1
 800b3fa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b3fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b402:	f003 0301 	and.w	r3, r3, #1
 800b406:	2b00      	cmp	r3, #0
 800b408:	d004      	beq.n	800b414 <USB_EPStartXfer+0xf8c>
 800b40a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b40e:	3301      	adds	r3, #1
 800b410:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b414:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b418:	b29b      	uxth	r3, r3
 800b41a:	029b      	lsls	r3, r3, #10
 800b41c:	b29a      	uxth	r2, r3
 800b41e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b422:	801a      	strh	r2, [r3, #0]
 800b424:	e04e      	b.n	800b4c4 <USB_EPStartXfer+0x103c>
 800b426:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b42a:	095b      	lsrs	r3, r3, #5
 800b42c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b430:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b434:	f003 031f 	and.w	r3, r3, #31
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d104      	bne.n	800b446 <USB_EPStartXfer+0xfbe>
 800b43c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b440:	3b01      	subs	r3, #1
 800b442:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800b446:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	029b      	lsls	r3, r3, #10
 800b44e:	b29b      	uxth	r3, r3
 800b450:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b454:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b458:	b29a      	uxth	r2, r3
 800b45a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b45e:	801a      	strh	r2, [r3, #0]
 800b460:	e030      	b.n	800b4c4 <USB_EPStartXfer+0x103c>
 800b462:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b466:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	785b      	ldrb	r3, [r3, #1]
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d128      	bne.n	800b4c4 <USB_EPStartXfer+0x103c>
 800b472:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b476:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b480:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b484:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b48e:	b29b      	uxth	r3, r3
 800b490:	461a      	mov	r2, r3
 800b492:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b496:	4413      	add	r3, r2
 800b498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b49c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	781b      	ldrb	r3, [r3, #0]
 800b4a8:	011a      	lsls	r2, r3, #4
 800b4aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b4ae:	4413      	add	r3, r2
 800b4b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b4b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b4b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b4bc:	b29a      	uxth	r2, r3
 800b4be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b4c2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b4c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4c8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	891b      	ldrh	r3, [r3, #8]
 800b4d0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b4d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	6959      	ldr	r1, [r3, #20]
 800b4e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b4ea:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b4ee:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b4f2:	6800      	ldr	r0, [r0, #0]
 800b4f4:	f000 ff29 	bl	800c34a <USB_WritePMA>
          ep->xfer_buff += len;
 800b4f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	695a      	ldr	r2, [r3, #20]
 800b504:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b508:	441a      	add	r2, r3
 800b50a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b50e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800b516:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b51a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	6a1a      	ldr	r2, [r3, #32]
 800b522:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b526:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	691b      	ldr	r3, [r3, #16]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d90f      	bls.n	800b552 <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800b532:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b536:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	6a1a      	ldr	r2, [r3, #32]
 800b53e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b542:	1ad2      	subs	r2, r2, r3
 800b544:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b548:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	621a      	str	r2, [r3, #32]
 800b550:	e00e      	b.n	800b570 <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800b552:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b556:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	6a1b      	ldr	r3, [r3, #32]
 800b55e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800b562:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b566:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2200      	movs	r2, #0
 800b56e:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800b570:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b574:	2b00      	cmp	r3, #0
 800b576:	f000 80cc 	beq.w	800b712 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b57a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b57e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b588:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b58c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	785b      	ldrb	r3, [r3, #1]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d178      	bne.n	800b68a <USB_EPStartXfer+0x1202>
 800b598:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b59c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b5a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5aa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5b4:	b29b      	uxth	r3, r3
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b5bc:	4413      	add	r3, r2
 800b5be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b5c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	011a      	lsls	r2, r3, #4
 800b5d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b5d4:	4413      	add	r3, r2
 800b5d6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b5da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b5de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d116      	bne.n	800b614 <USB_EPStartXfer+0x118c>
 800b5e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b5ea:	881b      	ldrh	r3, [r3, #0]
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b5f2:	b29a      	uxth	r2, r3
 800b5f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b5f8:	801a      	strh	r2, [r3, #0]
 800b5fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b5fe:	881b      	ldrh	r3, [r3, #0]
 800b600:	b29b      	uxth	r3, r3
 800b602:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b606:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b60a:	b29a      	uxth	r2, r3
 800b60c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b610:	801a      	strh	r2, [r3, #0]
 800b612:	e064      	b.n	800b6de <USB_EPStartXfer+0x1256>
 800b614:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b618:	2b3e      	cmp	r3, #62	; 0x3e
 800b61a:	d818      	bhi.n	800b64e <USB_EPStartXfer+0x11c6>
 800b61c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b620:	085b      	lsrs	r3, r3, #1
 800b622:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b626:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b62a:	f003 0301 	and.w	r3, r3, #1
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d004      	beq.n	800b63c <USB_EPStartXfer+0x11b4>
 800b632:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b636:	3301      	adds	r3, #1
 800b638:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b63c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b640:	b29b      	uxth	r3, r3
 800b642:	029b      	lsls	r3, r3, #10
 800b644:	b29a      	uxth	r2, r3
 800b646:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b64a:	801a      	strh	r2, [r3, #0]
 800b64c:	e047      	b.n	800b6de <USB_EPStartXfer+0x1256>
 800b64e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b652:	095b      	lsrs	r3, r3, #5
 800b654:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b658:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b65c:	f003 031f 	and.w	r3, r3, #31
 800b660:	2b00      	cmp	r3, #0
 800b662:	d104      	bne.n	800b66e <USB_EPStartXfer+0x11e6>
 800b664:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b668:	3b01      	subs	r3, #1
 800b66a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b66e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b672:	b29b      	uxth	r3, r3
 800b674:	029b      	lsls	r3, r3, #10
 800b676:	b29b      	uxth	r3, r3
 800b678:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b67c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b680:	b29a      	uxth	r2, r3
 800b682:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b686:	801a      	strh	r2, [r3, #0]
 800b688:	e029      	b.n	800b6de <USB_EPStartXfer+0x1256>
 800b68a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b68e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	785b      	ldrb	r3, [r3, #1]
 800b696:	2b01      	cmp	r3, #1
 800b698:	d121      	bne.n	800b6de <USB_EPStartXfer+0x1256>
 800b69a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b69e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	461a      	mov	r2, r3
 800b6ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6b0:	4413      	add	r3, r2
 800b6b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b6b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	011a      	lsls	r2, r3, #4
 800b6c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6c8:	4413      	add	r3, r2
 800b6ca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b6ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b6d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b6d6:	b29a      	uxth	r2, r3
 800b6d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b6dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b6de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	895b      	ldrh	r3, [r3, #10]
 800b6ea:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b6ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6959      	ldr	r1, [r3, #20]
 800b6fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b704:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b708:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b70c:	6800      	ldr	r0, [r0, #0]
 800b70e:	f000 fe1c 	bl	800c34a <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b712:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b716:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b71a:	681a      	ldr	r2, [r3, #0]
 800b71c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b720:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	009b      	lsls	r3, r3, #2
 800b72a:	4413      	add	r3, r2
 800b72c:	881b      	ldrh	r3, [r3, #0]
 800b72e:	b29b      	uxth	r3, r3
 800b730:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b734:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800b738:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b73c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b740:	8013      	strh	r3, [r2, #0]
 800b742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b746:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800b74a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b74e:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800b752:	8812      	ldrh	r2, [r2, #0]
 800b754:	f082 0210 	eor.w	r2, r2, #16
 800b758:	801a      	strh	r2, [r3, #0]
 800b75a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b75e:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800b762:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b766:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800b76a:	8812      	ldrh	r2, [r2, #0]
 800b76c:	f082 0220 	eor.w	r2, r2, #32
 800b770:	801a      	strh	r2, [r3, #0]
 800b772:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b776:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b780:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	441a      	add	r2, r3
 800b78c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b790:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800b794:	881b      	ldrh	r3, [r3, #0]
 800b796:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b79a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b79e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	8013      	strh	r3, [r2, #0]
 800b7aa:	f000 bc9f 	b.w	800c0ec <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b7ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	7b1b      	ldrb	r3, [r3, #12]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	f040 80ae 	bne.w	800b91c <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b7c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	699a      	ldr	r2, [r3, #24]
 800b7cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	691b      	ldr	r3, [r3, #16]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d917      	bls.n	800b80c <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 800b7dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	691b      	ldr	r3, [r3, #16]
 800b7e8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 800b7ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	699a      	ldr	r2, [r3, #24]
 800b7f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7fc:	1ad2      	subs	r2, r2, r3
 800b7fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b802:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	619a      	str	r2, [r3, #24]
 800b80a:	e00e      	b.n	800b82a <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 800b80c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b810:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	699b      	ldr	r3, [r3, #24]
 800b818:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800b81c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b820:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	2200      	movs	r2, #0
 800b828:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b82a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b82e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b838:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b83c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b846:	b29b      	uxth	r3, r3
 800b848:	461a      	mov	r2, r3
 800b84a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b84e:	4413      	add	r3, r2
 800b850:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b854:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b858:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	781b      	ldrb	r3, [r3, #0]
 800b860:	011a      	lsls	r2, r3, #4
 800b862:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b866:	4413      	add	r3, r2
 800b868:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b86c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b870:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b874:	2b00      	cmp	r3, #0
 800b876:	d116      	bne.n	800b8a6 <USB_EPStartXfer+0x141e>
 800b878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b87c:	881b      	ldrh	r3, [r3, #0]
 800b87e:	b29b      	uxth	r3, r3
 800b880:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b884:	b29a      	uxth	r2, r3
 800b886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b88a:	801a      	strh	r2, [r3, #0]
 800b88c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b890:	881b      	ldrh	r3, [r3, #0]
 800b892:	b29b      	uxth	r3, r3
 800b894:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b898:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b89c:	b29a      	uxth	r2, r3
 800b89e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b8a2:	801a      	strh	r2, [r3, #0]
 800b8a4:	e3e8      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
 800b8a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8aa:	2b3e      	cmp	r3, #62	; 0x3e
 800b8ac:	d818      	bhi.n	800b8e0 <USB_EPStartXfer+0x1458>
 800b8ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8b2:	085b      	lsrs	r3, r3, #1
 800b8b4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b8b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8bc:	f003 0301 	and.w	r3, r3, #1
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d004      	beq.n	800b8ce <USB_EPStartXfer+0x1446>
 800b8c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b8c8:	3301      	adds	r3, #1
 800b8ca:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b8ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b8d2:	b29b      	uxth	r3, r3
 800b8d4:	029b      	lsls	r3, r3, #10
 800b8d6:	b29a      	uxth	r2, r3
 800b8d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b8dc:	801a      	strh	r2, [r3, #0]
 800b8de:	e3cb      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
 800b8e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8e4:	095b      	lsrs	r3, r3, #5
 800b8e6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b8ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8ee:	f003 031f 	and.w	r3, r3, #31
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d104      	bne.n	800b900 <USB_EPStartXfer+0x1478>
 800b8f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b8fa:	3b01      	subs	r3, #1
 800b8fc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b900:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b904:	b29b      	uxth	r3, r3
 800b906:	029b      	lsls	r3, r3, #10
 800b908:	b29b      	uxth	r3, r3
 800b90a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b90e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b912:	b29a      	uxth	r2, r3
 800b914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b918:	801a      	strh	r2, [r3, #0]
 800b91a:	e3ad      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b91c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b920:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	78db      	ldrb	r3, [r3, #3]
 800b928:	2b02      	cmp	r3, #2
 800b92a:	f040 8200 	bne.w	800bd2e <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b92e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b932:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	785b      	ldrb	r3, [r3, #1]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	f040 8091 	bne.w	800ba62 <USB_EPStartXfer+0x15da>
 800b940:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b944:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b94e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b952:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	461a      	mov	r2, r3
 800b960:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b964:	4413      	add	r3, r2
 800b966:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b96a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b96e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	781b      	ldrb	r3, [r3, #0]
 800b976:	011a      	lsls	r2, r3, #4
 800b978:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b97c:	4413      	add	r3, r2
 800b97e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b982:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b986:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b98a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	691b      	ldr	r3, [r3, #16]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d116      	bne.n	800b9c4 <USB_EPStartXfer+0x153c>
 800b996:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b99a:	881b      	ldrh	r3, [r3, #0]
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b9a2:	b29a      	uxth	r2, r3
 800b9a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b9a8:	801a      	strh	r2, [r3, #0]
 800b9aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b9ae:	881b      	ldrh	r3, [r3, #0]
 800b9b0:	b29b      	uxth	r3, r3
 800b9b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9ba:	b29a      	uxth	r2, r3
 800b9bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b9c0:	801a      	strh	r2, [r3, #0]
 800b9c2:	e083      	b.n	800bacc <USB_EPStartXfer+0x1644>
 800b9c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9c8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	691b      	ldr	r3, [r3, #16]
 800b9d0:	2b3e      	cmp	r3, #62	; 0x3e
 800b9d2:	d820      	bhi.n	800ba16 <USB_EPStartXfer+0x158e>
 800b9d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	691b      	ldr	r3, [r3, #16]
 800b9e0:	085b      	lsrs	r3, r3, #1
 800b9e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b9e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	691b      	ldr	r3, [r3, #16]
 800b9f2:	f003 0301 	and.w	r3, r3, #1
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d004      	beq.n	800ba04 <USB_EPStartXfer+0x157c>
 800b9fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9fe:	3301      	adds	r3, #1
 800ba00:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ba04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	029b      	lsls	r3, r3, #10
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ba12:	801a      	strh	r2, [r3, #0]
 800ba14:	e05a      	b.n	800bacc <USB_EPStartXfer+0x1644>
 800ba16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	691b      	ldr	r3, [r3, #16]
 800ba22:	095b      	lsrs	r3, r3, #5
 800ba24:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ba28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba2c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	691b      	ldr	r3, [r3, #16]
 800ba34:	f003 031f 	and.w	r3, r3, #31
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d104      	bne.n	800ba46 <USB_EPStartXfer+0x15be>
 800ba3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba40:	3b01      	subs	r3, #1
 800ba42:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ba46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba4a:	b29b      	uxth	r3, r3
 800ba4c:	029b      	lsls	r3, r3, #10
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ba5e:	801a      	strh	r2, [r3, #0]
 800ba60:	e034      	b.n	800bacc <USB_EPStartXfer+0x1644>
 800ba62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba66:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	785b      	ldrb	r3, [r3, #1]
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d12c      	bne.n	800bacc <USB_EPStartXfer+0x1644>
 800ba72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba76:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ba80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba84:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	461a      	mov	r2, r3
 800ba92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ba96:	4413      	add	r3, r2
 800ba98:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ba9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800baa0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	011a      	lsls	r2, r3, #4
 800baaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800baae:	4413      	add	r3, r2
 800bab0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bab4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bab8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800babc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	691b      	ldr	r3, [r3, #16]
 800bac4:	b29a      	uxth	r2, r3
 800bac6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800baca:	801a      	strh	r2, [r3, #0]
 800bacc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bad0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bada:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bade:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	785b      	ldrb	r3, [r3, #1]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	f040 8091 	bne.w	800bc0e <USB_EPStartXfer+0x1786>
 800baec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800baf0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800bafa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bafe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bb10:	4413      	add	r3, r2
 800bb12:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800bb16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	011a      	lsls	r2, r3, #4
 800bb24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bb28:	4413      	add	r3, r2
 800bb2a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bb2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bb32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	691b      	ldr	r3, [r3, #16]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d116      	bne.n	800bb70 <USB_EPStartXfer+0x16e8>
 800bb42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bb46:	881b      	ldrh	r3, [r3, #0]
 800bb48:	b29b      	uxth	r3, r3
 800bb4a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bb4e:	b29a      	uxth	r2, r3
 800bb50:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bb54:	801a      	strh	r2, [r3, #0]
 800bb56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bb5a:	881b      	ldrh	r3, [r3, #0]
 800bb5c:	b29b      	uxth	r3, r3
 800bb5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb66:	b29a      	uxth	r2, r3
 800bb68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bb6c:	801a      	strh	r2, [r3, #0]
 800bb6e:	e07c      	b.n	800bc6a <USB_EPStartXfer+0x17e2>
 800bb70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb74:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	2b3e      	cmp	r3, #62	; 0x3e
 800bb7e:	d820      	bhi.n	800bbc2 <USB_EPStartXfer+0x173a>
 800bb80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb84:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	085b      	lsrs	r3, r3, #1
 800bb8e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800bb92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	691b      	ldr	r3, [r3, #16]
 800bb9e:	f003 0301 	and.w	r3, r3, #1
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d004      	beq.n	800bbb0 <USB_EPStartXfer+0x1728>
 800bba6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800bbaa:	3301      	adds	r3, #1
 800bbac:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800bbb0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800bbb4:	b29b      	uxth	r3, r3
 800bbb6:	029b      	lsls	r3, r3, #10
 800bbb8:	b29a      	uxth	r2, r3
 800bbba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bbbe:	801a      	strh	r2, [r3, #0]
 800bbc0:	e053      	b.n	800bc6a <USB_EPStartXfer+0x17e2>
 800bbc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bbc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	691b      	ldr	r3, [r3, #16]
 800bbce:	095b      	lsrs	r3, r3, #5
 800bbd0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800bbd4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bbd8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	691b      	ldr	r3, [r3, #16]
 800bbe0:	f003 031f 	and.w	r3, r3, #31
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d104      	bne.n	800bbf2 <USB_EPStartXfer+0x176a>
 800bbe8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800bbec:	3b01      	subs	r3, #1
 800bbee:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800bbf2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800bbf6:	b29b      	uxth	r3, r3
 800bbf8:	029b      	lsls	r3, r3, #10
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc04:	b29a      	uxth	r2, r3
 800bc06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bc0a:	801a      	strh	r2, [r3, #0]
 800bc0c:	e02d      	b.n	800bc6a <USB_EPStartXfer+0x17e2>
 800bc0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	785b      	ldrb	r3, [r3, #1]
 800bc1a:	2b01      	cmp	r3, #1
 800bc1c:	d125      	bne.n	800bc6a <USB_EPStartXfer+0x17e2>
 800bc1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc22:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc2c:	b29b      	uxth	r3, r3
 800bc2e:	461a      	mov	r2, r3
 800bc30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bc34:	4413      	add	r3, r2
 800bc36:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bc3a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc3e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	011a      	lsls	r2, r3, #4
 800bc48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bc4c:	4413      	add	r3, r2
 800bc4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bc52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bc56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	691b      	ldr	r3, [r3, #16]
 800bc62:	b29a      	uxth	r2, r3
 800bc64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bc68:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800bc6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc6e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	69db      	ldr	r3, [r3, #28]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	f000 81fe 	beq.w	800c078 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800bc7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc80:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc84:	681a      	ldr	r2, [r3, #0]
 800bc86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	4413      	add	r3, r2
 800bc96:	881b      	ldrh	r3, [r3, #0]
 800bc98:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bc9c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800bca0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d005      	beq.n	800bcb4 <USB_EPStartXfer+0x182c>
 800bca8:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800bcac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d10d      	bne.n	800bcd0 <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bcb4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800bcb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	f040 81db 	bne.w	800c078 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bcc2:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800bcc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	f040 81d4 	bne.w	800c078 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800bcd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcd4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcde:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	781b      	ldrb	r3, [r3, #0]
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	4413      	add	r3, r2
 800bcea:	881b      	ldrh	r3, [r3, #0]
 800bcec:	b29b      	uxth	r3, r3
 800bcee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bcf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bcf6:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800bcfa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcfe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bd02:	681a      	ldr	r2, [r3, #0]
 800bd04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd08:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	441a      	add	r2, r3
 800bd14:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800bd18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bd1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bd20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bd24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bd28:	b29b      	uxth	r3, r3
 800bd2a:	8013      	strh	r3, [r2, #0]
 800bd2c:	e1a4      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bd2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	78db      	ldrb	r3, [r3, #3]
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	f040 819a 	bne.w	800c074 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800bd40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	699a      	ldr	r2, [r3, #24]
 800bd4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	691b      	ldr	r3, [r3, #16]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d917      	bls.n	800bd8c <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 800bd5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd60:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	691b      	ldr	r3, [r3, #16]
 800bd68:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800bd6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	699a      	ldr	r2, [r3, #24]
 800bd78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd7c:	1ad2      	subs	r2, r2, r3
 800bd7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	619a      	str	r2, [r3, #24]
 800bd8a:	e00e      	b.n	800bdaa <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 800bd8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bd90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800bd9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bda0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2200      	movs	r2, #0
 800bda8:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800bdaa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	785b      	ldrb	r3, [r3, #1]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d178      	bne.n	800beac <USB_EPStartXfer+0x1a24>
 800bdba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdbe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bdc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdcc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	461a      	mov	r2, r3
 800bdda:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bdde:	4413      	add	r3, r2
 800bde0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bde4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bde8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	781b      	ldrb	r3, [r3, #0]
 800bdf0:	011a      	lsls	r2, r3, #4
 800bdf2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bdf6:	4413      	add	r3, r2
 800bdf8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bdfc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800be00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be04:	2b00      	cmp	r3, #0
 800be06:	d116      	bne.n	800be36 <USB_EPStartXfer+0x19ae>
 800be08:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be0c:	881b      	ldrh	r3, [r3, #0]
 800be0e:	b29b      	uxth	r3, r3
 800be10:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800be14:	b29a      	uxth	r2, r3
 800be16:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be1a:	801a      	strh	r2, [r3, #0]
 800be1c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be20:	881b      	ldrh	r3, [r3, #0]
 800be22:	b29b      	uxth	r3, r3
 800be24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be2c:	b29a      	uxth	r2, r3
 800be2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be32:	801a      	strh	r2, [r3, #0]
 800be34:	e06b      	b.n	800bf0e <USB_EPStartXfer+0x1a86>
 800be36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be3a:	2b3e      	cmp	r3, #62	; 0x3e
 800be3c:	d818      	bhi.n	800be70 <USB_EPStartXfer+0x19e8>
 800be3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be42:	085b      	lsrs	r3, r3, #1
 800be44:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800be48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be4c:	f003 0301 	and.w	r3, r3, #1
 800be50:	2b00      	cmp	r3, #0
 800be52:	d004      	beq.n	800be5e <USB_EPStartXfer+0x19d6>
 800be54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be58:	3301      	adds	r3, #1
 800be5a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800be5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be62:	b29b      	uxth	r3, r3
 800be64:	029b      	lsls	r3, r3, #10
 800be66:	b29a      	uxth	r2, r3
 800be68:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be6c:	801a      	strh	r2, [r3, #0]
 800be6e:	e04e      	b.n	800bf0e <USB_EPStartXfer+0x1a86>
 800be70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be74:	095b      	lsrs	r3, r3, #5
 800be76:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800be7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be7e:	f003 031f 	and.w	r3, r3, #31
 800be82:	2b00      	cmp	r3, #0
 800be84:	d104      	bne.n	800be90 <USB_EPStartXfer+0x1a08>
 800be86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be8a:	3b01      	subs	r3, #1
 800be8c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800be90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be94:	b29b      	uxth	r3, r3
 800be96:	029b      	lsls	r3, r3, #10
 800be98:	b29b      	uxth	r3, r3
 800be9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bea2:	b29a      	uxth	r2, r3
 800bea4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bea8:	801a      	strh	r2, [r3, #0]
 800beaa:	e030      	b.n	800bf0e <USB_EPStartXfer+0x1a86>
 800beac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800beb0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	785b      	ldrb	r3, [r3, #1]
 800beb8:	2b01      	cmp	r3, #1
 800beba:	d128      	bne.n	800bf0e <USB_EPStartXfer+0x1a86>
 800bebc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bec0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800beca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bece:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bed8:	b29b      	uxth	r3, r3
 800beda:	461a      	mov	r2, r3
 800bedc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bee0:	4413      	add	r3, r2
 800bee2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bee6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800beea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	011a      	lsls	r2, r3, #4
 800bef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bef8:	4413      	add	r3, r2
 800befa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800befe:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bf02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf06:	b29a      	uxth	r2, r3
 800bf08:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800bf0c:	801a      	strh	r2, [r3, #0]
 800bf0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bf12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bf1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bf20:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	785b      	ldrb	r3, [r3, #1]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d178      	bne.n	800c01e <USB_EPStartXfer+0x1b96>
 800bf2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bf30:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bf3a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bf3e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf48:	b29b      	uxth	r3, r3
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bf50:	4413      	add	r3, r2
 800bf52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bf56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bf5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	781b      	ldrb	r3, [r3, #0]
 800bf62:	011a      	lsls	r2, r3, #4
 800bf64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bf68:	4413      	add	r3, r2
 800bf6a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bf6e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bf72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d116      	bne.n	800bfa8 <USB_EPStartXfer+0x1b20>
 800bf7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf7e:	881b      	ldrh	r3, [r3, #0]
 800bf80:	b29b      	uxth	r3, r3
 800bf82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bf86:	b29a      	uxth	r2, r3
 800bf88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf8c:	801a      	strh	r2, [r3, #0]
 800bf8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf92:	881b      	ldrh	r3, [r3, #0]
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf9e:	b29a      	uxth	r2, r3
 800bfa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bfa4:	801a      	strh	r2, [r3, #0]
 800bfa6:	e067      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
 800bfa8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfac:	2b3e      	cmp	r3, #62	; 0x3e
 800bfae:	d818      	bhi.n	800bfe2 <USB_EPStartXfer+0x1b5a>
 800bfb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfb4:	085b      	lsrs	r3, r3, #1
 800bfb6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bfba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfbe:	f003 0301 	and.w	r3, r3, #1
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d004      	beq.n	800bfd0 <USB_EPStartXfer+0x1b48>
 800bfc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bfca:	3301      	adds	r3, #1
 800bfcc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bfd0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bfd4:	b29b      	uxth	r3, r3
 800bfd6:	029b      	lsls	r3, r3, #10
 800bfd8:	b29a      	uxth	r2, r3
 800bfda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bfde:	801a      	strh	r2, [r3, #0]
 800bfe0:	e04a      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
 800bfe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfe6:	095b      	lsrs	r3, r3, #5
 800bfe8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bfec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bff0:	f003 031f 	and.w	r3, r3, #31
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d104      	bne.n	800c002 <USB_EPStartXfer+0x1b7a>
 800bff8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bffc:	3b01      	subs	r3, #1
 800bffe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c002:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c006:	b29b      	uxth	r3, r3
 800c008:	029b      	lsls	r3, r3, #10
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c010:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c014:	b29a      	uxth	r2, r3
 800c016:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c01a:	801a      	strh	r2, [r3, #0]
 800c01c:	e02c      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
 800c01e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c022:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	785b      	ldrb	r3, [r3, #1]
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	d124      	bne.n	800c078 <USB_EPStartXfer+0x1bf0>
 800c02e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c032:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	461a      	mov	r2, r3
 800c040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c044:	4413      	add	r3, r2
 800c046:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c04a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c04e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	781b      	ldrb	r3, [r3, #0]
 800c056:	011a      	lsls	r2, r3, #4
 800c058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c05c:	4413      	add	r3, r2
 800c05e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c062:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c066:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c06a:	b29a      	uxth	r2, r3
 800c06c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c070:	801a      	strh	r2, [r3, #0]
 800c072:	e001      	b.n	800c078 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	e03a      	b.n	800c0ee <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c078:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c07c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c080:	681a      	ldr	r2, [r3, #0]
 800c082:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c086:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	4413      	add	r3, r2
 800c092:	881b      	ldrh	r3, [r3, #0]
 800c094:	b29b      	uxth	r3, r3
 800c096:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c09a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c09e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800c0a2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800c0a6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c0aa:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800c0ae:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800c0b2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c0b6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800c0ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c0be:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c0c8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	441a      	add	r2, r3
 800c0d4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800c0d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0e8:	b29b      	uxth	r3, r3
 800c0ea:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c0ec:	2300      	movs	r3, #0
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}

0800c0f8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b085      	sub	sp, #20
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	785b      	ldrb	r3, [r3, #1]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d020      	beq.n	800c14c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c10a:	687a      	ldr	r2, [r7, #4]
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	009b      	lsls	r3, r3, #2
 800c112:	4413      	add	r3, r2
 800c114:	881b      	ldrh	r3, [r3, #0]
 800c116:	b29b      	uxth	r3, r3
 800c118:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c11c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c120:	81bb      	strh	r3, [r7, #12]
 800c122:	89bb      	ldrh	r3, [r7, #12]
 800c124:	f083 0310 	eor.w	r3, r3, #16
 800c128:	81bb      	strh	r3, [r7, #12]
 800c12a:	687a      	ldr	r2, [r7, #4]
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	781b      	ldrb	r3, [r3, #0]
 800c130:	009b      	lsls	r3, r3, #2
 800c132:	441a      	add	r2, r3
 800c134:	89bb      	ldrh	r3, [r7, #12]
 800c136:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c13a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c13e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c146:	b29b      	uxth	r3, r3
 800c148:	8013      	strh	r3, [r2, #0]
 800c14a:	e01f      	b.n	800c18c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c14c:	687a      	ldr	r2, [r7, #4]
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	009b      	lsls	r3, r3, #2
 800c154:	4413      	add	r3, r2
 800c156:	881b      	ldrh	r3, [r3, #0]
 800c158:	b29b      	uxth	r3, r3
 800c15a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c15e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c162:	81fb      	strh	r3, [r7, #14]
 800c164:	89fb      	ldrh	r3, [r7, #14]
 800c166:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c16a:	81fb      	strh	r3, [r7, #14]
 800c16c:	687a      	ldr	r2, [r7, #4]
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	441a      	add	r2, r3
 800c176:	89fb      	ldrh	r3, [r7, #14]
 800c178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c17c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c180:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c188:	b29b      	uxth	r3, r3
 800c18a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c18c:	2300      	movs	r3, #0
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3714      	adds	r7, #20
 800c192:	46bd      	mov	sp, r7
 800c194:	bc80      	pop	{r7}
 800c196:	4770      	bx	lr

0800c198 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c198:	b480      	push	{r7}
 800c19a:	b087      	sub	sp, #28
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	7b1b      	ldrb	r3, [r3, #12]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	f040 809d 	bne.w	800c2e6 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	785b      	ldrb	r3, [r3, #1]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d04c      	beq.n	800c24e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c1b4:	687a      	ldr	r2, [r7, #4]
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	009b      	lsls	r3, r3, #2
 800c1bc:	4413      	add	r3, r2
 800c1be:	881b      	ldrh	r3, [r3, #0]
 800c1c0:	823b      	strh	r3, [r7, #16]
 800c1c2:	8a3b      	ldrh	r3, [r7, #16]
 800c1c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d01b      	beq.n	800c204 <USB_EPClearStall+0x6c>
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	009b      	lsls	r3, r3, #2
 800c1d4:	4413      	add	r3, r2
 800c1d6:	881b      	ldrh	r3, [r3, #0]
 800c1d8:	b29b      	uxth	r3, r3
 800c1da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c1de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1e2:	81fb      	strh	r3, [r7, #14]
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	781b      	ldrb	r3, [r3, #0]
 800c1ea:	009b      	lsls	r3, r3, #2
 800c1ec:	441a      	add	r2, r3
 800c1ee:	89fb      	ldrh	r3, [r7, #14]
 800c1f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c1f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c1f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c1fc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c200:	b29b      	uxth	r3, r3
 800c202:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	78db      	ldrb	r3, [r3, #3]
 800c208:	2b01      	cmp	r3, #1
 800c20a:	d06c      	beq.n	800c2e6 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c20c:	687a      	ldr	r2, [r7, #4]
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	009b      	lsls	r3, r3, #2
 800c214:	4413      	add	r3, r2
 800c216:	881b      	ldrh	r3, [r3, #0]
 800c218:	b29b      	uxth	r3, r3
 800c21a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c21e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c222:	81bb      	strh	r3, [r7, #12]
 800c224:	89bb      	ldrh	r3, [r7, #12]
 800c226:	f083 0320 	eor.w	r3, r3, #32
 800c22a:	81bb      	strh	r3, [r7, #12]
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	441a      	add	r2, r3
 800c236:	89bb      	ldrh	r3, [r7, #12]
 800c238:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c23c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c240:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c248:	b29b      	uxth	r3, r3
 800c24a:	8013      	strh	r3, [r2, #0]
 800c24c:	e04b      	b.n	800c2e6 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	4413      	add	r3, r2
 800c258:	881b      	ldrh	r3, [r3, #0]
 800c25a:	82fb      	strh	r3, [r7, #22]
 800c25c:	8afb      	ldrh	r3, [r7, #22]
 800c25e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c262:	2b00      	cmp	r3, #0
 800c264:	d01b      	beq.n	800c29e <USB_EPClearStall+0x106>
 800c266:	687a      	ldr	r2, [r7, #4]
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	009b      	lsls	r3, r3, #2
 800c26e:	4413      	add	r3, r2
 800c270:	881b      	ldrh	r3, [r3, #0]
 800c272:	b29b      	uxth	r3, r3
 800c274:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c27c:	82bb      	strh	r3, [r7, #20]
 800c27e:	687a      	ldr	r2, [r7, #4]
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	009b      	lsls	r3, r3, #2
 800c286:	441a      	add	r2, r3
 800c288:	8abb      	ldrh	r3, [r7, #20]
 800c28a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c28e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c292:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c296:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c29a:	b29b      	uxth	r3, r3
 800c29c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c29e:	687a      	ldr	r2, [r7, #4]
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	009b      	lsls	r3, r3, #2
 800c2a6:	4413      	add	r3, r2
 800c2a8:	881b      	ldrh	r3, [r3, #0]
 800c2aa:	b29b      	uxth	r3, r3
 800c2ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c2b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c2b4:	827b      	strh	r3, [r7, #18]
 800c2b6:	8a7b      	ldrh	r3, [r7, #18]
 800c2b8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c2bc:	827b      	strh	r3, [r7, #18]
 800c2be:	8a7b      	ldrh	r3, [r7, #18]
 800c2c0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c2c4:	827b      	strh	r3, [r7, #18]
 800c2c6:	687a      	ldr	r2, [r7, #4]
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	781b      	ldrb	r3, [r3, #0]
 800c2cc:	009b      	lsls	r3, r3, #2
 800c2ce:	441a      	add	r2, r3
 800c2d0:	8a7b      	ldrh	r3, [r7, #18]
 800c2d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2e2:	b29b      	uxth	r3, r3
 800c2e4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800c2e6:	2300      	movs	r3, #0
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	371c      	adds	r7, #28
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bc80      	pop	{r7}
 800c2f0:	4770      	bx	lr

0800c2f2 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c2f2:	b480      	push	{r7}
 800c2f4:	b083      	sub	sp, #12
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c2fe:	78fb      	ldrb	r3, [r7, #3]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d103      	bne.n	800c30c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2280      	movs	r2, #128	; 0x80
 800c308:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800c30c:	2300      	movs	r3, #0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	370c      	adds	r7, #12
 800c312:	46bd      	mov	sp, r7
 800c314:	bc80      	pop	{r7}
 800c316:	4770      	bx	lr

0800c318 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c318:	b480      	push	{r7}
 800c31a:	b083      	sub	sp, #12
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c320:	2300      	movs	r3, #0
}
 800c322:	4618      	mov	r0, r3
 800c324:	370c      	adds	r7, #12
 800c326:	46bd      	mov	sp, r7
 800c328:	bc80      	pop	{r7}
 800c32a:	4770      	bx	lr

0800c32c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b085      	sub	sp, #20
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c33a:	b29b      	uxth	r3, r3
 800c33c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c33e:	68fb      	ldr	r3, [r7, #12]
}
 800c340:	4618      	mov	r0, r3
 800c342:	3714      	adds	r7, #20
 800c344:	46bd      	mov	sp, r7
 800c346:	bc80      	pop	{r7}
 800c348:	4770      	bx	lr

0800c34a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c34a:	b480      	push	{r7}
 800c34c:	b08d      	sub	sp, #52	; 0x34
 800c34e:	af00      	add	r7, sp, #0
 800c350:	60f8      	str	r0, [r7, #12]
 800c352:	60b9      	str	r1, [r7, #8]
 800c354:	4611      	mov	r1, r2
 800c356:	461a      	mov	r2, r3
 800c358:	460b      	mov	r3, r1
 800c35a:	80fb      	strh	r3, [r7, #6]
 800c35c:	4613      	mov	r3, r2
 800c35e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c360:	88bb      	ldrh	r3, [r7, #4]
 800c362:	3301      	adds	r3, #1
 800c364:	085b      	lsrs	r3, r3, #1
 800c366:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c370:	88fb      	ldrh	r3, [r7, #6]
 800c372:	005a      	lsls	r2, r3, #1
 800c374:	69fb      	ldr	r3, [r7, #28]
 800c376:	4413      	add	r3, r2
 800c378:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c37c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800c37e:	6a3b      	ldr	r3, [r7, #32]
 800c380:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c382:	e01e      	b.n	800c3c2 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800c384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800c38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c38c:	3301      	adds	r3, #1
 800c38e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800c390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	b29b      	uxth	r3, r3
 800c396:	021b      	lsls	r3, r3, #8
 800c398:	b29b      	uxth	r3, r3
 800c39a:	461a      	mov	r2, r3
 800c39c:	69bb      	ldr	r3, [r7, #24]
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800c3a2:	697b      	ldr	r3, [r7, #20]
 800c3a4:	b29a      	uxth	r2, r3
 800c3a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c3aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ac:	3302      	adds	r3, #2
 800c3ae:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800c3b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3b2:	3302      	adds	r3, #2
 800c3b4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800c3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3b8:	3301      	adds	r3, #1
 800c3ba:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800c3bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3be:	3b01      	subs	r3, #1
 800c3c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d1dd      	bne.n	800c384 <USB_WritePMA+0x3a>
  }
}
 800c3c8:	bf00      	nop
 800c3ca:	bf00      	nop
 800c3cc:	3734      	adds	r7, #52	; 0x34
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bc80      	pop	{r7}
 800c3d2:	4770      	bx	lr

0800c3d4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b08b      	sub	sp, #44	; 0x2c
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	4611      	mov	r1, r2
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	80fb      	strh	r3, [r7, #6]
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c3ea:	88bb      	ldrh	r3, [r7, #4]
 800c3ec:	085b      	lsrs	r3, r3, #1
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c3fa:	88fb      	ldrh	r3, [r7, #6]
 800c3fc:	005a      	lsls	r2, r3, #1
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	4413      	add	r3, r2
 800c402:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c406:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800c408:	69bb      	ldr	r3, [r7, #24]
 800c40a:	627b      	str	r3, [r7, #36]	; 0x24
 800c40c:	e01b      	b.n	800c446 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800c40e:	6a3b      	ldr	r3, [r7, #32]
 800c410:	881b      	ldrh	r3, [r3, #0]
 800c412:	b29b      	uxth	r3, r3
 800c414:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c416:	6a3b      	ldr	r3, [r7, #32]
 800c418:	3302      	adds	r3, #2
 800c41a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	b2da      	uxtb	r2, r3
 800c420:	69fb      	ldr	r3, [r7, #28]
 800c422:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c424:	69fb      	ldr	r3, [r7, #28]
 800c426:	3301      	adds	r3, #1
 800c428:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800c42a:	693b      	ldr	r3, [r7, #16]
 800c42c:	0a1b      	lsrs	r3, r3, #8
 800c42e:	b2da      	uxtb	r2, r3
 800c430:	69fb      	ldr	r3, [r7, #28]
 800c432:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c434:	69fb      	ldr	r3, [r7, #28]
 800c436:	3301      	adds	r3, #1
 800c438:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	3302      	adds	r3, #2
 800c43e:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800c440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c442:	3b01      	subs	r3, #1
 800c444:	627b      	str	r3, [r7, #36]	; 0x24
 800c446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d1e0      	bne.n	800c40e <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800c44c:	88bb      	ldrh	r3, [r7, #4]
 800c44e:	f003 0301 	and.w	r3, r3, #1
 800c452:	b29b      	uxth	r3, r3
 800c454:	2b00      	cmp	r3, #0
 800c456:	d007      	beq.n	800c468 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800c458:	6a3b      	ldr	r3, [r7, #32]
 800c45a:	881b      	ldrh	r3, [r3, #0]
 800c45c:	b29b      	uxth	r3, r3
 800c45e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	b2da      	uxtb	r2, r3
 800c464:	69fb      	ldr	r3, [r7, #28]
 800c466:	701a      	strb	r2, [r3, #0]
  }
}
 800c468:	bf00      	nop
 800c46a:	372c      	adds	r7, #44	; 0x2c
 800c46c:	46bd      	mov	sp, r7
 800c46e:	bc80      	pop	{r7}
 800c470:	4770      	bx	lr

0800c472 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c472:	b580      	push	{r7, lr}
 800c474:	b084      	sub	sp, #16
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
 800c47a:	460b      	mov	r3, r1
 800c47c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800c47e:	2300      	movs	r3, #0
 800c480:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	7c1b      	ldrb	r3, [r3, #16]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d115      	bne.n	800c4b6 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c48a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c48e:	2202      	movs	r2, #2
 800c490:	2181      	movs	r1, #129	; 0x81
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f001 fe75 	bl	800e182 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2201      	movs	r2, #1
 800c49c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c49e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c4a2:	2202      	movs	r2, #2
 800c4a4:	2101      	movs	r1, #1
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f001 fe6b 	bl	800e182 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800c4b4:	e012      	b.n	800c4dc <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c4b6:	2340      	movs	r3, #64	; 0x40
 800c4b8:	2202      	movs	r2, #2
 800c4ba:	2181      	movs	r1, #129	; 0x81
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f001 fe60 	bl	800e182 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2201      	movs	r2, #1
 800c4c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c4c8:	2340      	movs	r3, #64	; 0x40
 800c4ca:	2202      	movs	r2, #2
 800c4cc:	2101      	movs	r1, #1
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f001 fe57 	bl	800e182 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2201      	movs	r2, #1
 800c4d8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c4dc:	2308      	movs	r3, #8
 800c4de:	2203      	movs	r2, #3
 800c4e0:	2182      	movs	r1, #130	; 0x82
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	f001 fe4d 	bl	800e182 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800c4ee:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c4f2:	f001 ff6d 	bl	800e3d0 <USBD_static_malloc>
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c504:	2b00      	cmp	r3, #0
 800c506:	d102      	bne.n	800c50e <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800c508:	2301      	movs	r3, #1
 800c50a:	73fb      	strb	r3, [r7, #15]
 800c50c:	e026      	b.n	800c55c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c514:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	2200      	movs	r2, #0
 800c524:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	2200      	movs	r2, #0
 800c52c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	7c1b      	ldrb	r3, [r3, #16]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d109      	bne.n	800c54c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c53e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c542:	2101      	movs	r1, #1
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f001 ff0d 	bl	800e364 <USBD_LL_PrepareReceive>
 800c54a:	e007      	b.n	800c55c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c552:	2340      	movs	r3, #64	; 0x40
 800c554:	2101      	movs	r1, #1
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f001 ff04 	bl	800e364 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800c55c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3710      	adds	r7, #16
 800c562:	46bd      	mov	sp, r7
 800c564:	bd80      	pop	{r7, pc}

0800c566 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c566:	b580      	push	{r7, lr}
 800c568:	b084      	sub	sp, #16
 800c56a:	af00      	add	r7, sp, #0
 800c56c:	6078      	str	r0, [r7, #4]
 800c56e:	460b      	mov	r3, r1
 800c570:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800c572:	2300      	movs	r3, #0
 800c574:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c576:	2181      	movs	r1, #129	; 0x81
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f001 fe28 	bl	800e1ce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2200      	movs	r2, #0
 800c582:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c584:	2101      	movs	r1, #1
 800c586:	6878      	ldr	r0, [r7, #4]
 800c588:	f001 fe21 	bl	800e1ce <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c594:	2182      	movs	r1, #130	; 0x82
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f001 fe19 	bl	800e1ce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d00e      	beq.n	800c5ca <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f001 ff13 	bl	800e3e8 <USBD_static_free>
    pdev->pClassData = NULL;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800c5ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3710      	adds	r7, #16
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b086      	sub	sp, #24
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
 800c5dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c5e4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	781b      	ldrb	r3, [r3, #0]
 800c5f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d039      	beq.n	800c672 <USBD_CDC_Setup+0x9e>
 800c5fe:	2b20      	cmp	r3, #32
 800c600:	d17f      	bne.n	800c702 <USBD_CDC_Setup+0x12e>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	88db      	ldrh	r3, [r3, #6]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d029      	beq.n	800c65e <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	b25b      	sxtb	r3, r3
 800c610:	2b00      	cmp	r3, #0
 800c612:	da11      	bge.n	800c638 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c61a:	689b      	ldr	r3, [r3, #8]
 800c61c:	683a      	ldr	r2, [r7, #0]
 800c61e:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800c620:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c622:	683a      	ldr	r2, [r7, #0]
 800c624:	88d2      	ldrh	r2, [r2, #6]
 800c626:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c628:	6939      	ldr	r1, [r7, #16]
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	88db      	ldrh	r3, [r3, #6]
 800c62e:	461a      	mov	r2, r3
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f001 f994 	bl	800d95e <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800c636:	e06b      	b.n	800c710 <USBD_CDC_Setup+0x13c>
        hcdc->CmdOpCode = req->bRequest;
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	785a      	ldrb	r2, [r3, #1]
 800c63c:	693b      	ldr	r3, [r7, #16]
 800c63e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	88db      	ldrh	r3, [r3, #6]
 800c646:	b2da      	uxtb	r2, r3
 800c648:	693b      	ldr	r3, [r7, #16]
 800c64a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800c64e:	6939      	ldr	r1, [r7, #16]
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	88db      	ldrh	r3, [r3, #6]
 800c654:	461a      	mov	r2, r3
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f001 f9af 	bl	800d9ba <USBD_CtlPrepareRx>
    break;
 800c65c:	e058      	b.n	800c710 <USBD_CDC_Setup+0x13c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c664:	689b      	ldr	r3, [r3, #8]
 800c666:	683a      	ldr	r2, [r7, #0]
 800c668:	7850      	ldrb	r0, [r2, #1]
 800c66a:	2200      	movs	r2, #0
 800c66c:	6839      	ldr	r1, [r7, #0]
 800c66e:	4798      	blx	r3
    break;
 800c670:	e04e      	b.n	800c710 <USBD_CDC_Setup+0x13c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	785b      	ldrb	r3, [r3, #1]
 800c676:	2b0b      	cmp	r3, #11
 800c678:	d02e      	beq.n	800c6d8 <USBD_CDC_Setup+0x104>
 800c67a:	2b0b      	cmp	r3, #11
 800c67c:	dc38      	bgt.n	800c6f0 <USBD_CDC_Setup+0x11c>
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d002      	beq.n	800c688 <USBD_CDC_Setup+0xb4>
 800c682:	2b0a      	cmp	r3, #10
 800c684:	d014      	beq.n	800c6b0 <USBD_CDC_Setup+0xdc>
 800c686:	e033      	b.n	800c6f0 <USBD_CDC_Setup+0x11c>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c68e:	2b03      	cmp	r3, #3
 800c690:	d107      	bne.n	800c6a2 <USBD_CDC_Setup+0xce>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800c692:	f107 030c 	add.w	r3, r7, #12
 800c696:	2202      	movs	r2, #2
 800c698:	4619      	mov	r1, r3
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f001 f95f 	bl	800d95e <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800c6a0:	e02e      	b.n	800c700 <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800c6a2:	6839      	ldr	r1, [r7, #0]
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f001 f8f0 	bl	800d88a <USBD_CtlError>
			  ret = USBD_FAIL;
 800c6aa:	2302      	movs	r3, #2
 800c6ac:	75fb      	strb	r3, [r7, #23]
      break;
 800c6ae:	e027      	b.n	800c700 <USBD_CDC_Setup+0x12c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c6b6:	2b03      	cmp	r3, #3
 800c6b8:	d107      	bne.n	800c6ca <USBD_CDC_Setup+0xf6>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800c6ba:	f107 030f 	add.w	r3, r7, #15
 800c6be:	2201      	movs	r2, #1
 800c6c0:	4619      	mov	r1, r3
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f001 f94b 	bl	800d95e <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800c6c8:	e01a      	b.n	800c700 <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800c6ca:	6839      	ldr	r1, [r7, #0]
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f001 f8dc 	bl	800d88a <USBD_CtlError>
			  ret = USBD_FAIL;
 800c6d2:	2302      	movs	r3, #2
 800c6d4:	75fb      	strb	r3, [r7, #23]
      break;
 800c6d6:	e013      	b.n	800c700 <USBD_CDC_Setup+0x12c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c6de:	2b03      	cmp	r3, #3
 800c6e0:	d00d      	beq.n	800c6fe <USBD_CDC_Setup+0x12a>
      {
        USBD_CtlError (pdev, req);
 800c6e2:	6839      	ldr	r1, [r7, #0]
 800c6e4:	6878      	ldr	r0, [r7, #4]
 800c6e6:	f001 f8d0 	bl	800d88a <USBD_CtlError>
			  ret = USBD_FAIL;
 800c6ea:	2302      	movs	r3, #2
 800c6ec:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800c6ee:	e006      	b.n	800c6fe <USBD_CDC_Setup+0x12a>

    default:
      USBD_CtlError (pdev, req);
 800c6f0:	6839      	ldr	r1, [r7, #0]
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f001 f8c9 	bl	800d88a <USBD_CtlError>
      ret = USBD_FAIL;
 800c6f8:	2302      	movs	r3, #2
 800c6fa:	75fb      	strb	r3, [r7, #23]
      break;
 800c6fc:	e000      	b.n	800c700 <USBD_CDC_Setup+0x12c>
      break;
 800c6fe:	bf00      	nop
    }
    break;
 800c700:	e006      	b.n	800c710 <USBD_CDC_Setup+0x13c>

  default:
    USBD_CtlError (pdev, req);
 800c702:	6839      	ldr	r1, [r7, #0]
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f001 f8c0 	bl	800d88a <USBD_CtlError>
    ret = USBD_FAIL;
 800c70a:	2302      	movs	r3, #2
 800c70c:	75fb      	strb	r3, [r7, #23]
    break;
 800c70e:	bf00      	nop
  }

  return ret;
 800c710:	7dfb      	ldrb	r3, [r7, #23]
}
 800c712:	4618      	mov	r0, r3
 800c714:	3718      	adds	r7, #24
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}

0800c71a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c71a:	b580      	push	{r7, lr}
 800c71c:	b084      	sub	sp, #16
 800c71e:	af00      	add	r7, sp, #0
 800c720:	6078      	str	r0, [r7, #4]
 800c722:	460b      	mov	r3, r1
 800c724:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c72c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c734:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d03a      	beq.n	800c7b6 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c740:	78fa      	ldrb	r2, [r7, #3]
 800c742:	6879      	ldr	r1, [r7, #4]
 800c744:	4613      	mov	r3, r2
 800c746:	009b      	lsls	r3, r3, #2
 800c748:	4413      	add	r3, r2
 800c74a:	009b      	lsls	r3, r3, #2
 800c74c:	440b      	add	r3, r1
 800c74e:	331c      	adds	r3, #28
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d029      	beq.n	800c7aa <USBD_CDC_DataIn+0x90>
 800c756:	78fa      	ldrb	r2, [r7, #3]
 800c758:	6879      	ldr	r1, [r7, #4]
 800c75a:	4613      	mov	r3, r2
 800c75c:	009b      	lsls	r3, r3, #2
 800c75e:	4413      	add	r3, r2
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	440b      	add	r3, r1
 800c764:	331c      	adds	r3, #28
 800c766:	681a      	ldr	r2, [r3, #0]
 800c768:	78f9      	ldrb	r1, [r7, #3]
 800c76a:	68b8      	ldr	r0, [r7, #8]
 800c76c:	460b      	mov	r3, r1
 800c76e:	009b      	lsls	r3, r3, #2
 800c770:	440b      	add	r3, r1
 800c772:	00db      	lsls	r3, r3, #3
 800c774:	4403      	add	r3, r0
 800c776:	3338      	adds	r3, #56	; 0x38
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	fbb2 f1f3 	udiv	r1, r2, r3
 800c77e:	fb01 f303 	mul.w	r3, r1, r3
 800c782:	1ad3      	subs	r3, r2, r3
 800c784:	2b00      	cmp	r3, #0
 800c786:	d110      	bne.n	800c7aa <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800c788:	78fa      	ldrb	r2, [r7, #3]
 800c78a:	6879      	ldr	r1, [r7, #4]
 800c78c:	4613      	mov	r3, r2
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	4413      	add	r3, r2
 800c792:	009b      	lsls	r3, r3, #2
 800c794:	440b      	add	r3, r1
 800c796:	331c      	adds	r3, #28
 800c798:	2200      	movs	r2, #0
 800c79a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800c79c:	78f9      	ldrb	r1, [r7, #3]
 800c79e:	2300      	movs	r3, #0
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f001 fdbb 	bl	800e31e <USBD_LL_Transmit>
 800c7a8:	e003      	b.n	800c7b2 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	e000      	b.n	800c7b8 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800c7b6:	2302      	movs	r3, #2
  }
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3710      	adds	r7, #16
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b084      	sub	sp, #16
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	460b      	mov	r3, r1
 800c7ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c7d2:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800c7d4:	78fb      	ldrb	r3, [r7, #3]
 800c7d6:	4619      	mov	r1, r3
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f001 fde6 	bl	800e3aa <USBD_LL_GetRxDataSize>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00d      	beq.n	800c80c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c7f6:	68db      	ldr	r3, [r3, #12]
 800c7f8:	68fa      	ldr	r2, [r7, #12]
 800c7fa:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c7fe:	68fa      	ldr	r2, [r7, #12]
 800c800:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c804:	4611      	mov	r1, r2
 800c806:	4798      	blx	r3

    return USBD_OK;
 800c808:	2300      	movs	r3, #0
 800c80a:	e000      	b.n	800c80e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800c80c:	2302      	movs	r3, #2
  }
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3710      	adds	r7, #16
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b084      	sub	sp, #16
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c824:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d015      	beq.n	800c85c <USBD_CDC_EP0_RxReady+0x46>
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c836:	2bff      	cmp	r3, #255	; 0xff
 800c838:	d010      	beq.n	800c85c <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c840:	689b      	ldr	r3, [r3, #8]
 800c842:	68fa      	ldr	r2, [r7, #12]
 800c844:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800c848:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c850:	b292      	uxth	r2, r2
 800c852:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	22ff      	movs	r2, #255	; 0xff
 800c858:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800c85c:	2300      	movs	r3, #0
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3710      	adds	r7, #16
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
	...

0800c868 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2243      	movs	r2, #67	; 0x43
 800c874:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800c876:	4b03      	ldr	r3, [pc, #12]	; (800c884 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c878:	4618      	mov	r0, r3
 800c87a:	370c      	adds	r7, #12
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bc80      	pop	{r7}
 800c880:	4770      	bx	lr
 800c882:	bf00      	nop
 800c884:	20000750 	.word	0x20000750

0800c888 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800c888:	b480      	push	{r7}
 800c88a:	b083      	sub	sp, #12
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2243      	movs	r2, #67	; 0x43
 800c894:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800c896:	4b03      	ldr	r3, [pc, #12]	; (800c8a4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c898:	4618      	mov	r0, r3
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	bc80      	pop	{r7}
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	2000070c 	.word	0x2000070c

0800c8a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800c8a8:	b480      	push	{r7}
 800c8aa:	b083      	sub	sp, #12
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2243      	movs	r2, #67	; 0x43
 800c8b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800c8b6:	4b03      	ldr	r3, [pc, #12]	; (800c8c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	370c      	adds	r7, #12
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bc80      	pop	{r7}
 800c8c0:	4770      	bx	lr
 800c8c2:	bf00      	nop
 800c8c4:	20000794 	.word	0x20000794

0800c8c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b083      	sub	sp, #12
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	220a      	movs	r2, #10
 800c8d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800c8d6:	4b03      	ldr	r3, [pc, #12]	; (800c8e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	370c      	adds	r7, #12
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bc80      	pop	{r7}
 800c8e0:	4770      	bx	lr
 800c8e2:	bf00      	nop
 800c8e4:	200006c8 	.word	0x200006c8

0800c8e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800c8f2:	2302      	movs	r3, #2
 800c8f4:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d005      	beq.n	800c908 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	683a      	ldr	r2, [r7, #0]
 800c900:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800c904:	2300      	movs	r3, #0
 800c906:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c908:	7bfb      	ldrb	r3, [r7, #15]
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3714      	adds	r7, #20
 800c90e:	46bd      	mov	sp, r7
 800c910:	bc80      	pop	{r7}
 800c912:	4770      	bx	lr

0800c914 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800c914:	b480      	push	{r7}
 800c916:	b087      	sub	sp, #28
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	4613      	mov	r3, r2
 800c920:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c928:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	68ba      	ldr	r2, [r7, #8]
 800c92e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c932:	88fa      	ldrh	r2, [r7, #6]
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800c93a:	2300      	movs	r3, #0
}
 800c93c:	4618      	mov	r0, r3
 800c93e:	371c      	adds	r7, #28
 800c940:	46bd      	mov	sp, r7
 800c942:	bc80      	pop	{r7}
 800c944:	4770      	bx	lr

0800c946 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800c946:	b480      	push	{r7}
 800c948:	b085      	sub	sp, #20
 800c94a:	af00      	add	r7, sp, #0
 800c94c:	6078      	str	r0, [r7, #4]
 800c94e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c956:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	683a      	ldr	r2, [r7, #0]
 800c95c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800c960:	2300      	movs	r3, #0
}
 800c962:	4618      	mov	r0, r3
 800c964:	3714      	adds	r7, #20
 800c966:	46bd      	mov	sp, r7
 800c968:	bc80      	pop	{r7}
 800c96a:	4770      	bx	lr

0800c96c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b084      	sub	sp, #16
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c97a:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c982:	2b00      	cmp	r3, #0
 800c984:	d01c      	beq.n	800c9c0 <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d115      	bne.n	800c9bc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	2201      	movs	r2, #1
 800c994:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	2181      	movs	r1, #129	; 0x81
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f001 fcb3 	bl	800e31e <USBD_LL_Transmit>

      return USBD_OK;
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	e002      	b.n	800c9c2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	e000      	b.n	800c9c2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800c9c0:	2302      	movs	r3, #2
  }
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3710      	adds	r7, #16
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}

0800c9ca <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c9ca:	b580      	push	{r7, lr}
 800c9cc:	b084      	sub	sp, #16
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c9d8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d017      	beq.n	800ca14 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	7c1b      	ldrb	r3, [r3, #16]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d109      	bne.n	800ca00 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c9f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c9f6:	2101      	movs	r1, #1
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f001 fcb3 	bl	800e364 <USBD_LL_PrepareReceive>
 800c9fe:	e007      	b.n	800ca10 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ca06:	2340      	movs	r3, #64	; 0x40
 800ca08:	2101      	movs	r1, #1
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f001 fcaa 	bl	800e364 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800ca10:	2300      	movs	r3, #0
 800ca12:	e000      	b.n	800ca16 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800ca14:	2302      	movs	r3, #2
  }
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3710      	adds	r7, #16
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b084      	sub	sp, #16
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	60f8      	str	r0, [r7, #12]
 800ca26:	60b9      	str	r1, [r7, #8]
 800ca28:	4613      	mov	r3, r2
 800ca2a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ca32:	2302      	movs	r3, #2
 800ca34:	e01a      	b.n	800ca6c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d003      	beq.n	800ca48 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	2200      	movs	r2, #0
 800ca44:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d003      	beq.n	800ca56 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	68ba      	ldr	r2, [r7, #8]
 800ca52:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2201      	movs	r2, #1
 800ca5a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	79fa      	ldrb	r2, [r7, #7]
 800ca62:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800ca64:	68f8      	ldr	r0, [r7, #12]
 800ca66:	f001 fb17 	bl	800e098 <USBD_LL_Init>

  return USBD_OK;
 800ca6a:	2300      	movs	r3, #0
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3710      	adds	r7, #16
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}

0800ca74 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b085      	sub	sp, #20
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
 800ca7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d006      	beq.n	800ca96 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	683a      	ldr	r2, [r7, #0]
 800ca8c:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800ca90:	2300      	movs	r3, #0
 800ca92:	73fb      	strb	r3, [r7, #15]
 800ca94:	e001      	b.n	800ca9a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800ca96:	2302      	movs	r3, #2
 800ca98:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ca9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	3714      	adds	r7, #20
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bc80      	pop	{r7}
 800caa4:	4770      	bx	lr

0800caa6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800caa6:	b580      	push	{r7, lr}
 800caa8:	b082      	sub	sp, #8
 800caaa:	af00      	add	r7, sp, #0
 800caac:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f001 fb4c 	bl	800e14c <USBD_LL_Start>

  return USBD_OK;
 800cab4:	2300      	movs	r3, #0
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3708      	adds	r7, #8
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}

0800cabe <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800cabe:	b480      	push	{r7}
 800cac0:	b083      	sub	sp, #12
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cac6:	2300      	movs	r3, #0
}
 800cac8:	4618      	mov	r0, r3
 800caca:	370c      	adds	r7, #12
 800cacc:	46bd      	mov	sp, r7
 800cace:	bc80      	pop	{r7}
 800cad0:	4770      	bx	lr

0800cad2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800cad2:	b580      	push	{r7, lr}
 800cad4:	b084      	sub	sp, #16
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
 800cada:	460b      	mov	r3, r1
 800cadc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800cade:	2302      	movs	r3, #2
 800cae0:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d00c      	beq.n	800cb06 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	78fa      	ldrb	r2, [r7, #3]
 800caf6:	4611      	mov	r1, r2
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	4798      	blx	r3
 800cafc:	4603      	mov	r3, r0
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d101      	bne.n	800cb06 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800cb02:	2300      	movs	r3, #0
 800cb04:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800cb06:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3710      	adds	r7, #16
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b082      	sub	sp, #8
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
 800cb18:	460b      	mov	r3, r1
 800cb1a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cb22:	685b      	ldr	r3, [r3, #4]
 800cb24:	78fa      	ldrb	r2, [r7, #3]
 800cb26:	4611      	mov	r1, r2
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	4798      	blx	r3
  return USBD_OK;
 800cb2c:	2300      	movs	r3, #0
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	3708      	adds	r7, #8
 800cb32:	46bd      	mov	sp, r7
 800cb34:	bd80      	pop	{r7, pc}

0800cb36 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cb36:	b580      	push	{r7, lr}
 800cb38:	b082      	sub	sp, #8
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	6078      	str	r0, [r7, #4]
 800cb3e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800cb46:	6839      	ldr	r1, [r7, #0]
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f000 fe62 	bl	800d812 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2201      	movs	r2, #1
 800cb52:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800cb5c:	461a      	mov	r2, r3
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800cb6a:	f003 031f 	and.w	r3, r3, #31
 800cb6e:	2b02      	cmp	r3, #2
 800cb70:	d016      	beq.n	800cba0 <USBD_LL_SetupStage+0x6a>
 800cb72:	2b02      	cmp	r3, #2
 800cb74:	d81c      	bhi.n	800cbb0 <USBD_LL_SetupStage+0x7a>
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d002      	beq.n	800cb80 <USBD_LL_SetupStage+0x4a>
 800cb7a:	2b01      	cmp	r3, #1
 800cb7c:	d008      	beq.n	800cb90 <USBD_LL_SetupStage+0x5a>
 800cb7e:	e017      	b.n	800cbb0 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800cb86:	4619      	mov	r1, r3
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f000 f9c5 	bl	800cf18 <USBD_StdDevReq>
    break;
 800cb8e:	e01a      	b.n	800cbc6 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800cb96:	4619      	mov	r1, r3
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f000 fa27 	bl	800cfec <USBD_StdItfReq>
    break;
 800cb9e:	e012      	b.n	800cbc6 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800cba6:	4619      	mov	r1, r3
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f000 fa67 	bl	800d07c <USBD_StdEPReq>
    break;
 800cbae:	e00a      	b.n	800cbc6 <USBD_LL_SetupStage+0x90>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800cbb6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cbba:	b2db      	uxtb	r3, r3
 800cbbc:	4619      	mov	r1, r3
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f001 fb24 	bl	800e20c <USBD_LL_StallEP>
    break;
 800cbc4:	bf00      	nop
  }

  return USBD_OK;
 800cbc6:	2300      	movs	r3, #0
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3708      	adds	r7, #8
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b086      	sub	sp, #24
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	60f8      	str	r0, [r7, #12]
 800cbd8:	460b      	mov	r3, r1
 800cbda:	607a      	str	r2, [r7, #4]
 800cbdc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800cbde:	7afb      	ldrb	r3, [r7, #11]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d14b      	bne.n	800cc7c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800cbea:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800cbf2:	2b03      	cmp	r3, #3
 800cbf4:	d134      	bne.n	800cc60 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	68da      	ldr	r2, [r3, #12]
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	691b      	ldr	r3, [r3, #16]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	d919      	bls.n	800cc36 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	68da      	ldr	r2, [r3, #12]
 800cc06:	697b      	ldr	r3, [r7, #20]
 800cc08:	691b      	ldr	r3, [r3, #16]
 800cc0a:	1ad2      	subs	r2, r2, r3
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800cc10:	697b      	ldr	r3, [r7, #20]
 800cc12:	68da      	ldr	r2, [r3, #12]
 800cc14:	697b      	ldr	r3, [r7, #20]
 800cc16:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d203      	bcs.n	800cc24 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	e002      	b.n	800cc2a <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800cc28:	b29b      	uxth	r3, r3
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	6879      	ldr	r1, [r7, #4]
 800cc2e:	68f8      	ldr	r0, [r7, #12]
 800cc30:	f000 fee1 	bl	800d9f6 <USBD_CtlContinueRx>
 800cc34:	e038      	b.n	800cca8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc3c:	691b      	ldr	r3, [r3, #16]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d00a      	beq.n	800cc58 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800cc48:	2b03      	cmp	r3, #3
 800cc4a:	d105      	bne.n	800cc58 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc52:	691b      	ldr	r3, [r3, #16]
 800cc54:	68f8      	ldr	r0, [r7, #12]
 800cc56:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800cc58:	68f8      	ldr	r0, [r7, #12]
 800cc5a:	f000 fede 	bl	800da1a <USBD_CtlSendStatus>
 800cc5e:	e023      	b.n	800cca8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800cc66:	2b05      	cmp	r3, #5
 800cc68:	d11e      	bne.n	800cca8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800cc72:	2100      	movs	r1, #0
 800cc74:	68f8      	ldr	r0, [r7, #12]
 800cc76:	f001 fac9 	bl	800e20c <USBD_LL_StallEP>
 800cc7a:	e015      	b.n	800cca8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc82:	699b      	ldr	r3, [r3, #24]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d00d      	beq.n	800cca4 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800cc8e:	2b03      	cmp	r3, #3
 800cc90:	d108      	bne.n	800cca4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc98:	699b      	ldr	r3, [r3, #24]
 800cc9a:	7afa      	ldrb	r2, [r7, #11]
 800cc9c:	4611      	mov	r1, r2
 800cc9e:	68f8      	ldr	r0, [r7, #12]
 800cca0:	4798      	blx	r3
 800cca2:	e001      	b.n	800cca8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cca4:	2302      	movs	r3, #2
 800cca6:	e000      	b.n	800ccaa <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800cca8:	2300      	movs	r3, #0
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3718      	adds	r7, #24
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}

0800ccb2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800ccb2:	b580      	push	{r7, lr}
 800ccb4:	b086      	sub	sp, #24
 800ccb6:	af00      	add	r7, sp, #0
 800ccb8:	60f8      	str	r0, [r7, #12]
 800ccba:	460b      	mov	r3, r1
 800ccbc:	607a      	str	r2, [r7, #4]
 800ccbe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800ccc0:	7afb      	ldrb	r3, [r7, #11]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d17f      	bne.n	800cdc6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	3314      	adds	r3, #20
 800ccca:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800ccd2:	2b02      	cmp	r3, #2
 800ccd4:	d15c      	bne.n	800cd90 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	68da      	ldr	r2, [r3, #12]
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	691b      	ldr	r3, [r3, #16]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d915      	bls.n	800cd0e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800cce2:	697b      	ldr	r3, [r7, #20]
 800cce4:	68da      	ldr	r2, [r3, #12]
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	691b      	ldr	r3, [r3, #16]
 800ccea:	1ad2      	subs	r2, r2, r3
 800ccec:	697b      	ldr	r3, [r7, #20]
 800ccee:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	68db      	ldr	r3, [r3, #12]
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	6879      	ldr	r1, [r7, #4]
 800ccfa:	68f8      	ldr	r0, [r7, #12]
 800ccfc:	f000 fe4b 	bl	800d996 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800cd00:	2300      	movs	r3, #0
 800cd02:	2200      	movs	r2, #0
 800cd04:	2100      	movs	r1, #0
 800cd06:	68f8      	ldr	r0, [r7, #12]
 800cd08:	f001 fb2c 	bl	800e364 <USBD_LL_PrepareReceive>
 800cd0c:	e04e      	b.n	800cdac <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	689b      	ldr	r3, [r3, #8]
 800cd12:	697a      	ldr	r2, [r7, #20]
 800cd14:	6912      	ldr	r2, [r2, #16]
 800cd16:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd1a:	fb01 f202 	mul.w	r2, r1, r2
 800cd1e:	1a9b      	subs	r3, r3, r2
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d11c      	bne.n	800cd5e <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	689a      	ldr	r2, [r3, #8]
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d316      	bcc.n	800cd5e <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	689a      	ldr	r2, [r3, #8]
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d20f      	bcs.n	800cd5e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cd3e:	2200      	movs	r2, #0
 800cd40:	2100      	movs	r1, #0
 800cd42:	68f8      	ldr	r0, [r7, #12]
 800cd44:	f000 fe27 	bl	800d996 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800cd50:	2300      	movs	r3, #0
 800cd52:	2200      	movs	r2, #0
 800cd54:	2100      	movs	r1, #0
 800cd56:	68f8      	ldr	r0, [r7, #12]
 800cd58:	f001 fb04 	bl	800e364 <USBD_LL_PrepareReceive>
 800cd5c:	e026      	b.n	800cdac <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d00a      	beq.n	800cd80 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800cd70:	2b03      	cmp	r3, #3
 800cd72:	d105      	bne.n	800cd80 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	68f8      	ldr	r0, [r7, #12]
 800cd7e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800cd80:	2180      	movs	r1, #128	; 0x80
 800cd82:	68f8      	ldr	r0, [r7, #12]
 800cd84:	f001 fa42 	bl	800e20c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800cd88:	68f8      	ldr	r0, [r7, #12]
 800cd8a:	f000 fe59 	bl	800da40 <USBD_CtlReceiveStatus>
 800cd8e:	e00d      	b.n	800cdac <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800cd96:	2b04      	cmp	r3, #4
 800cd98:	d004      	beq.n	800cda4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d103      	bne.n	800cdac <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800cda4:	2180      	movs	r1, #128	; 0x80
 800cda6:	68f8      	ldr	r0, [r7, #12]
 800cda8:	f001 fa30 	bl	800e20c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800cdb2:	2b01      	cmp	r3, #1
 800cdb4:	d11d      	bne.n	800cdf2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800cdb6:	68f8      	ldr	r0, [r7, #12]
 800cdb8:	f7ff fe81 	bl	800cabe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800cdc4:	e015      	b.n	800cdf2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cdcc:	695b      	ldr	r3, [r3, #20]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d00d      	beq.n	800cdee <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800cdd8:	2b03      	cmp	r3, #3
 800cdda:	d108      	bne.n	800cdee <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cde2:	695b      	ldr	r3, [r3, #20]
 800cde4:	7afa      	ldrb	r2, [r7, #11]
 800cde6:	4611      	mov	r1, r2
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	4798      	blx	r3
 800cdec:	e001      	b.n	800cdf2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cdee:	2302      	movs	r3, #2
 800cdf0:	e000      	b.n	800cdf4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800cdf2:	2300      	movs	r3, #0
}
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	3718      	adds	r7, #24
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}

0800cdfc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b082      	sub	sp, #8
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce04:	2340      	movs	r3, #64	; 0x40
 800ce06:	2200      	movs	r2, #0
 800ce08:	2100      	movs	r1, #0
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f001 f9b9 	bl	800e182 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2240      	movs	r2, #64	; 0x40
 800ce1c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce20:	2340      	movs	r3, #64	; 0x40
 800ce22:	2200      	movs	r2, #0
 800ce24:	2180      	movs	r1, #128	; 0x80
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f001 f9ab 	bl	800e182 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2201      	movs	r2, #1
 800ce30:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2240      	movs	r2, #64	; 0x40
 800ce36:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2200      	movs	r2, #0
 800ce44:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	2200      	movs	r2, #0
 800ce52:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d009      	beq.n	800ce74 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ce66:	685b      	ldr	r3, [r3, #4]
 800ce68:	687a      	ldr	r2, [r7, #4]
 800ce6a:	6852      	ldr	r2, [r2, #4]
 800ce6c:	b2d2      	uxtb	r2, r2
 800ce6e:	4611      	mov	r1, r2
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	4798      	blx	r3
  }

  return USBD_OK;
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3708      	adds	r7, #8
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}

0800ce7e <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800ce7e:	b480      	push	{r7}
 800ce80:	b083      	sub	sp, #12
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
 800ce86:	460b      	mov	r3, r1
 800ce88:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	78fa      	ldrb	r2, [r7, #3]
 800ce8e:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800ce90:	2300      	movs	r3, #0
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	370c      	adds	r7, #12
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bc80      	pop	{r7}
 800ce9a:	4770      	bx	lr

0800ce9c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800ce9c:	b480      	push	{r7}
 800ce9e:	b083      	sub	sp, #12
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2204      	movs	r2, #4
 800ceb4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ceb8:	2300      	movs	r3, #0
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	370c      	adds	r7, #12
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bc80      	pop	{r7}
 800cec2:	4770      	bx	lr

0800cec4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b083      	sub	sp, #12
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ced8:	2300      	movs	r3, #0
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	370c      	adds	r7, #12
 800cede:	46bd      	mov	sp, r7
 800cee0:	bc80      	pop	{r7}
 800cee2:	4770      	bx	lr

0800cee4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cef2:	2b03      	cmp	r3, #3
 800cef4:	d10b      	bne.n	800cf0e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cefc:	69db      	ldr	r3, [r3, #28]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d005      	beq.n	800cf0e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cf08:	69db      	ldr	r3, [r3, #28]
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800cf0e:	2300      	movs	r3, #0
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	3708      	adds	r7, #8
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}

0800cf18 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b084      	sub	sp, #16
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
 800cf20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf22:	2300      	movs	r3, #0
 800cf24:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf26:	683b      	ldr	r3, [r7, #0]
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cf2e:	2b40      	cmp	r3, #64	; 0x40
 800cf30:	d005      	beq.n	800cf3e <USBD_StdDevReq+0x26>
 800cf32:	2b40      	cmp	r3, #64	; 0x40
 800cf34:	d84f      	bhi.n	800cfd6 <USBD_StdDevReq+0xbe>
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d009      	beq.n	800cf4e <USBD_StdDevReq+0x36>
 800cf3a:	2b20      	cmp	r3, #32
 800cf3c:	d14b      	bne.n	800cfd6 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cf44:	689b      	ldr	r3, [r3, #8]
 800cf46:	6839      	ldr	r1, [r7, #0]
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	4798      	blx	r3
    break;
 800cf4c:	e048      	b.n	800cfe0 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	785b      	ldrb	r3, [r3, #1]
 800cf52:	2b09      	cmp	r3, #9
 800cf54:	d839      	bhi.n	800cfca <USBD_StdDevReq+0xb2>
 800cf56:	a201      	add	r2, pc, #4	; (adr r2, 800cf5c <USBD_StdDevReq+0x44>)
 800cf58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf5c:	0800cfad 	.word	0x0800cfad
 800cf60:	0800cfc1 	.word	0x0800cfc1
 800cf64:	0800cfcb 	.word	0x0800cfcb
 800cf68:	0800cfb7 	.word	0x0800cfb7
 800cf6c:	0800cfcb 	.word	0x0800cfcb
 800cf70:	0800cf8f 	.word	0x0800cf8f
 800cf74:	0800cf85 	.word	0x0800cf85
 800cf78:	0800cfcb 	.word	0x0800cfcb
 800cf7c:	0800cfa3 	.word	0x0800cfa3
 800cf80:	0800cf99 	.word	0x0800cf99
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800cf84:	6839      	ldr	r1, [r7, #0]
 800cf86:	6878      	ldr	r0, [r7, #4]
 800cf88:	f000 f9da 	bl	800d340 <USBD_GetDescriptor>
      break;
 800cf8c:	e022      	b.n	800cfd4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800cf8e:	6839      	ldr	r1, [r7, #0]
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f000 facf 	bl	800d534 <USBD_SetAddress>
      break;
 800cf96:	e01d      	b.n	800cfd4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800cf98:	6839      	ldr	r1, [r7, #0]
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f000 fb0e 	bl	800d5bc <USBD_SetConfig>
      break;
 800cfa0:	e018      	b.n	800cfd4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800cfa2:	6839      	ldr	r1, [r7, #0]
 800cfa4:	6878      	ldr	r0, [r7, #4]
 800cfa6:	f000 fb97 	bl	800d6d8 <USBD_GetConfig>
      break;
 800cfaa:	e013      	b.n	800cfd4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800cfac:	6839      	ldr	r1, [r7, #0]
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 fbc7 	bl	800d742 <USBD_GetStatus>
      break;
 800cfb4:	e00e      	b.n	800cfd4 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800cfb6:	6839      	ldr	r1, [r7, #0]
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f000 fbf5 	bl	800d7a8 <USBD_SetFeature>
      break;
 800cfbe:	e009      	b.n	800cfd4 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800cfc0:	6839      	ldr	r1, [r7, #0]
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f000 fc04 	bl	800d7d0 <USBD_ClrFeature>
      break;
 800cfc8:	e004      	b.n	800cfd4 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800cfca:	6839      	ldr	r1, [r7, #0]
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 fc5c 	bl	800d88a <USBD_CtlError>
      break;
 800cfd2:	bf00      	nop
    }
    break;
 800cfd4:	e004      	b.n	800cfe0 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800cfd6:	6839      	ldr	r1, [r7, #0]
 800cfd8:	6878      	ldr	r0, [r7, #4]
 800cfda:	f000 fc56 	bl	800d88a <USBD_CtlError>
    break;
 800cfde:	bf00      	nop
  }

  return ret;
 800cfe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3710      	adds	r7, #16
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop

0800cfec <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b084      	sub	sp, #16
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
 800cff4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cff6:	2300      	movs	r3, #0
 800cff8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	781b      	ldrb	r3, [r3, #0]
 800cffe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d002:	2b40      	cmp	r3, #64	; 0x40
 800d004:	d005      	beq.n	800d012 <USBD_StdItfReq+0x26>
 800d006:	2b40      	cmp	r3, #64	; 0x40
 800d008:	d82e      	bhi.n	800d068 <USBD_StdItfReq+0x7c>
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d001      	beq.n	800d012 <USBD_StdItfReq+0x26>
 800d00e:	2b20      	cmp	r3, #32
 800d010:	d12a      	bne.n	800d068 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d018:	3b01      	subs	r3, #1
 800d01a:	2b02      	cmp	r3, #2
 800d01c:	d81d      	bhi.n	800d05a <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	889b      	ldrh	r3, [r3, #4]
 800d022:	b2db      	uxtb	r3, r3
 800d024:	2b01      	cmp	r3, #1
 800d026:	d813      	bhi.n	800d050 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d02e:	689b      	ldr	r3, [r3, #8]
 800d030:	6839      	ldr	r1, [r7, #0]
 800d032:	6878      	ldr	r0, [r7, #4]
 800d034:	4798      	blx	r3
 800d036:	4603      	mov	r3, r0
 800d038:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	88db      	ldrh	r3, [r3, #6]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d110      	bne.n	800d064 <USBD_StdItfReq+0x78>
 800d042:	7bfb      	ldrb	r3, [r7, #15]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d10d      	bne.n	800d064 <USBD_StdItfReq+0x78>
        {
          USBD_CtlSendStatus(pdev);
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f000 fce6 	bl	800da1a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800d04e:	e009      	b.n	800d064 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800d050:	6839      	ldr	r1, [r7, #0]
 800d052:	6878      	ldr	r0, [r7, #4]
 800d054:	f000 fc19 	bl	800d88a <USBD_CtlError>
      break;
 800d058:	e004      	b.n	800d064 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800d05a:	6839      	ldr	r1, [r7, #0]
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f000 fc14 	bl	800d88a <USBD_CtlError>
      break;
 800d062:	e000      	b.n	800d066 <USBD_StdItfReq+0x7a>
      break;
 800d064:	bf00      	nop
    }
    break;
 800d066:	e004      	b.n	800d072 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800d068:	6839      	ldr	r1, [r7, #0]
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 fc0d 	bl	800d88a <USBD_CtlError>
    break;
 800d070:	bf00      	nop
  }

  return USBD_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3710      	adds	r7, #16
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}

0800d07c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b084      	sub	sp, #16
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
 800d084:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d086:	2300      	movs	r3, #0
 800d088:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800d08a:	683b      	ldr	r3, [r7, #0]
 800d08c:	889b      	ldrh	r3, [r3, #4]
 800d08e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d098:	2b40      	cmp	r3, #64	; 0x40
 800d09a:	d007      	beq.n	800d0ac <USBD_StdEPReq+0x30>
 800d09c:	2b40      	cmp	r3, #64	; 0x40
 800d09e:	f200 8144 	bhi.w	800d32a <USBD_StdEPReq+0x2ae>
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d00a      	beq.n	800d0bc <USBD_StdEPReq+0x40>
 800d0a6:	2b20      	cmp	r3, #32
 800d0a8:	f040 813f 	bne.w	800d32a <USBD_StdEPReq+0x2ae>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d0b2:	689b      	ldr	r3, [r3, #8]
 800d0b4:	6839      	ldr	r1, [r7, #0]
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	4798      	blx	r3
    break;
 800d0ba:	e13b      	b.n	800d334 <USBD_StdEPReq+0x2b8>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	781b      	ldrb	r3, [r3, #0]
 800d0c0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d0c4:	2b20      	cmp	r3, #32
 800d0c6:	d10a      	bne.n	800d0de <USBD_StdEPReq+0x62>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	6839      	ldr	r1, [r7, #0]
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	4798      	blx	r3
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	73fb      	strb	r3, [r7, #15]

      return ret;
 800d0da:	7bfb      	ldrb	r3, [r7, #15]
 800d0dc:	e12b      	b.n	800d336 <USBD_StdEPReq+0x2ba>
    }

    switch (req->bRequest)
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	785b      	ldrb	r3, [r3, #1]
 800d0e2:	2b03      	cmp	r3, #3
 800d0e4:	d007      	beq.n	800d0f6 <USBD_StdEPReq+0x7a>
 800d0e6:	2b03      	cmp	r3, #3
 800d0e8:	f300 8119 	bgt.w	800d31e <USBD_StdEPReq+0x2a2>
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d072      	beq.n	800d1d6 <USBD_StdEPReq+0x15a>
 800d0f0:	2b01      	cmp	r3, #1
 800d0f2:	d03a      	beq.n	800d16a <USBD_StdEPReq+0xee>
 800d0f4:	e113      	b.n	800d31e <USBD_StdEPReq+0x2a2>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d0fc:	2b02      	cmp	r3, #2
 800d0fe:	d002      	beq.n	800d106 <USBD_StdEPReq+0x8a>
 800d100:	2b03      	cmp	r3, #3
 800d102:	d015      	beq.n	800d130 <USBD_StdEPReq+0xb4>
 800d104:	e02b      	b.n	800d15e <USBD_StdEPReq+0xe2>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d106:	7bbb      	ldrb	r3, [r7, #14]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d00c      	beq.n	800d126 <USBD_StdEPReq+0xaa>
 800d10c:	7bbb      	ldrb	r3, [r7, #14]
 800d10e:	2b80      	cmp	r3, #128	; 0x80
 800d110:	d009      	beq.n	800d126 <USBD_StdEPReq+0xaa>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800d112:	7bbb      	ldrb	r3, [r7, #14]
 800d114:	4619      	mov	r1, r3
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f001 f878 	bl	800e20c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800d11c:	2180      	movs	r1, #128	; 0x80
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	f001 f874 	bl	800e20c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d124:	e020      	b.n	800d168 <USBD_StdEPReq+0xec>
          USBD_CtlError(pdev, req);
 800d126:	6839      	ldr	r1, [r7, #0]
 800d128:	6878      	ldr	r0, [r7, #4]
 800d12a:	f000 fbae 	bl	800d88a <USBD_CtlError>
        break;
 800d12e:	e01b      	b.n	800d168 <USBD_StdEPReq+0xec>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	885b      	ldrh	r3, [r3, #2]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d10e      	bne.n	800d156 <USBD_StdEPReq+0xda>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d138:	7bbb      	ldrb	r3, [r7, #14]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d00b      	beq.n	800d156 <USBD_StdEPReq+0xda>
 800d13e:	7bbb      	ldrb	r3, [r7, #14]
 800d140:	2b80      	cmp	r3, #128	; 0x80
 800d142:	d008      	beq.n	800d156 <USBD_StdEPReq+0xda>
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	88db      	ldrh	r3, [r3, #6]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d104      	bne.n	800d156 <USBD_StdEPReq+0xda>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800d14c:	7bbb      	ldrb	r3, [r7, #14]
 800d14e:	4619      	mov	r1, r3
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f001 f85b 	bl	800e20c <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f000 fc5f 	bl	800da1a <USBD_CtlSendStatus>

        break;
 800d15c:	e004      	b.n	800d168 <USBD_StdEPReq+0xec>

      default:
        USBD_CtlError(pdev, req);
 800d15e:	6839      	ldr	r1, [r7, #0]
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f000 fb92 	bl	800d88a <USBD_CtlError>
        break;
 800d166:	bf00      	nop
      }
      break;
 800d168:	e0de      	b.n	800d328 <USBD_StdEPReq+0x2ac>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d170:	2b02      	cmp	r3, #2
 800d172:	d002      	beq.n	800d17a <USBD_StdEPReq+0xfe>
 800d174:	2b03      	cmp	r3, #3
 800d176:	d015      	beq.n	800d1a4 <USBD_StdEPReq+0x128>
 800d178:	e026      	b.n	800d1c8 <USBD_StdEPReq+0x14c>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d17a:	7bbb      	ldrb	r3, [r7, #14]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d00c      	beq.n	800d19a <USBD_StdEPReq+0x11e>
 800d180:	7bbb      	ldrb	r3, [r7, #14]
 800d182:	2b80      	cmp	r3, #128	; 0x80
 800d184:	d009      	beq.n	800d19a <USBD_StdEPReq+0x11e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800d186:	7bbb      	ldrb	r3, [r7, #14]
 800d188:	4619      	mov	r1, r3
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 f83e 	bl	800e20c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800d190:	2180      	movs	r1, #128	; 0x80
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f001 f83a 	bl	800e20c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d198:	e01c      	b.n	800d1d4 <USBD_StdEPReq+0x158>
          USBD_CtlError(pdev, req);
 800d19a:	6839      	ldr	r1, [r7, #0]
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f000 fb74 	bl	800d88a <USBD_CtlError>
        break;
 800d1a2:	e017      	b.n	800d1d4 <USBD_StdEPReq+0x158>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	885b      	ldrh	r3, [r3, #2]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d112      	bne.n	800d1d2 <USBD_StdEPReq+0x156>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d1ac:	7bbb      	ldrb	r3, [r7, #14]
 800d1ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d004      	beq.n	800d1c0 <USBD_StdEPReq+0x144>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800d1b6:	7bbb      	ldrb	r3, [r7, #14]
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f001 f845 	bl	800e24a <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800d1c0:	6878      	ldr	r0, [r7, #4]
 800d1c2:	f000 fc2a 	bl	800da1a <USBD_CtlSendStatus>
        }
        break;
 800d1c6:	e004      	b.n	800d1d2 <USBD_StdEPReq+0x156>

      default:
        USBD_CtlError(pdev, req);
 800d1c8:	6839      	ldr	r1, [r7, #0]
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 fb5d 	bl	800d88a <USBD_CtlError>
        break;
 800d1d0:	e000      	b.n	800d1d4 <USBD_StdEPReq+0x158>
        break;
 800d1d2:	bf00      	nop
      }
      break;
 800d1d4:	e0a8      	b.n	800d328 <USBD_StdEPReq+0x2ac>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d1dc:	2b02      	cmp	r3, #2
 800d1de:	d002      	beq.n	800d1e6 <USBD_StdEPReq+0x16a>
 800d1e0:	2b03      	cmp	r3, #3
 800d1e2:	d031      	beq.n	800d248 <USBD_StdEPReq+0x1cc>
 800d1e4:	e095      	b.n	800d312 <USBD_StdEPReq+0x296>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d1e6:	7bbb      	ldrb	r3, [r7, #14]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d007      	beq.n	800d1fc <USBD_StdEPReq+0x180>
 800d1ec:	7bbb      	ldrb	r3, [r7, #14]
 800d1ee:	2b80      	cmp	r3, #128	; 0x80
 800d1f0:	d004      	beq.n	800d1fc <USBD_StdEPReq+0x180>
        {
          USBD_CtlError(pdev, req);
 800d1f2:	6839      	ldr	r1, [r7, #0]
 800d1f4:	6878      	ldr	r0, [r7, #4]
 800d1f6:	f000 fb48 	bl	800d88a <USBD_CtlError>
          break;
 800d1fa:	e08f      	b.n	800d31c <USBD_StdEPReq+0x2a0>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d1fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d200:	2b00      	cmp	r3, #0
 800d202:	da0b      	bge.n	800d21c <USBD_StdEPReq+0x1a0>
 800d204:	7bbb      	ldrb	r3, [r7, #14]
 800d206:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d20a:	4613      	mov	r3, r2
 800d20c:	009b      	lsls	r3, r3, #2
 800d20e:	4413      	add	r3, r2
 800d210:	009b      	lsls	r3, r3, #2
 800d212:	3310      	adds	r3, #16
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	4413      	add	r3, r2
 800d218:	3304      	adds	r3, #4
 800d21a:	e00a      	b.n	800d232 <USBD_StdEPReq+0x1b6>
          &pdev->ep_out[ep_addr & 0x7FU];
 800d21c:	7bbb      	ldrb	r3, [r7, #14]
 800d21e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d222:	4613      	mov	r3, r2
 800d224:	009b      	lsls	r3, r3, #2
 800d226:	4413      	add	r3, r2
 800d228:	009b      	lsls	r3, r3, #2
 800d22a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	4413      	add	r3, r2
 800d232:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	2200      	movs	r2, #0
 800d238:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	2202      	movs	r2, #2
 800d23e:	4619      	mov	r1, r3
 800d240:	6878      	ldr	r0, [r7, #4]
 800d242:	f000 fb8c 	bl	800d95e <USBD_CtlSendData>
          break;
 800d246:	e069      	b.n	800d31c <USBD_StdEPReq+0x2a0>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800d248:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	da11      	bge.n	800d274 <USBD_StdEPReq+0x1f8>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d250:	7bbb      	ldrb	r3, [r7, #14]
 800d252:	f003 020f 	and.w	r2, r3, #15
 800d256:	6879      	ldr	r1, [r7, #4]
 800d258:	4613      	mov	r3, r2
 800d25a:	009b      	lsls	r3, r3, #2
 800d25c:	4413      	add	r3, r2
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	440b      	add	r3, r1
 800d262:	3318      	adds	r3, #24
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d117      	bne.n	800d29a <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800d26a:	6839      	ldr	r1, [r7, #0]
 800d26c:	6878      	ldr	r0, [r7, #4]
 800d26e:	f000 fb0c 	bl	800d88a <USBD_CtlError>
            break;
 800d272:	e053      	b.n	800d31c <USBD_StdEPReq+0x2a0>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d274:	7bbb      	ldrb	r3, [r7, #14]
 800d276:	f003 020f 	and.w	r2, r3, #15
 800d27a:	6879      	ldr	r1, [r7, #4]
 800d27c:	4613      	mov	r3, r2
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	4413      	add	r3, r2
 800d282:	009b      	lsls	r3, r3, #2
 800d284:	440b      	add	r3, r1
 800d286:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d104      	bne.n	800d29a <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800d290:	6839      	ldr	r1, [r7, #0]
 800d292:	6878      	ldr	r0, [r7, #4]
 800d294:	f000 faf9 	bl	800d88a <USBD_CtlError>
            break;
 800d298:	e040      	b.n	800d31c <USBD_StdEPReq+0x2a0>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d29a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	da0b      	bge.n	800d2ba <USBD_StdEPReq+0x23e>
 800d2a2:	7bbb      	ldrb	r3, [r7, #14]
 800d2a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d2a8:	4613      	mov	r3, r2
 800d2aa:	009b      	lsls	r3, r3, #2
 800d2ac:	4413      	add	r3, r2
 800d2ae:	009b      	lsls	r3, r3, #2
 800d2b0:	3310      	adds	r3, #16
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	4413      	add	r3, r2
 800d2b6:	3304      	adds	r3, #4
 800d2b8:	e00a      	b.n	800d2d0 <USBD_StdEPReq+0x254>
          &pdev->ep_out[ep_addr & 0x7FU];
 800d2ba:	7bbb      	ldrb	r3, [r7, #14]
 800d2bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800d2c0:	4613      	mov	r3, r2
 800d2c2:	009b      	lsls	r3, r3, #2
 800d2c4:	4413      	add	r3, r2
 800d2c6:	009b      	lsls	r3, r3, #2
 800d2c8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d2cc:	687a      	ldr	r2, [r7, #4]
 800d2ce:	4413      	add	r3, r2
 800d2d0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d2d2:	7bbb      	ldrb	r3, [r7, #14]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d002      	beq.n	800d2de <USBD_StdEPReq+0x262>
 800d2d8:	7bbb      	ldrb	r3, [r7, #14]
 800d2da:	2b80      	cmp	r3, #128	; 0x80
 800d2dc:	d103      	bne.n	800d2e6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0000U;
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	601a      	str	r2, [r3, #0]
 800d2e4:	e00e      	b.n	800d304 <USBD_StdEPReq+0x288>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800d2e6:	7bbb      	ldrb	r3, [r7, #14]
 800d2e8:	4619      	mov	r1, r3
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f000 ffcc 	bl	800e288 <USBD_LL_IsStallEP>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d003      	beq.n	800d2fe <USBD_StdEPReq+0x282>
          {
            pep->status = 0x0001U;
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	601a      	str	r2, [r3, #0]
 800d2fc:	e002      	b.n	800d304 <USBD_StdEPReq+0x288>
          }
          else
          {
            pep->status = 0x0000U;
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	2200      	movs	r2, #0
 800d302:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	2202      	movs	r2, #2
 800d308:	4619      	mov	r1, r3
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f000 fb27 	bl	800d95e <USBD_CtlSendData>
          break;
 800d310:	e004      	b.n	800d31c <USBD_StdEPReq+0x2a0>

      default:
        USBD_CtlError(pdev, req);
 800d312:	6839      	ldr	r1, [r7, #0]
 800d314:	6878      	ldr	r0, [r7, #4]
 800d316:	f000 fab8 	bl	800d88a <USBD_CtlError>
        break;
 800d31a:	bf00      	nop
      }
      break;
 800d31c:	e004      	b.n	800d328 <USBD_StdEPReq+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800d31e:	6839      	ldr	r1, [r7, #0]
 800d320:	6878      	ldr	r0, [r7, #4]
 800d322:	f000 fab2 	bl	800d88a <USBD_CtlError>
      break;
 800d326:	bf00      	nop
    }
    break;
 800d328:	e004      	b.n	800d334 <USBD_StdEPReq+0x2b8>

  default:
    USBD_CtlError(pdev, req);
 800d32a:	6839      	ldr	r1, [r7, #0]
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f000 faac 	bl	800d88a <USBD_CtlError>
    break;
 800d332:	bf00      	nop
  }

  return ret;
 800d334:	7bfb      	ldrb	r3, [r7, #15]
}
 800d336:	4618      	mov	r0, r3
 800d338:	3710      	adds	r7, #16
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
	...

0800d340 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b084      	sub	sp, #16
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	885b      	ldrh	r3, [r3, #2]
 800d34e:	0a1b      	lsrs	r3, r3, #8
 800d350:	b29b      	uxth	r3, r3
 800d352:	3b01      	subs	r3, #1
 800d354:	2b06      	cmp	r3, #6
 800d356:	f200 80c9 	bhi.w	800d4ec <USBD_GetDescriptor+0x1ac>
 800d35a:	a201      	add	r2, pc, #4	; (adr r2, 800d360 <USBD_GetDescriptor+0x20>)
 800d35c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d360:	0800d37d 	.word	0x0800d37d
 800d364:	0800d395 	.word	0x0800d395
 800d368:	0800d3d5 	.word	0x0800d3d5
 800d36c:	0800d4ed 	.word	0x0800d4ed
 800d370:	0800d4ed 	.word	0x0800d4ed
 800d374:	0800d499 	.word	0x0800d499
 800d378:	0800d4bf 	.word	0x0800d4bf
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	687a      	ldr	r2, [r7, #4]
 800d386:	7c12      	ldrb	r2, [r2, #16]
 800d388:	f107 010a 	add.w	r1, r7, #10
 800d38c:	4610      	mov	r0, r2
 800d38e:	4798      	blx	r3
 800d390:	60f8      	str	r0, [r7, #12]
    break;
 800d392:	e0b0      	b.n	800d4f6 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	7c1b      	ldrb	r3, [r3, #16]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d10d      	bne.n	800d3b8 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d3a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3a4:	f107 020a 	add.w	r2, r7, #10
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	4798      	blx	r3
 800d3ac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	3301      	adds	r3, #1
 800d3b2:	2202      	movs	r2, #2
 800d3b4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d3b6:	e09e      	b.n	800d4f6 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d3be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3c0:	f107 020a 	add.w	r2, r7, #10
 800d3c4:	4610      	mov	r0, r2
 800d3c6:	4798      	blx	r3
 800d3c8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	3301      	adds	r3, #1
 800d3ce:	2202      	movs	r2, #2
 800d3d0:	701a      	strb	r2, [r3, #0]
    break;
 800d3d2:	e090      	b.n	800d4f6 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	885b      	ldrh	r3, [r3, #2]
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	2b05      	cmp	r3, #5
 800d3dc:	d856      	bhi.n	800d48c <USBD_GetDescriptor+0x14c>
 800d3de:	a201      	add	r2, pc, #4	; (adr r2, 800d3e4 <USBD_GetDescriptor+0xa4>)
 800d3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e4:	0800d3fd 	.word	0x0800d3fd
 800d3e8:	0800d415 	.word	0x0800d415
 800d3ec:	0800d42d 	.word	0x0800d42d
 800d3f0:	0800d445 	.word	0x0800d445
 800d3f4:	0800d45d 	.word	0x0800d45d
 800d3f8:	0800d475 	.word	0x0800d475
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	687a      	ldr	r2, [r7, #4]
 800d406:	7c12      	ldrb	r2, [r2, #16]
 800d408:	f107 010a 	add.w	r1, r7, #10
 800d40c:	4610      	mov	r0, r2
 800d40e:	4798      	blx	r3
 800d410:	60f8      	str	r0, [r7, #12]
      break;
 800d412:	e040      	b.n	800d496 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d41a:	689b      	ldr	r3, [r3, #8]
 800d41c:	687a      	ldr	r2, [r7, #4]
 800d41e:	7c12      	ldrb	r2, [r2, #16]
 800d420:	f107 010a 	add.w	r1, r7, #10
 800d424:	4610      	mov	r0, r2
 800d426:	4798      	blx	r3
 800d428:	60f8      	str	r0, [r7, #12]
      break;
 800d42a:	e034      	b.n	800d496 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d432:	68db      	ldr	r3, [r3, #12]
 800d434:	687a      	ldr	r2, [r7, #4]
 800d436:	7c12      	ldrb	r2, [r2, #16]
 800d438:	f107 010a 	add.w	r1, r7, #10
 800d43c:	4610      	mov	r0, r2
 800d43e:	4798      	blx	r3
 800d440:	60f8      	str	r0, [r7, #12]
      break;
 800d442:	e028      	b.n	800d496 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d44a:	691b      	ldr	r3, [r3, #16]
 800d44c:	687a      	ldr	r2, [r7, #4]
 800d44e:	7c12      	ldrb	r2, [r2, #16]
 800d450:	f107 010a 	add.w	r1, r7, #10
 800d454:	4610      	mov	r0, r2
 800d456:	4798      	blx	r3
 800d458:	60f8      	str	r0, [r7, #12]
      break;
 800d45a:	e01c      	b.n	800d496 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d462:	695b      	ldr	r3, [r3, #20]
 800d464:	687a      	ldr	r2, [r7, #4]
 800d466:	7c12      	ldrb	r2, [r2, #16]
 800d468:	f107 010a 	add.w	r1, r7, #10
 800d46c:	4610      	mov	r0, r2
 800d46e:	4798      	blx	r3
 800d470:	60f8      	str	r0, [r7, #12]
      break;
 800d472:	e010      	b.n	800d496 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800d47a:	699b      	ldr	r3, [r3, #24]
 800d47c:	687a      	ldr	r2, [r7, #4]
 800d47e:	7c12      	ldrb	r2, [r2, #16]
 800d480:	f107 010a 	add.w	r1, r7, #10
 800d484:	4610      	mov	r0, r2
 800d486:	4798      	blx	r3
 800d488:	60f8      	str	r0, [r7, #12]
      break;
 800d48a:	e004      	b.n	800d496 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800d48c:	6839      	ldr	r1, [r7, #0]
 800d48e:	6878      	ldr	r0, [r7, #4]
 800d490:	f000 f9fb 	bl	800d88a <USBD_CtlError>
      return;
 800d494:	e04b      	b.n	800d52e <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800d496:	e02e      	b.n	800d4f6 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	7c1b      	ldrb	r3, [r3, #16]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d109      	bne.n	800d4b4 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d4a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4a8:	f107 020a 	add.w	r2, r7, #10
 800d4ac:	4610      	mov	r0, r2
 800d4ae:	4798      	blx	r3
 800d4b0:	60f8      	str	r0, [r7, #12]
      break;
 800d4b2:	e020      	b.n	800d4f6 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800d4b4:	6839      	ldr	r1, [r7, #0]
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f000 f9e7 	bl	800d88a <USBD_CtlError>
      return;
 800d4bc:	e037      	b.n	800d52e <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	7c1b      	ldrb	r3, [r3, #16]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d10d      	bne.n	800d4e2 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d4cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4ce:	f107 020a 	add.w	r2, r7, #10
 800d4d2:	4610      	mov	r0, r2
 800d4d4:	4798      	blx	r3
 800d4d6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	3301      	adds	r3, #1
 800d4dc:	2207      	movs	r2, #7
 800d4de:	701a      	strb	r2, [r3, #0]
      break;
 800d4e0:	e009      	b.n	800d4f6 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800d4e2:	6839      	ldr	r1, [r7, #0]
 800d4e4:	6878      	ldr	r0, [r7, #4]
 800d4e6:	f000 f9d0 	bl	800d88a <USBD_CtlError>
      return;
 800d4ea:	e020      	b.n	800d52e <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800d4ec:	6839      	ldr	r1, [r7, #0]
 800d4ee:	6878      	ldr	r0, [r7, #4]
 800d4f0:	f000 f9cb 	bl	800d88a <USBD_CtlError>
    return;
 800d4f4:	e01b      	b.n	800d52e <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800d4f6:	897b      	ldrh	r3, [r7, #10]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d011      	beq.n	800d520 <USBD_GetDescriptor+0x1e0>
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	88db      	ldrh	r3, [r3, #6]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d00d      	beq.n	800d520 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	88da      	ldrh	r2, [r3, #6]
 800d508:	897b      	ldrh	r3, [r7, #10]
 800d50a:	4293      	cmp	r3, r2
 800d50c:	bf28      	it	cs
 800d50e:	4613      	movcs	r3, r2
 800d510:	b29b      	uxth	r3, r3
 800d512:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800d514:	897b      	ldrh	r3, [r7, #10]
 800d516:	461a      	mov	r2, r3
 800d518:	68f9      	ldr	r1, [r7, #12]
 800d51a:	6878      	ldr	r0, [r7, #4]
 800d51c:	f000 fa1f 	bl	800d95e <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	88db      	ldrh	r3, [r3, #6]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d102      	bne.n	800d52e <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 fa76 	bl	800da1a <USBD_CtlSendStatus>
  }
}
 800d52e:	3710      	adds	r7, #16
 800d530:	46bd      	mov	sp, r7
 800d532:	bd80      	pop	{r7, pc}

0800d534 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b084      	sub	sp, #16
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]
 800d53c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	889b      	ldrh	r3, [r3, #4]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d130      	bne.n	800d5a8 <USBD_SetAddress+0x74>
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	88db      	ldrh	r3, [r3, #6]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d12c      	bne.n	800d5a8 <USBD_SetAddress+0x74>
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	885b      	ldrh	r3, [r3, #2]
 800d552:	2b7f      	cmp	r3, #127	; 0x7f
 800d554:	d828      	bhi.n	800d5a8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	885b      	ldrh	r3, [r3, #2]
 800d55a:	b2db      	uxtb	r3, r3
 800d55c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d560:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d568:	2b03      	cmp	r3, #3
 800d56a:	d104      	bne.n	800d576 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800d56c:	6839      	ldr	r1, [r7, #0]
 800d56e:	6878      	ldr	r0, [r7, #4]
 800d570:	f000 f98b 	bl	800d88a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d574:	e01d      	b.n	800d5b2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	7bfa      	ldrb	r2, [r7, #15]
 800d57a:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d57e:	7bfb      	ldrb	r3, [r7, #15]
 800d580:	4619      	mov	r1, r3
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f000 feac 	bl	800e2e0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f000 fa46 	bl	800da1a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d58e:	7bfb      	ldrb	r3, [r7, #15]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d004      	beq.n	800d59e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	2202      	movs	r2, #2
 800d598:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d59c:	e009      	b.n	800d5b2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5a6:	e004      	b.n	800d5b2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d5a8:	6839      	ldr	r1, [r7, #0]
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 f96d 	bl	800d88a <USBD_CtlError>
  }
}
 800d5b0:	bf00      	nop
 800d5b2:	bf00      	nop
 800d5b4:	3710      	adds	r7, #16
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}
	...

0800d5bc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b082      	sub	sp, #8
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	885b      	ldrh	r3, [r3, #2]
 800d5ca:	b2da      	uxtb	r2, r3
 800d5cc:	4b41      	ldr	r3, [pc, #260]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d5ce:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d5d0:	4b40      	ldr	r3, [pc, #256]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d5d2:	781b      	ldrb	r3, [r3, #0]
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d904      	bls.n	800d5e2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800d5d8:	6839      	ldr	r1, [r7, #0]
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f000 f955 	bl	800d88a <USBD_CtlError>
 800d5e0:	e075      	b.n	800d6ce <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d5e8:	2b02      	cmp	r3, #2
 800d5ea:	d002      	beq.n	800d5f2 <USBD_SetConfig+0x36>
 800d5ec:	2b03      	cmp	r3, #3
 800d5ee:	d023      	beq.n	800d638 <USBD_SetConfig+0x7c>
 800d5f0:	e062      	b.n	800d6b8 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800d5f2:	4b38      	ldr	r3, [pc, #224]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d01a      	beq.n	800d630 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800d5fa:	4b36      	ldr	r3, [pc, #216]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	461a      	mov	r2, r3
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2203      	movs	r2, #3
 800d608:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d60c:	4b31      	ldr	r3, [pc, #196]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d60e:	781b      	ldrb	r3, [r3, #0]
 800d610:	4619      	mov	r1, r3
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f7ff fa5d 	bl	800cad2 <USBD_SetClassConfig>
 800d618:	4603      	mov	r3, r0
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d104      	bne.n	800d628 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800d61e:	6839      	ldr	r1, [r7, #0]
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f000 f932 	bl	800d88a <USBD_CtlError>
          return;
 800d626:	e052      	b.n	800d6ce <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f000 f9f6 	bl	800da1a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800d62e:	e04e      	b.n	800d6ce <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f000 f9f2 	bl	800da1a <USBD_CtlSendStatus>
      break;
 800d636:	e04a      	b.n	800d6ce <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d638:	4b26      	ldr	r3, [pc, #152]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d112      	bne.n	800d666 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2202      	movs	r2, #2
 800d644:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800d648:	4b22      	ldr	r3, [pc, #136]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	461a      	mov	r2, r3
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800d652:	4b20      	ldr	r3, [pc, #128]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	4619      	mov	r1, r3
 800d658:	6878      	ldr	r0, [r7, #4]
 800d65a:	f7ff fa59 	bl	800cb10 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f000 f9db 	bl	800da1a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800d664:	e033      	b.n	800d6ce <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800d666:	4b1b      	ldr	r3, [pc, #108]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d668:	781b      	ldrb	r3, [r3, #0]
 800d66a:	461a      	mov	r2, r3
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	685b      	ldr	r3, [r3, #4]
 800d670:	429a      	cmp	r2, r3
 800d672:	d01d      	beq.n	800d6b0 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	685b      	ldr	r3, [r3, #4]
 800d678:	b2db      	uxtb	r3, r3
 800d67a:	4619      	mov	r1, r3
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f7ff fa47 	bl	800cb10 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d682:	4b14      	ldr	r3, [pc, #80]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d684:	781b      	ldrb	r3, [r3, #0]
 800d686:	461a      	mov	r2, r3
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800d68c:	4b11      	ldr	r3, [pc, #68]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d68e:	781b      	ldrb	r3, [r3, #0]
 800d690:	4619      	mov	r1, r3
 800d692:	6878      	ldr	r0, [r7, #4]
 800d694:	f7ff fa1d 	bl	800cad2 <USBD_SetClassConfig>
 800d698:	4603      	mov	r3, r0
 800d69a:	2b02      	cmp	r3, #2
 800d69c:	d104      	bne.n	800d6a8 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800d69e:	6839      	ldr	r1, [r7, #0]
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f000 f8f2 	bl	800d88a <USBD_CtlError>
          return;
 800d6a6:	e012      	b.n	800d6ce <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 f9b6 	bl	800da1a <USBD_CtlSendStatus>
      break;
 800d6ae:	e00e      	b.n	800d6ce <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f000 f9b2 	bl	800da1a <USBD_CtlSendStatus>
      break;
 800d6b6:	e00a      	b.n	800d6ce <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800d6b8:	6839      	ldr	r1, [r7, #0]
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f000 f8e5 	bl	800d88a <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800d6c0:	4b04      	ldr	r3, [pc, #16]	; (800d6d4 <USBD_SetConfig+0x118>)
 800d6c2:	781b      	ldrb	r3, [r3, #0]
 800d6c4:	4619      	mov	r1, r3
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f7ff fa22 	bl	800cb10 <USBD_ClrClassConfig>
      break;
 800d6cc:	bf00      	nop
    }
  }
}
 800d6ce:	3708      	adds	r7, #8
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	20000d40 	.word	0x20000d40

0800d6d8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b082      	sub	sp, #8
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
 800d6e0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	88db      	ldrh	r3, [r3, #6]
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	d004      	beq.n	800d6f4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800d6ea:	6839      	ldr	r1, [r7, #0]
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f000 f8cc 	bl	800d88a <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800d6f2:	e022      	b.n	800d73a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d6fa:	2b02      	cmp	r3, #2
 800d6fc:	dc02      	bgt.n	800d704 <USBD_GetConfig+0x2c>
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	dc03      	bgt.n	800d70a <USBD_GetConfig+0x32>
 800d702:	e015      	b.n	800d730 <USBD_GetConfig+0x58>
 800d704:	2b03      	cmp	r3, #3
 800d706:	d00b      	beq.n	800d720 <USBD_GetConfig+0x48>
 800d708:	e012      	b.n	800d730 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2200      	movs	r2, #0
 800d70e:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	3308      	adds	r3, #8
 800d714:	2201      	movs	r2, #1
 800d716:	4619      	mov	r1, r3
 800d718:	6878      	ldr	r0, [r7, #4]
 800d71a:	f000 f920 	bl	800d95e <USBD_CtlSendData>
      break;
 800d71e:	e00c      	b.n	800d73a <USBD_GetConfig+0x62>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	3304      	adds	r3, #4
 800d724:	2201      	movs	r2, #1
 800d726:	4619      	mov	r1, r3
 800d728:	6878      	ldr	r0, [r7, #4]
 800d72a:	f000 f918 	bl	800d95e <USBD_CtlSendData>
      break;
 800d72e:	e004      	b.n	800d73a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev , req);
 800d730:	6839      	ldr	r1, [r7, #0]
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f000 f8a9 	bl	800d88a <USBD_CtlError>
      break;
 800d738:	bf00      	nop
}
 800d73a:	bf00      	nop
 800d73c:	3708      	adds	r7, #8
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}

0800d742 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d742:	b580      	push	{r7, lr}
 800d744:	b082      	sub	sp, #8
 800d746:	af00      	add	r7, sp, #0
 800d748:	6078      	str	r0, [r7, #4]
 800d74a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d752:	3b01      	subs	r3, #1
 800d754:	2b02      	cmp	r3, #2
 800d756:	d81e      	bhi.n	800d796 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	88db      	ldrh	r3, [r3, #6]
 800d75c:	2b02      	cmp	r3, #2
 800d75e:	d004      	beq.n	800d76a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d760:	6839      	ldr	r1, [r7, #0]
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f000 f891 	bl	800d88a <USBD_CtlError>
      break;
 800d768:	e01a      	b.n	800d7a0 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	2201      	movs	r2, #1
 800d76e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800d776:	2b00      	cmp	r3, #0
 800d778:	d005      	beq.n	800d786 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	68db      	ldr	r3, [r3, #12]
 800d77e:	f043 0202 	orr.w	r2, r3, #2
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	330c      	adds	r3, #12
 800d78a:	2202      	movs	r2, #2
 800d78c:	4619      	mov	r1, r3
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f000 f8e5 	bl	800d95e <USBD_CtlSendData>
    break;
 800d794:	e004      	b.n	800d7a0 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800d796:	6839      	ldr	r1, [r7, #0]
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f000 f876 	bl	800d88a <USBD_CtlError>
    break;
 800d79e:	bf00      	nop
  }
}
 800d7a0:	bf00      	nop
 800d7a2:	3708      	adds	r7, #8
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}

0800d7a8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b082      	sub	sp, #8
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	885b      	ldrh	r3, [r3, #2]
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d106      	bne.n	800d7c8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2201      	movs	r2, #1
 800d7be:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f000 f929 	bl	800da1a <USBD_CtlSendStatus>
  }

}
 800d7c8:	bf00      	nop
 800d7ca:	3708      	adds	r7, #8
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bd80      	pop	{r7, pc}

0800d7d0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d7e0:	3b01      	subs	r3, #1
 800d7e2:	2b02      	cmp	r3, #2
 800d7e4:	d80b      	bhi.n	800d7fe <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	885b      	ldrh	r3, [r3, #2]
 800d7ea:	2b01      	cmp	r3, #1
 800d7ec:	d10c      	bne.n	800d808 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 f90f 	bl	800da1a <USBD_CtlSendStatus>
    }
    break;
 800d7fc:	e004      	b.n	800d808 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800d7fe:	6839      	ldr	r1, [r7, #0]
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f000 f842 	bl	800d88a <USBD_CtlError>
    break;
 800d806:	e000      	b.n	800d80a <USBD_ClrFeature+0x3a>
    break;
 800d808:	bf00      	nop
  }
}
 800d80a:	bf00      	nop
 800d80c:	3708      	adds	r7, #8
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}

0800d812 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d812:	b480      	push	{r7}
 800d814:	b083      	sub	sp, #12
 800d816:	af00      	add	r7, sp, #0
 800d818:	6078      	str	r0, [r7, #4]
 800d81a:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	781a      	ldrb	r2, [r3, #0]
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	785a      	ldrb	r2, [r3, #1]
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	3302      	adds	r3, #2
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	b29a      	uxth	r2, r3
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	3303      	adds	r3, #3
 800d838:	781b      	ldrb	r3, [r3, #0]
 800d83a:	b29b      	uxth	r3, r3
 800d83c:	021b      	lsls	r3, r3, #8
 800d83e:	b29b      	uxth	r3, r3
 800d840:	4413      	add	r3, r2
 800d842:	b29a      	uxth	r2, r3
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	3304      	adds	r3, #4
 800d84c:	781b      	ldrb	r3, [r3, #0]
 800d84e:	b29a      	uxth	r2, r3
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	3305      	adds	r3, #5
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	b29b      	uxth	r3, r3
 800d858:	021b      	lsls	r3, r3, #8
 800d85a:	b29b      	uxth	r3, r3
 800d85c:	4413      	add	r3, r2
 800d85e:	b29a      	uxth	r2, r3
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	3306      	adds	r3, #6
 800d868:	781b      	ldrb	r3, [r3, #0]
 800d86a:	b29a      	uxth	r2, r3
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	3307      	adds	r3, #7
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	b29b      	uxth	r3, r3
 800d874:	021b      	lsls	r3, r3, #8
 800d876:	b29b      	uxth	r3, r3
 800d878:	4413      	add	r3, r2
 800d87a:	b29a      	uxth	r2, r3
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	80da      	strh	r2, [r3, #6]

}
 800d880:	bf00      	nop
 800d882:	370c      	adds	r7, #12
 800d884:	46bd      	mov	sp, r7
 800d886:	bc80      	pop	{r7}
 800d888:	4770      	bx	lr

0800d88a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d88a:	b580      	push	{r7, lr}
 800d88c:	b082      	sub	sp, #8
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
 800d892:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800d894:	2180      	movs	r1, #128	; 0x80
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f000 fcb8 	bl	800e20c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800d89c:	2100      	movs	r1, #0
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f000 fcb4 	bl	800e20c <USBD_LL_StallEP>
}
 800d8a4:	bf00      	nop
 800d8a6:	3708      	adds	r7, #8
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b086      	sub	sp, #24
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	60f8      	str	r0, [r7, #12]
 800d8b4:	60b9      	str	r1, [r7, #8]
 800d8b6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d032      	beq.n	800d928 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d8c2:	68f8      	ldr	r0, [r7, #12]
 800d8c4:	f000 f834 	bl	800d930 <USBD_GetLen>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	3301      	adds	r3, #1
 800d8cc:	b29b      	uxth	r3, r3
 800d8ce:	005b      	lsls	r3, r3, #1
 800d8d0:	b29a      	uxth	r2, r3
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d8d6:	7dfb      	ldrb	r3, [r7, #23]
 800d8d8:	1c5a      	adds	r2, r3, #1
 800d8da:	75fa      	strb	r2, [r7, #23]
 800d8dc:	461a      	mov	r2, r3
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	4413      	add	r3, r2
 800d8e2:	687a      	ldr	r2, [r7, #4]
 800d8e4:	7812      	ldrb	r2, [r2, #0]
 800d8e6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d8e8:	7dfb      	ldrb	r3, [r7, #23]
 800d8ea:	1c5a      	adds	r2, r3, #1
 800d8ec:	75fa      	strb	r2, [r7, #23]
 800d8ee:	461a      	mov	r2, r3
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	4413      	add	r3, r2
 800d8f4:	2203      	movs	r2, #3
 800d8f6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d8f8:	e012      	b.n	800d920 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	1c5a      	adds	r2, r3, #1
 800d8fe:	60fa      	str	r2, [r7, #12]
 800d900:	7dfa      	ldrb	r2, [r7, #23]
 800d902:	1c51      	adds	r1, r2, #1
 800d904:	75f9      	strb	r1, [r7, #23]
 800d906:	4611      	mov	r1, r2
 800d908:	68ba      	ldr	r2, [r7, #8]
 800d90a:	440a      	add	r2, r1
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d910:	7dfb      	ldrb	r3, [r7, #23]
 800d912:	1c5a      	adds	r2, r3, #1
 800d914:	75fa      	strb	r2, [r7, #23]
 800d916:	461a      	mov	r2, r3
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	4413      	add	r3, r2
 800d91c:	2200      	movs	r2, #0
 800d91e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d1e8      	bne.n	800d8fa <USBD_GetString+0x4e>
    }
  }
}
 800d928:	bf00      	nop
 800d92a:	3718      	adds	r7, #24
 800d92c:	46bd      	mov	sp, r7
 800d92e:	bd80      	pop	{r7, pc}

0800d930 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d930:	b480      	push	{r7}
 800d932:	b085      	sub	sp, #20
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800d938:	2300      	movs	r3, #0
 800d93a:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800d93c:	e005      	b.n	800d94a <USBD_GetLen+0x1a>
    {
        len++;
 800d93e:	7bfb      	ldrb	r3, [r7, #15]
 800d940:	3301      	adds	r3, #1
 800d942:	73fb      	strb	r3, [r7, #15]
        buf++;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	3301      	adds	r3, #1
 800d948:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	781b      	ldrb	r3, [r3, #0]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d1f5      	bne.n	800d93e <USBD_GetLen+0xe>
    }

    return len;
 800d952:	7bfb      	ldrb	r3, [r7, #15]
}
 800d954:	4618      	mov	r0, r3
 800d956:	3714      	adds	r7, #20
 800d958:	46bd      	mov	sp, r7
 800d95a:	bc80      	pop	{r7}
 800d95c:	4770      	bx	lr

0800d95e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800d95e:	b580      	push	{r7, lr}
 800d960:	b084      	sub	sp, #16
 800d962:	af00      	add	r7, sp, #0
 800d964:	60f8      	str	r0, [r7, #12]
 800d966:	60b9      	str	r1, [r7, #8]
 800d968:	4613      	mov	r3, r2
 800d96a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	2202      	movs	r2, #2
 800d970:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800d974:	88fa      	ldrh	r2, [r7, #6]
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d97a:	88fa      	ldrh	r2, [r7, #6]
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d980:	88fb      	ldrh	r3, [r7, #6]
 800d982:	68ba      	ldr	r2, [r7, #8]
 800d984:	2100      	movs	r1, #0
 800d986:	68f8      	ldr	r0, [r7, #12]
 800d988:	f000 fcc9 	bl	800e31e <USBD_LL_Transmit>

  return USBD_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b084      	sub	sp, #16
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	60f8      	str	r0, [r7, #12]
 800d99e:	60b9      	str	r1, [r7, #8]
 800d9a0:	4613      	mov	r3, r2
 800d9a2:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d9a4:	88fb      	ldrh	r3, [r7, #6]
 800d9a6:	68ba      	ldr	r2, [r7, #8]
 800d9a8:	2100      	movs	r1, #0
 800d9aa:	68f8      	ldr	r0, [r7, #12]
 800d9ac:	f000 fcb7 	bl	800e31e <USBD_LL_Transmit>

  return USBD_OK;
 800d9b0:	2300      	movs	r3, #0
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3710      	adds	r7, #16
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}

0800d9ba <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800d9ba:	b580      	push	{r7, lr}
 800d9bc:	b084      	sub	sp, #16
 800d9be:	af00      	add	r7, sp, #0
 800d9c0:	60f8      	str	r0, [r7, #12]
 800d9c2:	60b9      	str	r1, [r7, #8]
 800d9c4:	4613      	mov	r3, r2
 800d9c6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	2203      	movs	r2, #3
 800d9cc:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800d9d0:	88fa      	ldrh	r2, [r7, #6]
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800d9d8:	88fa      	ldrh	r2, [r7, #6]
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800d9e0:	88fb      	ldrh	r3, [r7, #6]
 800d9e2:	68ba      	ldr	r2, [r7, #8]
 800d9e4:	2100      	movs	r1, #0
 800d9e6:	68f8      	ldr	r0, [r7, #12]
 800d9e8:	f000 fcbc 	bl	800e364 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d9ec:	2300      	movs	r3, #0
}
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	3710      	adds	r7, #16
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd80      	pop	{r7, pc}

0800d9f6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800d9f6:	b580      	push	{r7, lr}
 800d9f8:	b084      	sub	sp, #16
 800d9fa:	af00      	add	r7, sp, #0
 800d9fc:	60f8      	str	r0, [r7, #12]
 800d9fe:	60b9      	str	r1, [r7, #8]
 800da00:	4613      	mov	r3, r2
 800da02:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800da04:	88fb      	ldrh	r3, [r7, #6]
 800da06:	68ba      	ldr	r2, [r7, #8]
 800da08:	2100      	movs	r1, #0
 800da0a:	68f8      	ldr	r0, [r7, #12]
 800da0c:	f000 fcaa 	bl	800e364 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da10:	2300      	movs	r3, #0
}
 800da12:	4618      	mov	r0, r3
 800da14:	3710      	adds	r7, #16
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b082      	sub	sp, #8
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2204      	movs	r2, #4
 800da26:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800da2a:	2300      	movs	r3, #0
 800da2c:	2200      	movs	r2, #0
 800da2e:	2100      	movs	r1, #0
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f000 fc74 	bl	800e31e <USBD_LL_Transmit>

  return USBD_OK;
 800da36:	2300      	movs	r3, #0
}
 800da38:	4618      	mov	r0, r3
 800da3a:	3708      	adds	r7, #8
 800da3c:	46bd      	mov	sp, r7
 800da3e:	bd80      	pop	{r7, pc}

0800da40 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b082      	sub	sp, #8
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2205      	movs	r2, #5
 800da4c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800da50:	2300      	movs	r3, #0
 800da52:	2200      	movs	r2, #0
 800da54:	2100      	movs	r1, #0
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	f000 fc84 	bl	800e364 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da5c:	2300      	movs	r3, #0
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3708      	adds	r7, #8
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}
	...

0800da68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800da6c:	2200      	movs	r2, #0
 800da6e:	4912      	ldr	r1, [pc, #72]	; (800dab8 <MX_USB_DEVICE_Init+0x50>)
 800da70:	4812      	ldr	r0, [pc, #72]	; (800dabc <MX_USB_DEVICE_Init+0x54>)
 800da72:	f7fe ffd4 	bl	800ca1e <USBD_Init>
 800da76:	4603      	mov	r3, r0
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d001      	beq.n	800da80 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800da7c:	f7f5 ff12 	bl	80038a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800da80:	490f      	ldr	r1, [pc, #60]	; (800dac0 <MX_USB_DEVICE_Init+0x58>)
 800da82:	480e      	ldr	r0, [pc, #56]	; (800dabc <MX_USB_DEVICE_Init+0x54>)
 800da84:	f7fe fff6 	bl	800ca74 <USBD_RegisterClass>
 800da88:	4603      	mov	r3, r0
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d001      	beq.n	800da92 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800da8e:	f7f5 ff09 	bl	80038a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800da92:	490c      	ldr	r1, [pc, #48]	; (800dac4 <MX_USB_DEVICE_Init+0x5c>)
 800da94:	4809      	ldr	r0, [pc, #36]	; (800dabc <MX_USB_DEVICE_Init+0x54>)
 800da96:	f7fe ff27 	bl	800c8e8 <USBD_CDC_RegisterInterface>
 800da9a:	4603      	mov	r3, r0
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d001      	beq.n	800daa4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800daa0:	f7f5 ff00 	bl	80038a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800daa4:	4805      	ldr	r0, [pc, #20]	; (800dabc <MX_USB_DEVICE_Init+0x54>)
 800daa6:	f7fe fffe 	bl	800caa6 <USBD_Start>
 800daaa:	4603      	mov	r3, r0
 800daac:	2b00      	cmp	r3, #0
 800daae:	d001      	beq.n	800dab4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dab0:	f7f5 fef8 	bl	80038a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dab4:	bf00      	nop
 800dab6:	bd80      	pop	{r7, pc}
 800dab8:	200007e8 	.word	0x200007e8
 800dabc:	20000d44 	.word	0x20000d44
 800dac0:	200006d4 	.word	0x200006d4
 800dac4:	200007d8 	.word	0x200007d8

0800dac8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dacc:	2200      	movs	r2, #0
 800dace:	4905      	ldr	r1, [pc, #20]	; (800dae4 <CDC_Init_FS+0x1c>)
 800dad0:	4805      	ldr	r0, [pc, #20]	; (800dae8 <CDC_Init_FS+0x20>)
 800dad2:	f7fe ff1f 	bl	800c914 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dad6:	4905      	ldr	r1, [pc, #20]	; (800daec <CDC_Init_FS+0x24>)
 800dad8:	4803      	ldr	r0, [pc, #12]	; (800dae8 <CDC_Init_FS+0x20>)
 800dada:	f7fe ff34 	bl	800c946 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dade:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	bd80      	pop	{r7, pc}
 800dae4:	20001060 	.word	0x20001060
 800dae8:	20000d44 	.word	0x20000d44
 800daec:	20000fe0 	.word	0x20000fe0

0800daf0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800daf0:	b480      	push	{r7}
 800daf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800daf4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bc80      	pop	{r7}
 800dafc:	4770      	bx	lr
	...

0800db00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800db00:	b480      	push	{r7}
 800db02:	b083      	sub	sp, #12
 800db04:	af00      	add	r7, sp, #0
 800db06:	4603      	mov	r3, r0
 800db08:	6039      	str	r1, [r7, #0]
 800db0a:	71fb      	strb	r3, [r7, #7]
 800db0c:	4613      	mov	r3, r2
 800db0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800db10:	79fb      	ldrb	r3, [r7, #7]
 800db12:	2b23      	cmp	r3, #35	; 0x23
 800db14:	d866      	bhi.n	800dbe4 <CDC_Control_FS+0xe4>
 800db16:	a201      	add	r2, pc, #4	; (adr r2, 800db1c <CDC_Control_FS+0x1c>)
 800db18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db1c:	0800dbe5 	.word	0x0800dbe5
 800db20:	0800dbe5 	.word	0x0800dbe5
 800db24:	0800dbe5 	.word	0x0800dbe5
 800db28:	0800dbe5 	.word	0x0800dbe5
 800db2c:	0800dbe5 	.word	0x0800dbe5
 800db30:	0800dbe5 	.word	0x0800dbe5
 800db34:	0800dbe5 	.word	0x0800dbe5
 800db38:	0800dbe5 	.word	0x0800dbe5
 800db3c:	0800dbe5 	.word	0x0800dbe5
 800db40:	0800dbe5 	.word	0x0800dbe5
 800db44:	0800dbe5 	.word	0x0800dbe5
 800db48:	0800dbe5 	.word	0x0800dbe5
 800db4c:	0800dbe5 	.word	0x0800dbe5
 800db50:	0800dbe5 	.word	0x0800dbe5
 800db54:	0800dbe5 	.word	0x0800dbe5
 800db58:	0800dbe5 	.word	0x0800dbe5
 800db5c:	0800dbe5 	.word	0x0800dbe5
 800db60:	0800dbe5 	.word	0x0800dbe5
 800db64:	0800dbe5 	.word	0x0800dbe5
 800db68:	0800dbe5 	.word	0x0800dbe5
 800db6c:	0800dbe5 	.word	0x0800dbe5
 800db70:	0800dbe5 	.word	0x0800dbe5
 800db74:	0800dbe5 	.word	0x0800dbe5
 800db78:	0800dbe5 	.word	0x0800dbe5
 800db7c:	0800dbe5 	.word	0x0800dbe5
 800db80:	0800dbe5 	.word	0x0800dbe5
 800db84:	0800dbe5 	.word	0x0800dbe5
 800db88:	0800dbe5 	.word	0x0800dbe5
 800db8c:	0800dbe5 	.word	0x0800dbe5
 800db90:	0800dbe5 	.word	0x0800dbe5
 800db94:	0800dbe5 	.word	0x0800dbe5
 800db98:	0800dbe5 	.word	0x0800dbe5
 800db9c:	0800dbe5 	.word	0x0800dbe5
 800dba0:	0800dbad 	.word	0x0800dbad
 800dba4:	0800dbe5 	.word	0x0800dbe5
 800dba8:	0800dbe5 	.word	0x0800dbe5
    case CDC_SET_LINE_CODING:

    break;

    case CDC_GET_LINE_CODING:
        pbuf[0] = 0x20; // bits/second 115200
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	2220      	movs	r2, #32
 800dbb0:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0xc2;
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	22c2      	movs	r2, #194	; 0xc2
 800dbb8:	701a      	strb	r2, [r3, #0]
        pbuf[2] = 0x01;
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	3302      	adds	r3, #2
 800dbbe:	2201      	movs	r2, #1
 800dbc0:	701a      	strb	r2, [r3, #0]
        pbuf[3] = 0x00;
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	3303      	adds	r3, #3
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	701a      	strb	r2, [r3, #0]
        pbuf[4] = 0x00; // 1 stop bit
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	3304      	adds	r3, #4
 800dbce:	2200      	movs	r2, #0
 800dbd0:	701a      	strb	r2, [r3, #0]
        pbuf[5] = 0x00; // parity none
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	3305      	adds	r3, #5
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	701a      	strb	r2, [r3, #0]
        pbuf[6] = 0x08; // 8 data bits
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	3306      	adds	r3, #6
 800dbde:	2208      	movs	r2, #8
 800dbe0:	701a      	strb	r2, [r3, #0]
    break;
 800dbe2:	e000      	b.n	800dbe6 <CDC_Control_FS+0xe6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dbe4:	bf00      	nop
  }

  return (USBD_OK);
 800dbe6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	370c      	adds	r7, #12
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bc80      	pop	{r7}
 800dbf0:	4770      	bx	lr
 800dbf2:	bf00      	nop

0800dbf4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b084      	sub	sp, #16
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  uint32_t i=0;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	60fb      	str	r3, [r7, #12]

  while(i<*Len)
 800dc02:	e018      	b.n	800dc36 <CDC_Receive_FS+0x42>
  {
	  if(Buf[i]=='\n' || Buf[i]=='\r') USB_CDC_End_Line_Received=1;
 800dc04:	687a      	ldr	r2, [r7, #4]
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	4413      	add	r3, r2
 800dc0a:	781b      	ldrb	r3, [r3, #0]
 800dc0c:	2b0a      	cmp	r3, #10
 800dc0e:	d005      	beq.n	800dc1c <CDC_Receive_FS+0x28>
 800dc10:	687a      	ldr	r2, [r7, #4]
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	4413      	add	r3, r2
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	2b0d      	cmp	r3, #13
 800dc1a:	d102      	bne.n	800dc22 <CDC_Receive_FS+0x2e>
 800dc1c:	4b12      	ldr	r3, [pc, #72]	; (800dc68 <CDC_Receive_FS+0x74>)
 800dc1e:	2201      	movs	r2, #1
 800dc20:	701a      	strb	r2, [r3, #0]
	  Write_to_circ_buffer(Buf[i]);
 800dc22:	687a      	ldr	r2, [r7, #4]
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	4413      	add	r3, r2
 800dc28:	781b      	ldrb	r3, [r3, #0]
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f7f5 fe22 	bl	8003874 <Write_to_circ_buffer>
	  i++;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	3301      	adds	r3, #1
 800dc34:	60fb      	str	r3, [r7, #12]
  while(i<*Len)
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	68fa      	ldr	r2, [r7, #12]
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	d3e1      	bcc.n	800dc04 <CDC_Receive_FS+0x10>
  }

  CDC_Transmit_FS(Buf, *Len); // ADD THIS LINE to echo back all incoming data
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	b29b      	uxth	r3, r3
 800dc46:	4619      	mov	r1, r3
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f000 f811 	bl	800dc70 <CDC_Transmit_FS>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dc4e:	6879      	ldr	r1, [r7, #4]
 800dc50:	4806      	ldr	r0, [pc, #24]	; (800dc6c <CDC_Receive_FS+0x78>)
 800dc52:	f7fe fe78 	bl	800c946 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dc56:	4805      	ldr	r0, [pc, #20]	; (800dc6c <CDC_Receive_FS+0x78>)
 800dc58:	f7fe feb7 	bl	800c9ca <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dc5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dc5e:	4618      	mov	r0, r3
 800dc60:	3710      	adds	r7, #16
 800dc62:	46bd      	mov	sp, r7
 800dc64:	bd80      	pop	{r7, pc}
 800dc66:	bf00      	nop
 800dc68:	20000b08 	.word	0x20000b08
 800dc6c:	20000d44 	.word	0x20000d44

0800dc70 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b084      	sub	sp, #16
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	460b      	mov	r3, r1
 800dc7a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dc80:	4b0d      	ldr	r3, [pc, #52]	; (800dcb8 <CDC_Transmit_FS+0x48>)
 800dc82:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dc86:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d001      	beq.n	800dc96 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800dc92:	2301      	movs	r3, #1
 800dc94:	e00b      	b.n	800dcae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dc96:	887b      	ldrh	r3, [r7, #2]
 800dc98:	461a      	mov	r2, r3
 800dc9a:	6879      	ldr	r1, [r7, #4]
 800dc9c:	4806      	ldr	r0, [pc, #24]	; (800dcb8 <CDC_Transmit_FS+0x48>)
 800dc9e:	f7fe fe39 	bl	800c914 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800dca2:	4805      	ldr	r0, [pc, #20]	; (800dcb8 <CDC_Transmit_FS+0x48>)
 800dca4:	f7fe fe62 	bl	800c96c <USBD_CDC_TransmitPacket>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800dcac:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3710      	adds	r7, #16
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}
 800dcb6:	bf00      	nop
 800dcb8:	20000d44 	.word	0x20000d44

0800dcbc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	b083      	sub	sp, #12
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	6039      	str	r1, [r7, #0]
 800dcc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	2212      	movs	r2, #18
 800dccc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dcce:	4b03      	ldr	r3, [pc, #12]	; (800dcdc <USBD_FS_DeviceDescriptor+0x20>)
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bc80      	pop	{r7}
 800dcd8:	4770      	bx	lr
 800dcda:	bf00      	nop
 800dcdc:	20000804 	.word	0x20000804

0800dce0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b083      	sub	sp, #12
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	4603      	mov	r3, r0
 800dce8:	6039      	str	r1, [r7, #0]
 800dcea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	2204      	movs	r2, #4
 800dcf0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dcf2:	4b03      	ldr	r3, [pc, #12]	; (800dd00 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	370c      	adds	r7, #12
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bc80      	pop	{r7}
 800dcfc:	4770      	bx	lr
 800dcfe:	bf00      	nop
 800dd00:	20000818 	.word	0x20000818

0800dd04 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b082      	sub	sp, #8
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	6039      	str	r1, [r7, #0]
 800dd0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dd10:	79fb      	ldrb	r3, [r7, #7]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d105      	bne.n	800dd22 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dd16:	683a      	ldr	r2, [r7, #0]
 800dd18:	4907      	ldr	r1, [pc, #28]	; (800dd38 <USBD_FS_ProductStrDescriptor+0x34>)
 800dd1a:	4808      	ldr	r0, [pc, #32]	; (800dd3c <USBD_FS_ProductStrDescriptor+0x38>)
 800dd1c:	f7ff fdc6 	bl	800d8ac <USBD_GetString>
 800dd20:	e004      	b.n	800dd2c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dd22:	683a      	ldr	r2, [r7, #0]
 800dd24:	4904      	ldr	r1, [pc, #16]	; (800dd38 <USBD_FS_ProductStrDescriptor+0x34>)
 800dd26:	4805      	ldr	r0, [pc, #20]	; (800dd3c <USBD_FS_ProductStrDescriptor+0x38>)
 800dd28:	f7ff fdc0 	bl	800d8ac <USBD_GetString>
  }
  return USBD_StrDesc;
 800dd2c:	4b02      	ldr	r3, [pc, #8]	; (800dd38 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dd2e:	4618      	mov	r0, r3
 800dd30:	3708      	adds	r7, #8
 800dd32:	46bd      	mov	sp, r7
 800dd34:	bd80      	pop	{r7, pc}
 800dd36:	bf00      	nop
 800dd38:	20001160 	.word	0x20001160
 800dd3c:	08012ad4 	.word	0x08012ad4

0800dd40 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b082      	sub	sp, #8
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	4603      	mov	r3, r0
 800dd48:	6039      	str	r1, [r7, #0]
 800dd4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dd4c:	683a      	ldr	r2, [r7, #0]
 800dd4e:	4904      	ldr	r1, [pc, #16]	; (800dd60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dd50:	4804      	ldr	r0, [pc, #16]	; (800dd64 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dd52:	f7ff fdab 	bl	800d8ac <USBD_GetString>
  return USBD_StrDesc;
 800dd56:	4b02      	ldr	r3, [pc, #8]	; (800dd60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3708      	adds	r7, #8
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}
 800dd60:	20001160 	.word	0x20001160
 800dd64:	08012ae0 	.word	0x08012ae0

0800dd68 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b082      	sub	sp, #8
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	4603      	mov	r3, r0
 800dd70:	6039      	str	r1, [r7, #0]
 800dd72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	221a      	movs	r2, #26
 800dd78:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dd7a:	f000 f843 	bl	800de04 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dd7e:	4b02      	ldr	r3, [pc, #8]	; (800dd88 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	3708      	adds	r7, #8
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}
 800dd88:	2000081c 	.word	0x2000081c

0800dd8c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b082      	sub	sp, #8
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	4603      	mov	r3, r0
 800dd94:	6039      	str	r1, [r7, #0]
 800dd96:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dd98:	79fb      	ldrb	r3, [r7, #7]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d105      	bne.n	800ddaa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dd9e:	683a      	ldr	r2, [r7, #0]
 800dda0:	4907      	ldr	r1, [pc, #28]	; (800ddc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dda2:	4808      	ldr	r0, [pc, #32]	; (800ddc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dda4:	f7ff fd82 	bl	800d8ac <USBD_GetString>
 800dda8:	e004      	b.n	800ddb4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ddaa:	683a      	ldr	r2, [r7, #0]
 800ddac:	4904      	ldr	r1, [pc, #16]	; (800ddc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ddae:	4805      	ldr	r0, [pc, #20]	; (800ddc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ddb0:	f7ff fd7c 	bl	800d8ac <USBD_GetString>
  }
  return USBD_StrDesc;
 800ddb4:	4b02      	ldr	r3, [pc, #8]	; (800ddc0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3708      	adds	r7, #8
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20001160 	.word	0x20001160
 800ddc4:	08012af0 	.word	0x08012af0

0800ddc8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b082      	sub	sp, #8
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	4603      	mov	r3, r0
 800ddd0:	6039      	str	r1, [r7, #0]
 800ddd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ddd4:	79fb      	ldrb	r3, [r7, #7]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d105      	bne.n	800dde6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ddda:	683a      	ldr	r2, [r7, #0]
 800dddc:	4907      	ldr	r1, [pc, #28]	; (800ddfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ddde:	4808      	ldr	r0, [pc, #32]	; (800de00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dde0:	f7ff fd64 	bl	800d8ac <USBD_GetString>
 800dde4:	e004      	b.n	800ddf0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dde6:	683a      	ldr	r2, [r7, #0]
 800dde8:	4904      	ldr	r1, [pc, #16]	; (800ddfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ddea:	4805      	ldr	r0, [pc, #20]	; (800de00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ddec:	f7ff fd5e 	bl	800d8ac <USBD_GetString>
  }
  return USBD_StrDesc;
 800ddf0:	4b02      	ldr	r3, [pc, #8]	; (800ddfc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3708      	adds	r7, #8
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}
 800ddfa:	bf00      	nop
 800ddfc:	20001160 	.word	0x20001160
 800de00:	08012afc 	.word	0x08012afc

0800de04 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b084      	sub	sp, #16
 800de08:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800de0a:	4b0f      	ldr	r3, [pc, #60]	; (800de48 <Get_SerialNum+0x44>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800de10:	4b0e      	ldr	r3, [pc, #56]	; (800de4c <Get_SerialNum+0x48>)
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800de16:	4b0e      	ldr	r3, [pc, #56]	; (800de50 <Get_SerialNum+0x4c>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800de1c:	68fa      	ldr	r2, [r7, #12]
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	4413      	add	r3, r2
 800de22:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d009      	beq.n	800de3e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800de2a:	2208      	movs	r2, #8
 800de2c:	4909      	ldr	r1, [pc, #36]	; (800de54 <Get_SerialNum+0x50>)
 800de2e:	68f8      	ldr	r0, [r7, #12]
 800de30:	f000 f814 	bl	800de5c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800de34:	2204      	movs	r2, #4
 800de36:	4908      	ldr	r1, [pc, #32]	; (800de58 <Get_SerialNum+0x54>)
 800de38:	68b8      	ldr	r0, [r7, #8]
 800de3a:	f000 f80f 	bl	800de5c <IntToUnicode>
  }
}
 800de3e:	bf00      	nop
 800de40:	3710      	adds	r7, #16
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	1ff80050 	.word	0x1ff80050
 800de4c:	1ff80054 	.word	0x1ff80054
 800de50:	1ff80058 	.word	0x1ff80058
 800de54:	2000081e 	.word	0x2000081e
 800de58:	2000082e 	.word	0x2000082e

0800de5c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800de5c:	b480      	push	{r7}
 800de5e:	b087      	sub	sp, #28
 800de60:	af00      	add	r7, sp, #0
 800de62:	60f8      	str	r0, [r7, #12]
 800de64:	60b9      	str	r1, [r7, #8]
 800de66:	4613      	mov	r3, r2
 800de68:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800de6a:	2300      	movs	r3, #0
 800de6c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800de6e:	2300      	movs	r3, #0
 800de70:	75fb      	strb	r3, [r7, #23]
 800de72:	e027      	b.n	800dec4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	0f1b      	lsrs	r3, r3, #28
 800de78:	2b09      	cmp	r3, #9
 800de7a:	d80b      	bhi.n	800de94 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	0f1b      	lsrs	r3, r3, #28
 800de80:	b2da      	uxtb	r2, r3
 800de82:	7dfb      	ldrb	r3, [r7, #23]
 800de84:	005b      	lsls	r3, r3, #1
 800de86:	4619      	mov	r1, r3
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	440b      	add	r3, r1
 800de8c:	3230      	adds	r2, #48	; 0x30
 800de8e:	b2d2      	uxtb	r2, r2
 800de90:	701a      	strb	r2, [r3, #0]
 800de92:	e00a      	b.n	800deaa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	0f1b      	lsrs	r3, r3, #28
 800de98:	b2da      	uxtb	r2, r3
 800de9a:	7dfb      	ldrb	r3, [r7, #23]
 800de9c:	005b      	lsls	r3, r3, #1
 800de9e:	4619      	mov	r1, r3
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	440b      	add	r3, r1
 800dea4:	3237      	adds	r2, #55	; 0x37
 800dea6:	b2d2      	uxtb	r2, r2
 800dea8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	011b      	lsls	r3, r3, #4
 800deae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800deb0:	7dfb      	ldrb	r3, [r7, #23]
 800deb2:	005b      	lsls	r3, r3, #1
 800deb4:	3301      	adds	r3, #1
 800deb6:	68ba      	ldr	r2, [r7, #8]
 800deb8:	4413      	add	r3, r2
 800deba:	2200      	movs	r2, #0
 800debc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800debe:	7dfb      	ldrb	r3, [r7, #23]
 800dec0:	3301      	adds	r3, #1
 800dec2:	75fb      	strb	r3, [r7, #23]
 800dec4:	7dfa      	ldrb	r2, [r7, #23]
 800dec6:	79fb      	ldrb	r3, [r7, #7]
 800dec8:	429a      	cmp	r2, r3
 800deca:	d3d3      	bcc.n	800de74 <IntToUnicode+0x18>
  }
}
 800decc:	bf00      	nop
 800dece:	bf00      	nop
 800ded0:	371c      	adds	r7, #28
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bc80      	pop	{r7}
 800ded6:	4770      	bx	lr

0800ded8 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ded8:	b480      	push	{r7}
 800deda:	b083      	sub	sp, #12
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
 800dee0:	460b      	mov	r3, r1
 800dee2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 6 */
  if (state == 1)
 800dee4:	78fb      	ldrb	r3, [r7, #3]
 800dee6:	2b01      	cmp	r3, #1
 800dee8:	d106      	bne.n	800def8 <HAL_PCDEx_SetConnectionState+0x20>
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_ENABLE();
 800deea:	4b09      	ldr	r3, [pc, #36]	; (800df10 <HAL_PCDEx_SetConnectionState+0x38>)
 800deec:	685b      	ldr	r3, [r3, #4]
 800deee:	4a08      	ldr	r2, [pc, #32]	; (800df10 <HAL_PCDEx_SetConnectionState+0x38>)
 800def0:	f043 0301 	orr.w	r3, r3, #1
 800def4:	6053      	str	r3, [r2, #4]
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_DISABLE();
  }
  /* USER CODE END 6 */
}
 800def6:	e005      	b.n	800df04 <HAL_PCDEx_SetConnectionState+0x2c>
    __HAL_SYSCFG_USBPULLUP_DISABLE();
 800def8:	4b05      	ldr	r3, [pc, #20]	; (800df10 <HAL_PCDEx_SetConnectionState+0x38>)
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	4a04      	ldr	r2, [pc, #16]	; (800df10 <HAL_PCDEx_SetConnectionState+0x38>)
 800defe:	f023 0301 	bic.w	r3, r3, #1
 800df02:	6053      	str	r3, [r2, #4]
}
 800df04:	bf00      	nop
 800df06:	370c      	adds	r7, #12
 800df08:	46bd      	mov	sp, r7
 800df0a:	bc80      	pop	{r7}
 800df0c:	4770      	bx	lr
 800df0e:	bf00      	nop
 800df10:	40010000 	.word	0x40010000

0800df14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b084      	sub	sp, #16
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	4a0d      	ldr	r2, [pc, #52]	; (800df58 <HAL_PCD_MspInit+0x44>)
 800df22:	4293      	cmp	r3, r2
 800df24:	d113      	bne.n	800df4e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800df26:	4b0d      	ldr	r3, [pc, #52]	; (800df5c <HAL_PCD_MspInit+0x48>)
 800df28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df2a:	4a0c      	ldr	r2, [pc, #48]	; (800df5c <HAL_PCD_MspInit+0x48>)
 800df2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800df30:	6253      	str	r3, [r2, #36]	; 0x24
 800df32:	4b0a      	ldr	r3, [pc, #40]	; (800df5c <HAL_PCD_MspInit+0x48>)
 800df34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800df3a:	60fb      	str	r3, [r7, #12]
 800df3c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 1, 0);
 800df3e:	2200      	movs	r2, #0
 800df40:	2101      	movs	r1, #1
 800df42:	2014      	movs	r0, #20
 800df44:	f7f6 fa43 	bl	80043ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800df48:	2014      	movs	r0, #20
 800df4a:	f7f6 fa5c 	bl	8004406 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800df4e:	bf00      	nop
 800df50:	3710      	adds	r7, #16
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}
 800df56:	bf00      	nop
 800df58:	40005c00 	.word	0x40005c00
 800df5c:	40023800 	.word	0x40023800

0800df60 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b082      	sub	sp, #8
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800df74:	4619      	mov	r1, r3
 800df76:	4610      	mov	r0, r2
 800df78:	f7fe fddd 	bl	800cb36 <USBD_LL_SetupStage>
}
 800df7c:	bf00      	nop
 800df7e:	3708      	adds	r7, #8
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}

0800df84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b082      	sub	sp, #8
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	460b      	mov	r3, r1
 800df8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800df96:	78fa      	ldrb	r2, [r7, #3]
 800df98:	6879      	ldr	r1, [r7, #4]
 800df9a:	4613      	mov	r3, r2
 800df9c:	009b      	lsls	r3, r3, #2
 800df9e:	4413      	add	r3, r2
 800dfa0:	00db      	lsls	r3, r3, #3
 800dfa2:	440b      	add	r3, r1
 800dfa4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800dfa8:	681a      	ldr	r2, [r3, #0]
 800dfaa:	78fb      	ldrb	r3, [r7, #3]
 800dfac:	4619      	mov	r1, r3
 800dfae:	f7fe fe0f 	bl	800cbd0 <USBD_LL_DataOutStage>
}
 800dfb2:	bf00      	nop
 800dfb4:	3708      	adds	r7, #8
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}

0800dfba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfba:	b580      	push	{r7, lr}
 800dfbc:	b082      	sub	sp, #8
 800dfbe:	af00      	add	r7, sp, #0
 800dfc0:	6078      	str	r0, [r7, #4]
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800dfcc:	78fa      	ldrb	r2, [r7, #3]
 800dfce:	6879      	ldr	r1, [r7, #4]
 800dfd0:	4613      	mov	r3, r2
 800dfd2:	009b      	lsls	r3, r3, #2
 800dfd4:	4413      	add	r3, r2
 800dfd6:	00db      	lsls	r3, r3, #3
 800dfd8:	440b      	add	r3, r1
 800dfda:	333c      	adds	r3, #60	; 0x3c
 800dfdc:	681a      	ldr	r2, [r3, #0]
 800dfde:	78fb      	ldrb	r3, [r7, #3]
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	f7fe fe66 	bl	800ccb2 <USBD_LL_DataInStage>
}
 800dfe6:	bf00      	nop
 800dfe8:	3708      	adds	r7, #8
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}

0800dfee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfee:	b580      	push	{r7, lr}
 800dff0:	b082      	sub	sp, #8
 800dff2:	af00      	add	r7, sp, #0
 800dff4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800dffc:	4618      	mov	r0, r3
 800dffe:	f7fe ff71 	bl	800cee4 <USBD_LL_SOF>
}
 800e002:	bf00      	nop
 800e004:	3708      	adds	r7, #8
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}

0800e00a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e00a:	b580      	push	{r7, lr}
 800e00c:	b084      	sub	sp, #16
 800e00e:	af00      	add	r7, sp, #0
 800e010:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e012:	2301      	movs	r3, #1
 800e014:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	689b      	ldr	r3, [r3, #8]
 800e01a:	2b02      	cmp	r3, #2
 800e01c:	d001      	beq.n	800e022 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e01e:	f7f5 fc41 	bl	80038a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800e028:	7bfa      	ldrb	r2, [r7, #15]
 800e02a:	4611      	mov	r1, r2
 800e02c:	4618      	mov	r0, r3
 800e02e:	f7fe ff26 	bl	800ce7e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800e038:	4618      	mov	r0, r3
 800e03a:	f7fe fedf 	bl	800cdfc <USBD_LL_Reset>
}
 800e03e:	bf00      	nop
 800e040:	3710      	adds	r7, #16
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}
	...

0800e048 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e048:	b580      	push	{r7, lr}
 800e04a:	b082      	sub	sp, #8
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800e056:	4618      	mov	r0, r3
 800e058:	f7fe ff20 	bl	800ce9c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	699b      	ldr	r3, [r3, #24]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d005      	beq.n	800e070 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e064:	4b04      	ldr	r3, [pc, #16]	; (800e078 <HAL_PCD_SuspendCallback+0x30>)
 800e066:	691b      	ldr	r3, [r3, #16]
 800e068:	4a03      	ldr	r2, [pc, #12]	; (800e078 <HAL_PCD_SuspendCallback+0x30>)
 800e06a:	f043 0306 	orr.w	r3, r3, #6
 800e06e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e070:	bf00      	nop
 800e072:	3708      	adds	r7, #8
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}
 800e078:	e000ed00 	.word	0xe000ed00

0800e07c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b082      	sub	sp, #8
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fe ff1a 	bl	800cec4 <USBD_LL_Resume>
}
 800e090:	bf00      	nop
 800e092:	3708      	adds	r7, #8
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}

0800e098 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b082      	sub	sp, #8
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800e0a0:	4a28      	ldr	r2, [pc, #160]	; (800e144 <USBD_LL_Init+0xac>)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	4a26      	ldr	r2, [pc, #152]	; (800e144 <USBD_LL_Init+0xac>)
 800e0ac:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 800e0b0:	4b24      	ldr	r3, [pc, #144]	; (800e144 <USBD_LL_Init+0xac>)
 800e0b2:	4a25      	ldr	r2, [pc, #148]	; (800e148 <USBD_LL_Init+0xb0>)
 800e0b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e0b6:	4b23      	ldr	r3, [pc, #140]	; (800e144 <USBD_LL_Init+0xac>)
 800e0b8:	2208      	movs	r2, #8
 800e0ba:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e0bc:	4b21      	ldr	r3, [pc, #132]	; (800e144 <USBD_LL_Init+0xac>)
 800e0be:	2202      	movs	r2, #2
 800e0c0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e0c2:	4b20      	ldr	r3, [pc, #128]	; (800e144 <USBD_LL_Init+0xac>)
 800e0c4:	2202      	movs	r2, #2
 800e0c6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e0c8:	4b1e      	ldr	r3, [pc, #120]	; (800e144 <USBD_LL_Init+0xac>)
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e0ce:	4b1d      	ldr	r3, [pc, #116]	; (800e144 <USBD_LL_Init+0xac>)
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e0d4:	481b      	ldr	r0, [pc, #108]	; (800e144 <USBD_LL_Init+0xac>)
 800e0d6:	f7f7 feab 	bl	8005e30 <HAL_PCD_Init>
 800e0da:	4603      	mov	r3, r0
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d001      	beq.n	800e0e4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800e0e0:	f7f5 fbe0 	bl	80038a4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e0ea:	2318      	movs	r3, #24
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	2100      	movs	r1, #0
 800e0f0:	f7f9 fa88 	bl	8007604 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e0fa:	2358      	movs	r3, #88	; 0x58
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	2180      	movs	r1, #128	; 0x80
 800e100:	f7f9 fa80 	bl	8007604 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e10a:	23c0      	movs	r3, #192	; 0xc0
 800e10c:	2200      	movs	r2, #0
 800e10e:	2181      	movs	r1, #129	; 0x81
 800e110:	f7f9 fa78 	bl	8007604 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e11a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800e11e:	2200      	movs	r2, #0
 800e120:	2101      	movs	r1, #1
 800e122:	f7f9 fa6f 	bl	8007604 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e12c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e130:	2200      	movs	r2, #0
 800e132:	2182      	movs	r1, #130	; 0x82
 800e134:	f7f9 fa66 	bl	8007604 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e138:	2300      	movs	r3, #0
}
 800e13a:	4618      	mov	r0, r3
 800e13c:	3708      	adds	r7, #8
 800e13e:	46bd      	mov	sp, r7
 800e140:	bd80      	pop	{r7, pc}
 800e142:	bf00      	nop
 800e144:	20001360 	.word	0x20001360
 800e148:	40005c00 	.word	0x40005c00

0800e14c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b084      	sub	sp, #16
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e154:	2300      	movs	r3, #0
 800e156:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e158:	2300      	movs	r3, #0
 800e15a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e162:	4618      	mov	r0, r3
 800e164:	f7f7 ff42 	bl	8005fec <HAL_PCD_Start>
 800e168:	4603      	mov	r3, r0
 800e16a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e16c:	7bfb      	ldrb	r3, [r7, #15]
 800e16e:	4618      	mov	r0, r3
 800e170:	f000 f944 	bl	800e3fc <USBD_Get_USB_Status>
 800e174:	4603      	mov	r3, r0
 800e176:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e178:	7bbb      	ldrb	r3, [r7, #14]
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3710      	adds	r7, #16
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e182:	b580      	push	{r7, lr}
 800e184:	b084      	sub	sp, #16
 800e186:	af00      	add	r7, sp, #0
 800e188:	6078      	str	r0, [r7, #4]
 800e18a:	4608      	mov	r0, r1
 800e18c:	4611      	mov	r1, r2
 800e18e:	461a      	mov	r2, r3
 800e190:	4603      	mov	r3, r0
 800e192:	70fb      	strb	r3, [r7, #3]
 800e194:	460b      	mov	r3, r1
 800e196:	70bb      	strb	r3, [r7, #2]
 800e198:	4613      	mov	r3, r2
 800e19a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e19c:	2300      	movs	r3, #0
 800e19e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e1aa:	78bb      	ldrb	r3, [r7, #2]
 800e1ac:	883a      	ldrh	r2, [r7, #0]
 800e1ae:	78f9      	ldrb	r1, [r7, #3]
 800e1b0:	f7f8 f85e 	bl	8006270 <HAL_PCD_EP_Open>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1b8:	7bfb      	ldrb	r3, [r7, #15]
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f000 f91e 	bl	800e3fc <USBD_Get_USB_Status>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3710      	adds	r7, #16
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}

0800e1ce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1ce:	b580      	push	{r7, lr}
 800e1d0:	b084      	sub	sp, #16
 800e1d2:	af00      	add	r7, sp, #0
 800e1d4:	6078      	str	r0, [r7, #4]
 800e1d6:	460b      	mov	r3, r1
 800e1d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1da:	2300      	movs	r3, #0
 800e1dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e1e8:	78fa      	ldrb	r2, [r7, #3]
 800e1ea:	4611      	mov	r1, r2
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7f8 f8a5 	bl	800633c <HAL_PCD_EP_Close>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1f6:	7bfb      	ldrb	r3, [r7, #15]
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f000 f8ff 	bl	800e3fc <USBD_Get_USB_Status>
 800e1fe:	4603      	mov	r3, r0
 800e200:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e202:	7bbb      	ldrb	r3, [r7, #14]
}
 800e204:	4618      	mov	r0, r3
 800e206:	3710      	adds	r7, #16
 800e208:	46bd      	mov	sp, r7
 800e20a:	bd80      	pop	{r7, pc}

0800e20c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b084      	sub	sp, #16
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
 800e214:	460b      	mov	r3, r1
 800e216:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e218:	2300      	movs	r3, #0
 800e21a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e21c:	2300      	movs	r3, #0
 800e21e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e226:	78fa      	ldrb	r2, [r7, #3]
 800e228:	4611      	mov	r1, r2
 800e22a:	4618      	mov	r0, r3
 800e22c:	f7f8 f965 	bl	80064fa <HAL_PCD_EP_SetStall>
 800e230:	4603      	mov	r3, r0
 800e232:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e234:	7bfb      	ldrb	r3, [r7, #15]
 800e236:	4618      	mov	r0, r3
 800e238:	f000 f8e0 	bl	800e3fc <USBD_Get_USB_Status>
 800e23c:	4603      	mov	r3, r0
 800e23e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e240:	7bbb      	ldrb	r3, [r7, #14]
}
 800e242:	4618      	mov	r0, r3
 800e244:	3710      	adds	r7, #16
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}

0800e24a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e24a:	b580      	push	{r7, lr}
 800e24c:	b084      	sub	sp, #16
 800e24e:	af00      	add	r7, sp, #0
 800e250:	6078      	str	r0, [r7, #4]
 800e252:	460b      	mov	r3, r1
 800e254:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e256:	2300      	movs	r3, #0
 800e258:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e25a:	2300      	movs	r3, #0
 800e25c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e264:	78fa      	ldrb	r2, [r7, #3]
 800e266:	4611      	mov	r1, r2
 800e268:	4618      	mov	r0, r3
 800e26a:	f7f8 f998 	bl	800659e <HAL_PCD_EP_ClrStall>
 800e26e:	4603      	mov	r3, r0
 800e270:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e272:	7bfb      	ldrb	r3, [r7, #15]
 800e274:	4618      	mov	r0, r3
 800e276:	f000 f8c1 	bl	800e3fc <USBD_Get_USB_Status>
 800e27a:	4603      	mov	r3, r0
 800e27c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e27e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e280:	4618      	mov	r0, r3
 800e282:	3710      	adds	r7, #16
 800e284:	46bd      	mov	sp, r7
 800e286:	bd80      	pop	{r7, pc}

0800e288 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e288:	b480      	push	{r7}
 800e28a:	b085      	sub	sp, #20
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
 800e290:	460b      	mov	r3, r1
 800e292:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e29a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e29c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	da0c      	bge.n	800e2be <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e2a4:	78fb      	ldrb	r3, [r7, #3]
 800e2a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e2aa:	68f9      	ldr	r1, [r7, #12]
 800e2ac:	1c5a      	adds	r2, r3, #1
 800e2ae:	4613      	mov	r3, r2
 800e2b0:	009b      	lsls	r3, r3, #2
 800e2b2:	4413      	add	r3, r2
 800e2b4:	00db      	lsls	r3, r3, #3
 800e2b6:	440b      	add	r3, r1
 800e2b8:	3302      	adds	r3, #2
 800e2ba:	781b      	ldrb	r3, [r3, #0]
 800e2bc:	e00b      	b.n	800e2d6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e2be:	78fb      	ldrb	r3, [r7, #3]
 800e2c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e2c4:	68f9      	ldr	r1, [r7, #12]
 800e2c6:	4613      	mov	r3, r2
 800e2c8:	009b      	lsls	r3, r3, #2
 800e2ca:	4413      	add	r3, r2
 800e2cc:	00db      	lsls	r3, r3, #3
 800e2ce:	440b      	add	r3, r1
 800e2d0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800e2d4:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	3714      	adds	r7, #20
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bc80      	pop	{r7}
 800e2de:	4770      	bx	lr

0800e2e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b084      	sub	sp, #16
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e2fa:	78fa      	ldrb	r2, [r7, #3]
 800e2fc:	4611      	mov	r1, r2
 800e2fe:	4618      	mov	r0, r3
 800e300:	f7f7 ff91 	bl	8006226 <HAL_PCD_SetAddress>
 800e304:	4603      	mov	r3, r0
 800e306:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e308:	7bfb      	ldrb	r3, [r7, #15]
 800e30a:	4618      	mov	r0, r3
 800e30c:	f000 f876 	bl	800e3fc <USBD_Get_USB_Status>
 800e310:	4603      	mov	r3, r0
 800e312:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e314:	7bbb      	ldrb	r3, [r7, #14]
}
 800e316:	4618      	mov	r0, r3
 800e318:	3710      	adds	r7, #16
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}

0800e31e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e31e:	b580      	push	{r7, lr}
 800e320:	b086      	sub	sp, #24
 800e322:	af00      	add	r7, sp, #0
 800e324:	60f8      	str	r0, [r7, #12]
 800e326:	607a      	str	r2, [r7, #4]
 800e328:	461a      	mov	r2, r3
 800e32a:	460b      	mov	r3, r1
 800e32c:	72fb      	strb	r3, [r7, #11]
 800e32e:	4613      	mov	r3, r2
 800e330:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e332:	2300      	movs	r3, #0
 800e334:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e336:	2300      	movs	r3, #0
 800e338:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e340:	893b      	ldrh	r3, [r7, #8]
 800e342:	7af9      	ldrb	r1, [r7, #11]
 800e344:	687a      	ldr	r2, [r7, #4]
 800e346:	f7f8 f895 	bl	8006474 <HAL_PCD_EP_Transmit>
 800e34a:	4603      	mov	r3, r0
 800e34c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e34e:	7dfb      	ldrb	r3, [r7, #23]
 800e350:	4618      	mov	r0, r3
 800e352:	f000 f853 	bl	800e3fc <USBD_Get_USB_Status>
 800e356:	4603      	mov	r3, r0
 800e358:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e35a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	3718      	adds	r7, #24
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}

0800e364 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b086      	sub	sp, #24
 800e368:	af00      	add	r7, sp, #0
 800e36a:	60f8      	str	r0, [r7, #12]
 800e36c:	607a      	str	r2, [r7, #4]
 800e36e:	461a      	mov	r2, r3
 800e370:	460b      	mov	r3, r1
 800e372:	72fb      	strb	r3, [r7, #11]
 800e374:	4613      	mov	r3, r2
 800e376:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e378:	2300      	movs	r3, #0
 800e37a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e37c:	2300      	movs	r3, #0
 800e37e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800e386:	893b      	ldrh	r3, [r7, #8]
 800e388:	7af9      	ldrb	r1, [r7, #11]
 800e38a:	687a      	ldr	r2, [r7, #4]
 800e38c:	f7f8 f81e 	bl	80063cc <HAL_PCD_EP_Receive>
 800e390:	4603      	mov	r3, r0
 800e392:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e394:	7dfb      	ldrb	r3, [r7, #23]
 800e396:	4618      	mov	r0, r3
 800e398:	f000 f830 	bl	800e3fc <USBD_Get_USB_Status>
 800e39c:	4603      	mov	r3, r0
 800e39e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e3a0:	7dbb      	ldrb	r3, [r7, #22]
}
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	3718      	adds	r7, #24
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}

0800e3aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3aa:	b580      	push	{r7, lr}
 800e3ac:	b082      	sub	sp, #8
 800e3ae:	af00      	add	r7, sp, #0
 800e3b0:	6078      	str	r0, [r7, #4]
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800e3bc:	78fa      	ldrb	r2, [r7, #3]
 800e3be:	4611      	mov	r1, r2
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	f7f8 f840 	bl	8006446 <HAL_PCD_EP_GetRxCount>
 800e3c6:	4603      	mov	r3, r0
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	3708      	adds	r7, #8
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	bd80      	pop	{r7, pc}

0800e3d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e3d0:	b480      	push	{r7}
 800e3d2:	b083      	sub	sp, #12
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e3d8:	4b02      	ldr	r3, [pc, #8]	; (800e3e4 <USBD_static_malloc+0x14>)
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	370c      	adds	r7, #12
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bc80      	pop	{r7}
 800e3e2:	4770      	bx	lr
 800e3e4:	2000164c 	.word	0x2000164c

0800e3e8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b083      	sub	sp, #12
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]

}
 800e3f0:	bf00      	nop
 800e3f2:	370c      	adds	r7, #12
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bc80      	pop	{r7}
 800e3f8:	4770      	bx	lr
	...

0800e3fc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e3fc:	b480      	push	{r7}
 800e3fe:	b085      	sub	sp, #20
 800e400:	af00      	add	r7, sp, #0
 800e402:	4603      	mov	r3, r0
 800e404:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e406:	2300      	movs	r3, #0
 800e408:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e40a:	79fb      	ldrb	r3, [r7, #7]
 800e40c:	2b03      	cmp	r3, #3
 800e40e:	d817      	bhi.n	800e440 <USBD_Get_USB_Status+0x44>
 800e410:	a201      	add	r2, pc, #4	; (adr r2, 800e418 <USBD_Get_USB_Status+0x1c>)
 800e412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e416:	bf00      	nop
 800e418:	0800e429 	.word	0x0800e429
 800e41c:	0800e42f 	.word	0x0800e42f
 800e420:	0800e435 	.word	0x0800e435
 800e424:	0800e43b 	.word	0x0800e43b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e428:	2300      	movs	r3, #0
 800e42a:	73fb      	strb	r3, [r7, #15]
    break;
 800e42c:	e00b      	b.n	800e446 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e42e:	2302      	movs	r3, #2
 800e430:	73fb      	strb	r3, [r7, #15]
    break;
 800e432:	e008      	b.n	800e446 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e434:	2301      	movs	r3, #1
 800e436:	73fb      	strb	r3, [r7, #15]
    break;
 800e438:	e005      	b.n	800e446 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e43a:	2302      	movs	r3, #2
 800e43c:	73fb      	strb	r3, [r7, #15]
    break;
 800e43e:	e002      	b.n	800e446 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e440:	2302      	movs	r3, #2
 800e442:	73fb      	strb	r3, [r7, #15]
    break;
 800e444:	bf00      	nop
  }
  return usb_status;
 800e446:	7bfb      	ldrb	r3, [r7, #15]
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3714      	adds	r7, #20
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bc80      	pop	{r7}
 800e450:	4770      	bx	lr
 800e452:	bf00      	nop
 800e454:	0000      	movs	r0, r0
	...

0800e458 <floor>:
 800e458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e45c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800e460:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800e464:	2e13      	cmp	r6, #19
 800e466:	4602      	mov	r2, r0
 800e468:	460b      	mov	r3, r1
 800e46a:	4607      	mov	r7, r0
 800e46c:	460c      	mov	r4, r1
 800e46e:	4605      	mov	r5, r0
 800e470:	dc33      	bgt.n	800e4da <floor+0x82>
 800e472:	2e00      	cmp	r6, #0
 800e474:	da14      	bge.n	800e4a0 <floor+0x48>
 800e476:	a334      	add	r3, pc, #208	; (adr r3, 800e548 <floor+0xf0>)
 800e478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47c:	f7f1 fe98 	bl	80001b0 <__adddf3>
 800e480:	2200      	movs	r2, #0
 800e482:	2300      	movs	r3, #0
 800e484:	f7f2 fada 	bl	8000a3c <__aeabi_dcmpgt>
 800e488:	b138      	cbz	r0, 800e49a <floor+0x42>
 800e48a:	2c00      	cmp	r4, #0
 800e48c:	da58      	bge.n	800e540 <floor+0xe8>
 800e48e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e492:	431d      	orrs	r5, r3
 800e494:	d001      	beq.n	800e49a <floor+0x42>
 800e496:	2500      	movs	r5, #0
 800e498:	4c2d      	ldr	r4, [pc, #180]	; (800e550 <floor+0xf8>)
 800e49a:	4623      	mov	r3, r4
 800e49c:	462f      	mov	r7, r5
 800e49e:	e025      	b.n	800e4ec <floor+0x94>
 800e4a0:	4a2c      	ldr	r2, [pc, #176]	; (800e554 <floor+0xfc>)
 800e4a2:	fa42 f806 	asr.w	r8, r2, r6
 800e4a6:	ea01 0208 	and.w	r2, r1, r8
 800e4aa:	4302      	orrs	r2, r0
 800e4ac:	d01e      	beq.n	800e4ec <floor+0x94>
 800e4ae:	a326      	add	r3, pc, #152	; (adr r3, 800e548 <floor+0xf0>)
 800e4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b4:	f7f1 fe7c 	bl	80001b0 <__adddf3>
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	f7f2 fabe 	bl	8000a3c <__aeabi_dcmpgt>
 800e4c0:	2800      	cmp	r0, #0
 800e4c2:	d0ea      	beq.n	800e49a <floor+0x42>
 800e4c4:	2c00      	cmp	r4, #0
 800e4c6:	bfbe      	ittt	lt
 800e4c8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e4cc:	fa43 f606 	asrlt.w	r6, r3, r6
 800e4d0:	19a4      	addlt	r4, r4, r6
 800e4d2:	2500      	movs	r5, #0
 800e4d4:	ea24 0408 	bic.w	r4, r4, r8
 800e4d8:	e7df      	b.n	800e49a <floor+0x42>
 800e4da:	2e33      	cmp	r6, #51	; 0x33
 800e4dc:	dd0a      	ble.n	800e4f4 <floor+0x9c>
 800e4de:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e4e2:	d103      	bne.n	800e4ec <floor+0x94>
 800e4e4:	f7f1 fe64 	bl	80001b0 <__adddf3>
 800e4e8:	4607      	mov	r7, r0
 800e4ea:	460b      	mov	r3, r1
 800e4ec:	4638      	mov	r0, r7
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4f8:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800e4fc:	fa22 f808 	lsr.w	r8, r2, r8
 800e500:	ea18 0f00 	tst.w	r8, r0
 800e504:	d0f2      	beq.n	800e4ec <floor+0x94>
 800e506:	a310      	add	r3, pc, #64	; (adr r3, 800e548 <floor+0xf0>)
 800e508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e50c:	f7f1 fe50 	bl	80001b0 <__adddf3>
 800e510:	2200      	movs	r2, #0
 800e512:	2300      	movs	r3, #0
 800e514:	f7f2 fa92 	bl	8000a3c <__aeabi_dcmpgt>
 800e518:	2800      	cmp	r0, #0
 800e51a:	d0be      	beq.n	800e49a <floor+0x42>
 800e51c:	2c00      	cmp	r4, #0
 800e51e:	da02      	bge.n	800e526 <floor+0xce>
 800e520:	2e14      	cmp	r6, #20
 800e522:	d103      	bne.n	800e52c <floor+0xd4>
 800e524:	3401      	adds	r4, #1
 800e526:	ea25 0508 	bic.w	r5, r5, r8
 800e52a:	e7b6      	b.n	800e49a <floor+0x42>
 800e52c:	2301      	movs	r3, #1
 800e52e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e532:	fa03 f606 	lsl.w	r6, r3, r6
 800e536:	4435      	add	r5, r6
 800e538:	42bd      	cmp	r5, r7
 800e53a:	bf38      	it	cc
 800e53c:	18e4      	addcc	r4, r4, r3
 800e53e:	e7f2      	b.n	800e526 <floor+0xce>
 800e540:	2500      	movs	r5, #0
 800e542:	462c      	mov	r4, r5
 800e544:	e7a9      	b.n	800e49a <floor+0x42>
 800e546:	bf00      	nop
 800e548:	8800759c 	.word	0x8800759c
 800e54c:	7e37e43c 	.word	0x7e37e43c
 800e550:	bff00000 	.word	0xbff00000
 800e554:	000fffff 	.word	0x000fffff

0800e558 <atof>:
 800e558:	2100      	movs	r1, #0
 800e55a:	f001 bad5 	b.w	800fb08 <strtod>
	...

0800e560 <__errno>:
 800e560:	4b01      	ldr	r3, [pc, #4]	; (800e568 <__errno+0x8>)
 800e562:	6818      	ldr	r0, [r3, #0]
 800e564:	4770      	bx	lr
 800e566:	bf00      	nop
 800e568:	20000838 	.word	0x20000838

0800e56c <__libc_init_array>:
 800e56c:	b570      	push	{r4, r5, r6, lr}
 800e56e:	2600      	movs	r6, #0
 800e570:	4d0c      	ldr	r5, [pc, #48]	; (800e5a4 <__libc_init_array+0x38>)
 800e572:	4c0d      	ldr	r4, [pc, #52]	; (800e5a8 <__libc_init_array+0x3c>)
 800e574:	1b64      	subs	r4, r4, r5
 800e576:	10a4      	asrs	r4, r4, #2
 800e578:	42a6      	cmp	r6, r4
 800e57a:	d109      	bne.n	800e590 <__libc_init_array+0x24>
 800e57c:	f004 fa30 	bl	80129e0 <_init>
 800e580:	2600      	movs	r6, #0
 800e582:	4d0a      	ldr	r5, [pc, #40]	; (800e5ac <__libc_init_array+0x40>)
 800e584:	4c0a      	ldr	r4, [pc, #40]	; (800e5b0 <__libc_init_array+0x44>)
 800e586:	1b64      	subs	r4, r4, r5
 800e588:	10a4      	asrs	r4, r4, #2
 800e58a:	42a6      	cmp	r6, r4
 800e58c:	d105      	bne.n	800e59a <__libc_init_array+0x2e>
 800e58e:	bd70      	pop	{r4, r5, r6, pc}
 800e590:	f855 3b04 	ldr.w	r3, [r5], #4
 800e594:	4798      	blx	r3
 800e596:	3601      	adds	r6, #1
 800e598:	e7ee      	b.n	800e578 <__libc_init_array+0xc>
 800e59a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e59e:	4798      	blx	r3
 800e5a0:	3601      	adds	r6, #1
 800e5a2:	e7f2      	b.n	800e58a <__libc_init_array+0x1e>
 800e5a4:	08013030 	.word	0x08013030
 800e5a8:	08013030 	.word	0x08013030
 800e5ac:	08013030 	.word	0x08013030
 800e5b0:	08013034 	.word	0x08013034

0800e5b4 <memcpy>:
 800e5b4:	440a      	add	r2, r1
 800e5b6:	4291      	cmp	r1, r2
 800e5b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e5bc:	d100      	bne.n	800e5c0 <memcpy+0xc>
 800e5be:	4770      	bx	lr
 800e5c0:	b510      	push	{r4, lr}
 800e5c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5c6:	4291      	cmp	r1, r2
 800e5c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e5cc:	d1f9      	bne.n	800e5c2 <memcpy+0xe>
 800e5ce:	bd10      	pop	{r4, pc}

0800e5d0 <memset>:
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	4402      	add	r2, r0
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d100      	bne.n	800e5da <memset+0xa>
 800e5d8:	4770      	bx	lr
 800e5da:	f803 1b01 	strb.w	r1, [r3], #1
 800e5de:	e7f9      	b.n	800e5d4 <memset+0x4>

0800e5e0 <__cvt>:
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5e6:	461f      	mov	r7, r3
 800e5e8:	bfbb      	ittet	lt
 800e5ea:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e5ee:	461f      	movlt	r7, r3
 800e5f0:	2300      	movge	r3, #0
 800e5f2:	232d      	movlt	r3, #45	; 0x2d
 800e5f4:	b088      	sub	sp, #32
 800e5f6:	4614      	mov	r4, r2
 800e5f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e5fc:	7013      	strb	r3, [r2, #0]
 800e5fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e600:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800e604:	f023 0820 	bic.w	r8, r3, #32
 800e608:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e60c:	d005      	beq.n	800e61a <__cvt+0x3a>
 800e60e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e612:	d100      	bne.n	800e616 <__cvt+0x36>
 800e614:	3501      	adds	r5, #1
 800e616:	2302      	movs	r3, #2
 800e618:	e000      	b.n	800e61c <__cvt+0x3c>
 800e61a:	2303      	movs	r3, #3
 800e61c:	aa07      	add	r2, sp, #28
 800e61e:	9204      	str	r2, [sp, #16]
 800e620:	aa06      	add	r2, sp, #24
 800e622:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e626:	e9cd 3500 	strd	r3, r5, [sp]
 800e62a:	4622      	mov	r2, r4
 800e62c:	463b      	mov	r3, r7
 800e62e:	f001 fb7f 	bl	800fd30 <_dtoa_r>
 800e632:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e636:	4606      	mov	r6, r0
 800e638:	d102      	bne.n	800e640 <__cvt+0x60>
 800e63a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e63c:	07db      	lsls	r3, r3, #31
 800e63e:	d522      	bpl.n	800e686 <__cvt+0xa6>
 800e640:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e644:	eb06 0905 	add.w	r9, r6, r5
 800e648:	d110      	bne.n	800e66c <__cvt+0x8c>
 800e64a:	7833      	ldrb	r3, [r6, #0]
 800e64c:	2b30      	cmp	r3, #48	; 0x30
 800e64e:	d10a      	bne.n	800e666 <__cvt+0x86>
 800e650:	2200      	movs	r2, #0
 800e652:	2300      	movs	r3, #0
 800e654:	4620      	mov	r0, r4
 800e656:	4639      	mov	r1, r7
 800e658:	f7f2 f9c8 	bl	80009ec <__aeabi_dcmpeq>
 800e65c:	b918      	cbnz	r0, 800e666 <__cvt+0x86>
 800e65e:	f1c5 0501 	rsb	r5, r5, #1
 800e662:	f8ca 5000 	str.w	r5, [sl]
 800e666:	f8da 3000 	ldr.w	r3, [sl]
 800e66a:	4499      	add	r9, r3
 800e66c:	2200      	movs	r2, #0
 800e66e:	2300      	movs	r3, #0
 800e670:	4620      	mov	r0, r4
 800e672:	4639      	mov	r1, r7
 800e674:	f7f2 f9ba 	bl	80009ec <__aeabi_dcmpeq>
 800e678:	b108      	cbz	r0, 800e67e <__cvt+0x9e>
 800e67a:	f8cd 901c 	str.w	r9, [sp, #28]
 800e67e:	2230      	movs	r2, #48	; 0x30
 800e680:	9b07      	ldr	r3, [sp, #28]
 800e682:	454b      	cmp	r3, r9
 800e684:	d307      	bcc.n	800e696 <__cvt+0xb6>
 800e686:	4630      	mov	r0, r6
 800e688:	9b07      	ldr	r3, [sp, #28]
 800e68a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e68c:	1b9b      	subs	r3, r3, r6
 800e68e:	6013      	str	r3, [r2, #0]
 800e690:	b008      	add	sp, #32
 800e692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e696:	1c59      	adds	r1, r3, #1
 800e698:	9107      	str	r1, [sp, #28]
 800e69a:	701a      	strb	r2, [r3, #0]
 800e69c:	e7f0      	b.n	800e680 <__cvt+0xa0>

0800e69e <__exponent>:
 800e69e:	4603      	mov	r3, r0
 800e6a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e6a2:	2900      	cmp	r1, #0
 800e6a4:	f803 2b02 	strb.w	r2, [r3], #2
 800e6a8:	bfb6      	itet	lt
 800e6aa:	222d      	movlt	r2, #45	; 0x2d
 800e6ac:	222b      	movge	r2, #43	; 0x2b
 800e6ae:	4249      	neglt	r1, r1
 800e6b0:	2909      	cmp	r1, #9
 800e6b2:	7042      	strb	r2, [r0, #1]
 800e6b4:	dd2b      	ble.n	800e70e <__exponent+0x70>
 800e6b6:	f10d 0407 	add.w	r4, sp, #7
 800e6ba:	46a4      	mov	ip, r4
 800e6bc:	270a      	movs	r7, #10
 800e6be:	fb91 f6f7 	sdiv	r6, r1, r7
 800e6c2:	460a      	mov	r2, r1
 800e6c4:	46a6      	mov	lr, r4
 800e6c6:	fb07 1516 	mls	r5, r7, r6, r1
 800e6ca:	2a63      	cmp	r2, #99	; 0x63
 800e6cc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800e6d0:	4631      	mov	r1, r6
 800e6d2:	f104 34ff 	add.w	r4, r4, #4294967295
 800e6d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e6da:	dcf0      	bgt.n	800e6be <__exponent+0x20>
 800e6dc:	3130      	adds	r1, #48	; 0x30
 800e6de:	f1ae 0502 	sub.w	r5, lr, #2
 800e6e2:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	1c44      	adds	r4, r0, #1
 800e6ea:	4561      	cmp	r1, ip
 800e6ec:	d30a      	bcc.n	800e704 <__exponent+0x66>
 800e6ee:	f10d 0209 	add.w	r2, sp, #9
 800e6f2:	eba2 020e 	sub.w	r2, r2, lr
 800e6f6:	4565      	cmp	r5, ip
 800e6f8:	bf88      	it	hi
 800e6fa:	2200      	movhi	r2, #0
 800e6fc:	4413      	add	r3, r2
 800e6fe:	1a18      	subs	r0, r3, r0
 800e700:	b003      	add	sp, #12
 800e702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e704:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e708:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e70c:	e7ed      	b.n	800e6ea <__exponent+0x4c>
 800e70e:	2330      	movs	r3, #48	; 0x30
 800e710:	3130      	adds	r1, #48	; 0x30
 800e712:	7083      	strb	r3, [r0, #2]
 800e714:	70c1      	strb	r1, [r0, #3]
 800e716:	1d03      	adds	r3, r0, #4
 800e718:	e7f1      	b.n	800e6fe <__exponent+0x60>
	...

0800e71c <_printf_float>:
 800e71c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e720:	b091      	sub	sp, #68	; 0x44
 800e722:	460c      	mov	r4, r1
 800e724:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800e728:	4616      	mov	r6, r2
 800e72a:	461f      	mov	r7, r3
 800e72c:	4605      	mov	r5, r0
 800e72e:	f002 fc65 	bl	8010ffc <_localeconv_r>
 800e732:	6803      	ldr	r3, [r0, #0]
 800e734:	4618      	mov	r0, r3
 800e736:	9309      	str	r3, [sp, #36]	; 0x24
 800e738:	f7f1 fd2c 	bl	8000194 <strlen>
 800e73c:	2300      	movs	r3, #0
 800e73e:	930e      	str	r3, [sp, #56]	; 0x38
 800e740:	f8d8 3000 	ldr.w	r3, [r8]
 800e744:	900a      	str	r0, [sp, #40]	; 0x28
 800e746:	3307      	adds	r3, #7
 800e748:	f023 0307 	bic.w	r3, r3, #7
 800e74c:	f103 0208 	add.w	r2, r3, #8
 800e750:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e754:	f8d4 b000 	ldr.w	fp, [r4]
 800e758:	f8c8 2000 	str.w	r2, [r8]
 800e75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e760:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e764:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800e768:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800e76c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e76e:	f04f 32ff 	mov.w	r2, #4294967295
 800e772:	4640      	mov	r0, r8
 800e774:	4b9c      	ldr	r3, [pc, #624]	; (800e9e8 <_printf_float+0x2cc>)
 800e776:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e778:	f7f2 f96a 	bl	8000a50 <__aeabi_dcmpun>
 800e77c:	bb70      	cbnz	r0, 800e7dc <_printf_float+0xc0>
 800e77e:	f04f 32ff 	mov.w	r2, #4294967295
 800e782:	4640      	mov	r0, r8
 800e784:	4b98      	ldr	r3, [pc, #608]	; (800e9e8 <_printf_float+0x2cc>)
 800e786:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e788:	f7f2 f944 	bl	8000a14 <__aeabi_dcmple>
 800e78c:	bb30      	cbnz	r0, 800e7dc <_printf_float+0xc0>
 800e78e:	2200      	movs	r2, #0
 800e790:	2300      	movs	r3, #0
 800e792:	4640      	mov	r0, r8
 800e794:	4651      	mov	r1, sl
 800e796:	f7f2 f933 	bl	8000a00 <__aeabi_dcmplt>
 800e79a:	b110      	cbz	r0, 800e7a2 <_printf_float+0x86>
 800e79c:	232d      	movs	r3, #45	; 0x2d
 800e79e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e7a2:	4b92      	ldr	r3, [pc, #584]	; (800e9ec <_printf_float+0x2d0>)
 800e7a4:	4892      	ldr	r0, [pc, #584]	; (800e9f0 <_printf_float+0x2d4>)
 800e7a6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e7aa:	bf94      	ite	ls
 800e7ac:	4698      	movls	r8, r3
 800e7ae:	4680      	movhi	r8, r0
 800e7b0:	2303      	movs	r3, #3
 800e7b2:	f04f 0a00 	mov.w	sl, #0
 800e7b6:	6123      	str	r3, [r4, #16]
 800e7b8:	f02b 0304 	bic.w	r3, fp, #4
 800e7bc:	6023      	str	r3, [r4, #0]
 800e7be:	4633      	mov	r3, r6
 800e7c0:	4621      	mov	r1, r4
 800e7c2:	4628      	mov	r0, r5
 800e7c4:	9700      	str	r7, [sp, #0]
 800e7c6:	aa0f      	add	r2, sp, #60	; 0x3c
 800e7c8:	f000 f9d4 	bl	800eb74 <_printf_common>
 800e7cc:	3001      	adds	r0, #1
 800e7ce:	f040 8090 	bne.w	800e8f2 <_printf_float+0x1d6>
 800e7d2:	f04f 30ff 	mov.w	r0, #4294967295
 800e7d6:	b011      	add	sp, #68	; 0x44
 800e7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7dc:	4642      	mov	r2, r8
 800e7de:	4653      	mov	r3, sl
 800e7e0:	4640      	mov	r0, r8
 800e7e2:	4651      	mov	r1, sl
 800e7e4:	f7f2 f934 	bl	8000a50 <__aeabi_dcmpun>
 800e7e8:	b148      	cbz	r0, 800e7fe <_printf_float+0xe2>
 800e7ea:	f1ba 0f00 	cmp.w	sl, #0
 800e7ee:	bfb8      	it	lt
 800e7f0:	232d      	movlt	r3, #45	; 0x2d
 800e7f2:	4880      	ldr	r0, [pc, #512]	; (800e9f4 <_printf_float+0x2d8>)
 800e7f4:	bfb8      	it	lt
 800e7f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e7fa:	4b7f      	ldr	r3, [pc, #508]	; (800e9f8 <_printf_float+0x2dc>)
 800e7fc:	e7d3      	b.n	800e7a6 <_printf_float+0x8a>
 800e7fe:	6863      	ldr	r3, [r4, #4]
 800e800:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e804:	1c5a      	adds	r2, r3, #1
 800e806:	d142      	bne.n	800e88e <_printf_float+0x172>
 800e808:	2306      	movs	r3, #6
 800e80a:	6063      	str	r3, [r4, #4]
 800e80c:	2200      	movs	r2, #0
 800e80e:	9206      	str	r2, [sp, #24]
 800e810:	aa0e      	add	r2, sp, #56	; 0x38
 800e812:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800e816:	aa0d      	add	r2, sp, #52	; 0x34
 800e818:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800e81c:	9203      	str	r2, [sp, #12]
 800e81e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e822:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e826:	6023      	str	r3, [r4, #0]
 800e828:	6863      	ldr	r3, [r4, #4]
 800e82a:	4642      	mov	r2, r8
 800e82c:	9300      	str	r3, [sp, #0]
 800e82e:	4628      	mov	r0, r5
 800e830:	4653      	mov	r3, sl
 800e832:	910b      	str	r1, [sp, #44]	; 0x2c
 800e834:	f7ff fed4 	bl	800e5e0 <__cvt>
 800e838:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e83a:	4680      	mov	r8, r0
 800e83c:	2947      	cmp	r1, #71	; 0x47
 800e83e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e840:	d108      	bne.n	800e854 <_printf_float+0x138>
 800e842:	1cc8      	adds	r0, r1, #3
 800e844:	db02      	blt.n	800e84c <_printf_float+0x130>
 800e846:	6863      	ldr	r3, [r4, #4]
 800e848:	4299      	cmp	r1, r3
 800e84a:	dd40      	ble.n	800e8ce <_printf_float+0x1b2>
 800e84c:	f1a9 0902 	sub.w	r9, r9, #2
 800e850:	fa5f f989 	uxtb.w	r9, r9
 800e854:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e858:	d81f      	bhi.n	800e89a <_printf_float+0x17e>
 800e85a:	464a      	mov	r2, r9
 800e85c:	3901      	subs	r1, #1
 800e85e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e862:	910d      	str	r1, [sp, #52]	; 0x34
 800e864:	f7ff ff1b 	bl	800e69e <__exponent>
 800e868:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e86a:	4682      	mov	sl, r0
 800e86c:	1813      	adds	r3, r2, r0
 800e86e:	2a01      	cmp	r2, #1
 800e870:	6123      	str	r3, [r4, #16]
 800e872:	dc02      	bgt.n	800e87a <_printf_float+0x15e>
 800e874:	6822      	ldr	r2, [r4, #0]
 800e876:	07d2      	lsls	r2, r2, #31
 800e878:	d501      	bpl.n	800e87e <_printf_float+0x162>
 800e87a:	3301      	adds	r3, #1
 800e87c:	6123      	str	r3, [r4, #16]
 800e87e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e882:	2b00      	cmp	r3, #0
 800e884:	d09b      	beq.n	800e7be <_printf_float+0xa2>
 800e886:	232d      	movs	r3, #45	; 0x2d
 800e888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e88c:	e797      	b.n	800e7be <_printf_float+0xa2>
 800e88e:	2947      	cmp	r1, #71	; 0x47
 800e890:	d1bc      	bne.n	800e80c <_printf_float+0xf0>
 800e892:	2b00      	cmp	r3, #0
 800e894:	d1ba      	bne.n	800e80c <_printf_float+0xf0>
 800e896:	2301      	movs	r3, #1
 800e898:	e7b7      	b.n	800e80a <_printf_float+0xee>
 800e89a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e89e:	d118      	bne.n	800e8d2 <_printf_float+0x1b6>
 800e8a0:	2900      	cmp	r1, #0
 800e8a2:	6863      	ldr	r3, [r4, #4]
 800e8a4:	dd0b      	ble.n	800e8be <_printf_float+0x1a2>
 800e8a6:	6121      	str	r1, [r4, #16]
 800e8a8:	b913      	cbnz	r3, 800e8b0 <_printf_float+0x194>
 800e8aa:	6822      	ldr	r2, [r4, #0]
 800e8ac:	07d0      	lsls	r0, r2, #31
 800e8ae:	d502      	bpl.n	800e8b6 <_printf_float+0x19a>
 800e8b0:	3301      	adds	r3, #1
 800e8b2:	440b      	add	r3, r1
 800e8b4:	6123      	str	r3, [r4, #16]
 800e8b6:	f04f 0a00 	mov.w	sl, #0
 800e8ba:	65a1      	str	r1, [r4, #88]	; 0x58
 800e8bc:	e7df      	b.n	800e87e <_printf_float+0x162>
 800e8be:	b913      	cbnz	r3, 800e8c6 <_printf_float+0x1aa>
 800e8c0:	6822      	ldr	r2, [r4, #0]
 800e8c2:	07d2      	lsls	r2, r2, #31
 800e8c4:	d501      	bpl.n	800e8ca <_printf_float+0x1ae>
 800e8c6:	3302      	adds	r3, #2
 800e8c8:	e7f4      	b.n	800e8b4 <_printf_float+0x198>
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	e7f2      	b.n	800e8b4 <_printf_float+0x198>
 800e8ce:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e8d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8d4:	4299      	cmp	r1, r3
 800e8d6:	db05      	blt.n	800e8e4 <_printf_float+0x1c8>
 800e8d8:	6823      	ldr	r3, [r4, #0]
 800e8da:	6121      	str	r1, [r4, #16]
 800e8dc:	07d8      	lsls	r0, r3, #31
 800e8de:	d5ea      	bpl.n	800e8b6 <_printf_float+0x19a>
 800e8e0:	1c4b      	adds	r3, r1, #1
 800e8e2:	e7e7      	b.n	800e8b4 <_printf_float+0x198>
 800e8e4:	2900      	cmp	r1, #0
 800e8e6:	bfcc      	ite	gt
 800e8e8:	2201      	movgt	r2, #1
 800e8ea:	f1c1 0202 	rsble	r2, r1, #2
 800e8ee:	4413      	add	r3, r2
 800e8f0:	e7e0      	b.n	800e8b4 <_printf_float+0x198>
 800e8f2:	6823      	ldr	r3, [r4, #0]
 800e8f4:	055a      	lsls	r2, r3, #21
 800e8f6:	d407      	bmi.n	800e908 <_printf_float+0x1ec>
 800e8f8:	6923      	ldr	r3, [r4, #16]
 800e8fa:	4642      	mov	r2, r8
 800e8fc:	4631      	mov	r1, r6
 800e8fe:	4628      	mov	r0, r5
 800e900:	47b8      	blx	r7
 800e902:	3001      	adds	r0, #1
 800e904:	d12b      	bne.n	800e95e <_printf_float+0x242>
 800e906:	e764      	b.n	800e7d2 <_printf_float+0xb6>
 800e908:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e90c:	f240 80dd 	bls.w	800eaca <_printf_float+0x3ae>
 800e910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e914:	2200      	movs	r2, #0
 800e916:	2300      	movs	r3, #0
 800e918:	f7f2 f868 	bl	80009ec <__aeabi_dcmpeq>
 800e91c:	2800      	cmp	r0, #0
 800e91e:	d033      	beq.n	800e988 <_printf_float+0x26c>
 800e920:	2301      	movs	r3, #1
 800e922:	4631      	mov	r1, r6
 800e924:	4628      	mov	r0, r5
 800e926:	4a35      	ldr	r2, [pc, #212]	; (800e9fc <_printf_float+0x2e0>)
 800e928:	47b8      	blx	r7
 800e92a:	3001      	adds	r0, #1
 800e92c:	f43f af51 	beq.w	800e7d2 <_printf_float+0xb6>
 800e930:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e934:	429a      	cmp	r2, r3
 800e936:	db02      	blt.n	800e93e <_printf_float+0x222>
 800e938:	6823      	ldr	r3, [r4, #0]
 800e93a:	07d8      	lsls	r0, r3, #31
 800e93c:	d50f      	bpl.n	800e95e <_printf_float+0x242>
 800e93e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e942:	4631      	mov	r1, r6
 800e944:	4628      	mov	r0, r5
 800e946:	47b8      	blx	r7
 800e948:	3001      	adds	r0, #1
 800e94a:	f43f af42 	beq.w	800e7d2 <_printf_float+0xb6>
 800e94e:	f04f 0800 	mov.w	r8, #0
 800e952:	f104 091a 	add.w	r9, r4, #26
 800e956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e958:	3b01      	subs	r3, #1
 800e95a:	4543      	cmp	r3, r8
 800e95c:	dc09      	bgt.n	800e972 <_printf_float+0x256>
 800e95e:	6823      	ldr	r3, [r4, #0]
 800e960:	079b      	lsls	r3, r3, #30
 800e962:	f100 8102 	bmi.w	800eb6a <_printf_float+0x44e>
 800e966:	68e0      	ldr	r0, [r4, #12]
 800e968:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e96a:	4298      	cmp	r0, r3
 800e96c:	bfb8      	it	lt
 800e96e:	4618      	movlt	r0, r3
 800e970:	e731      	b.n	800e7d6 <_printf_float+0xba>
 800e972:	2301      	movs	r3, #1
 800e974:	464a      	mov	r2, r9
 800e976:	4631      	mov	r1, r6
 800e978:	4628      	mov	r0, r5
 800e97a:	47b8      	blx	r7
 800e97c:	3001      	adds	r0, #1
 800e97e:	f43f af28 	beq.w	800e7d2 <_printf_float+0xb6>
 800e982:	f108 0801 	add.w	r8, r8, #1
 800e986:	e7e6      	b.n	800e956 <_printf_float+0x23a>
 800e988:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	dc38      	bgt.n	800ea00 <_printf_float+0x2e4>
 800e98e:	2301      	movs	r3, #1
 800e990:	4631      	mov	r1, r6
 800e992:	4628      	mov	r0, r5
 800e994:	4a19      	ldr	r2, [pc, #100]	; (800e9fc <_printf_float+0x2e0>)
 800e996:	47b8      	blx	r7
 800e998:	3001      	adds	r0, #1
 800e99a:	f43f af1a 	beq.w	800e7d2 <_printf_float+0xb6>
 800e99e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	d102      	bne.n	800e9ac <_printf_float+0x290>
 800e9a6:	6823      	ldr	r3, [r4, #0]
 800e9a8:	07d9      	lsls	r1, r3, #31
 800e9aa:	d5d8      	bpl.n	800e95e <_printf_float+0x242>
 800e9ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e9b0:	4631      	mov	r1, r6
 800e9b2:	4628      	mov	r0, r5
 800e9b4:	47b8      	blx	r7
 800e9b6:	3001      	adds	r0, #1
 800e9b8:	f43f af0b 	beq.w	800e7d2 <_printf_float+0xb6>
 800e9bc:	f04f 0900 	mov.w	r9, #0
 800e9c0:	f104 0a1a 	add.w	sl, r4, #26
 800e9c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e9c6:	425b      	negs	r3, r3
 800e9c8:	454b      	cmp	r3, r9
 800e9ca:	dc01      	bgt.n	800e9d0 <_printf_float+0x2b4>
 800e9cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9ce:	e794      	b.n	800e8fa <_printf_float+0x1de>
 800e9d0:	2301      	movs	r3, #1
 800e9d2:	4652      	mov	r2, sl
 800e9d4:	4631      	mov	r1, r6
 800e9d6:	4628      	mov	r0, r5
 800e9d8:	47b8      	blx	r7
 800e9da:	3001      	adds	r0, #1
 800e9dc:	f43f aef9 	beq.w	800e7d2 <_printf_float+0xb6>
 800e9e0:	f109 0901 	add.w	r9, r9, #1
 800e9e4:	e7ee      	b.n	800e9c4 <_printf_float+0x2a8>
 800e9e6:	bf00      	nop
 800e9e8:	7fefffff 	.word	0x7fefffff
 800e9ec:	08012b34 	.word	0x08012b34
 800e9f0:	08012b38 	.word	0x08012b38
 800e9f4:	08012b40 	.word	0x08012b40
 800e9f8:	08012b3c 	.word	0x08012b3c
 800e9fc:	08012b44 	.word	0x08012b44
 800ea00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ea02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ea04:	429a      	cmp	r2, r3
 800ea06:	bfa8      	it	ge
 800ea08:	461a      	movge	r2, r3
 800ea0a:	2a00      	cmp	r2, #0
 800ea0c:	4691      	mov	r9, r2
 800ea0e:	dc37      	bgt.n	800ea80 <_printf_float+0x364>
 800ea10:	f04f 0b00 	mov.w	fp, #0
 800ea14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea18:	f104 021a 	add.w	r2, r4, #26
 800ea1c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ea20:	ebaa 0309 	sub.w	r3, sl, r9
 800ea24:	455b      	cmp	r3, fp
 800ea26:	dc33      	bgt.n	800ea90 <_printf_float+0x374>
 800ea28:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	db3b      	blt.n	800eaa8 <_printf_float+0x38c>
 800ea30:	6823      	ldr	r3, [r4, #0]
 800ea32:	07da      	lsls	r2, r3, #31
 800ea34:	d438      	bmi.n	800eaa8 <_printf_float+0x38c>
 800ea36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea38:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ea3a:	eba3 020a 	sub.w	r2, r3, sl
 800ea3e:	eba3 0901 	sub.w	r9, r3, r1
 800ea42:	4591      	cmp	r9, r2
 800ea44:	bfa8      	it	ge
 800ea46:	4691      	movge	r9, r2
 800ea48:	f1b9 0f00 	cmp.w	r9, #0
 800ea4c:	dc34      	bgt.n	800eab8 <_printf_float+0x39c>
 800ea4e:	f04f 0800 	mov.w	r8, #0
 800ea52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea56:	f104 0a1a 	add.w	sl, r4, #26
 800ea5a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ea5e:	1a9b      	subs	r3, r3, r2
 800ea60:	eba3 0309 	sub.w	r3, r3, r9
 800ea64:	4543      	cmp	r3, r8
 800ea66:	f77f af7a 	ble.w	800e95e <_printf_float+0x242>
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	4652      	mov	r2, sl
 800ea6e:	4631      	mov	r1, r6
 800ea70:	4628      	mov	r0, r5
 800ea72:	47b8      	blx	r7
 800ea74:	3001      	adds	r0, #1
 800ea76:	f43f aeac 	beq.w	800e7d2 <_printf_float+0xb6>
 800ea7a:	f108 0801 	add.w	r8, r8, #1
 800ea7e:	e7ec      	b.n	800ea5a <_printf_float+0x33e>
 800ea80:	4613      	mov	r3, r2
 800ea82:	4631      	mov	r1, r6
 800ea84:	4642      	mov	r2, r8
 800ea86:	4628      	mov	r0, r5
 800ea88:	47b8      	blx	r7
 800ea8a:	3001      	adds	r0, #1
 800ea8c:	d1c0      	bne.n	800ea10 <_printf_float+0x2f4>
 800ea8e:	e6a0      	b.n	800e7d2 <_printf_float+0xb6>
 800ea90:	2301      	movs	r3, #1
 800ea92:	4631      	mov	r1, r6
 800ea94:	4628      	mov	r0, r5
 800ea96:	920b      	str	r2, [sp, #44]	; 0x2c
 800ea98:	47b8      	blx	r7
 800ea9a:	3001      	adds	r0, #1
 800ea9c:	f43f ae99 	beq.w	800e7d2 <_printf_float+0xb6>
 800eaa0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eaa2:	f10b 0b01 	add.w	fp, fp, #1
 800eaa6:	e7b9      	b.n	800ea1c <_printf_float+0x300>
 800eaa8:	4631      	mov	r1, r6
 800eaaa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eaae:	4628      	mov	r0, r5
 800eab0:	47b8      	blx	r7
 800eab2:	3001      	adds	r0, #1
 800eab4:	d1bf      	bne.n	800ea36 <_printf_float+0x31a>
 800eab6:	e68c      	b.n	800e7d2 <_printf_float+0xb6>
 800eab8:	464b      	mov	r3, r9
 800eaba:	4631      	mov	r1, r6
 800eabc:	4628      	mov	r0, r5
 800eabe:	eb08 020a 	add.w	r2, r8, sl
 800eac2:	47b8      	blx	r7
 800eac4:	3001      	adds	r0, #1
 800eac6:	d1c2      	bne.n	800ea4e <_printf_float+0x332>
 800eac8:	e683      	b.n	800e7d2 <_printf_float+0xb6>
 800eaca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eacc:	2a01      	cmp	r2, #1
 800eace:	dc01      	bgt.n	800ead4 <_printf_float+0x3b8>
 800ead0:	07db      	lsls	r3, r3, #31
 800ead2:	d537      	bpl.n	800eb44 <_printf_float+0x428>
 800ead4:	2301      	movs	r3, #1
 800ead6:	4642      	mov	r2, r8
 800ead8:	4631      	mov	r1, r6
 800eada:	4628      	mov	r0, r5
 800eadc:	47b8      	blx	r7
 800eade:	3001      	adds	r0, #1
 800eae0:	f43f ae77 	beq.w	800e7d2 <_printf_float+0xb6>
 800eae4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eae8:	4631      	mov	r1, r6
 800eaea:	4628      	mov	r0, r5
 800eaec:	47b8      	blx	r7
 800eaee:	3001      	adds	r0, #1
 800eaf0:	f43f ae6f 	beq.w	800e7d2 <_printf_float+0xb6>
 800eaf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eaf8:	2200      	movs	r2, #0
 800eafa:	2300      	movs	r3, #0
 800eafc:	f7f1 ff76 	bl	80009ec <__aeabi_dcmpeq>
 800eb00:	b9d8      	cbnz	r0, 800eb3a <_printf_float+0x41e>
 800eb02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb04:	f108 0201 	add.w	r2, r8, #1
 800eb08:	3b01      	subs	r3, #1
 800eb0a:	4631      	mov	r1, r6
 800eb0c:	4628      	mov	r0, r5
 800eb0e:	47b8      	blx	r7
 800eb10:	3001      	adds	r0, #1
 800eb12:	d10e      	bne.n	800eb32 <_printf_float+0x416>
 800eb14:	e65d      	b.n	800e7d2 <_printf_float+0xb6>
 800eb16:	2301      	movs	r3, #1
 800eb18:	464a      	mov	r2, r9
 800eb1a:	4631      	mov	r1, r6
 800eb1c:	4628      	mov	r0, r5
 800eb1e:	47b8      	blx	r7
 800eb20:	3001      	adds	r0, #1
 800eb22:	f43f ae56 	beq.w	800e7d2 <_printf_float+0xb6>
 800eb26:	f108 0801 	add.w	r8, r8, #1
 800eb2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb2c:	3b01      	subs	r3, #1
 800eb2e:	4543      	cmp	r3, r8
 800eb30:	dcf1      	bgt.n	800eb16 <_printf_float+0x3fa>
 800eb32:	4653      	mov	r3, sl
 800eb34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eb38:	e6e0      	b.n	800e8fc <_printf_float+0x1e0>
 800eb3a:	f04f 0800 	mov.w	r8, #0
 800eb3e:	f104 091a 	add.w	r9, r4, #26
 800eb42:	e7f2      	b.n	800eb2a <_printf_float+0x40e>
 800eb44:	2301      	movs	r3, #1
 800eb46:	4642      	mov	r2, r8
 800eb48:	e7df      	b.n	800eb0a <_printf_float+0x3ee>
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	464a      	mov	r2, r9
 800eb4e:	4631      	mov	r1, r6
 800eb50:	4628      	mov	r0, r5
 800eb52:	47b8      	blx	r7
 800eb54:	3001      	adds	r0, #1
 800eb56:	f43f ae3c 	beq.w	800e7d2 <_printf_float+0xb6>
 800eb5a:	f108 0801 	add.w	r8, r8, #1
 800eb5e:	68e3      	ldr	r3, [r4, #12]
 800eb60:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800eb62:	1a5b      	subs	r3, r3, r1
 800eb64:	4543      	cmp	r3, r8
 800eb66:	dcf0      	bgt.n	800eb4a <_printf_float+0x42e>
 800eb68:	e6fd      	b.n	800e966 <_printf_float+0x24a>
 800eb6a:	f04f 0800 	mov.w	r8, #0
 800eb6e:	f104 0919 	add.w	r9, r4, #25
 800eb72:	e7f4      	b.n	800eb5e <_printf_float+0x442>

0800eb74 <_printf_common>:
 800eb74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb78:	4616      	mov	r6, r2
 800eb7a:	4699      	mov	r9, r3
 800eb7c:	688a      	ldr	r2, [r1, #8]
 800eb7e:	690b      	ldr	r3, [r1, #16]
 800eb80:	4607      	mov	r7, r0
 800eb82:	4293      	cmp	r3, r2
 800eb84:	bfb8      	it	lt
 800eb86:	4613      	movlt	r3, r2
 800eb88:	6033      	str	r3, [r6, #0]
 800eb8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb8e:	460c      	mov	r4, r1
 800eb90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb94:	b10a      	cbz	r2, 800eb9a <_printf_common+0x26>
 800eb96:	3301      	adds	r3, #1
 800eb98:	6033      	str	r3, [r6, #0]
 800eb9a:	6823      	ldr	r3, [r4, #0]
 800eb9c:	0699      	lsls	r1, r3, #26
 800eb9e:	bf42      	ittt	mi
 800eba0:	6833      	ldrmi	r3, [r6, #0]
 800eba2:	3302      	addmi	r3, #2
 800eba4:	6033      	strmi	r3, [r6, #0]
 800eba6:	6825      	ldr	r5, [r4, #0]
 800eba8:	f015 0506 	ands.w	r5, r5, #6
 800ebac:	d106      	bne.n	800ebbc <_printf_common+0x48>
 800ebae:	f104 0a19 	add.w	sl, r4, #25
 800ebb2:	68e3      	ldr	r3, [r4, #12]
 800ebb4:	6832      	ldr	r2, [r6, #0]
 800ebb6:	1a9b      	subs	r3, r3, r2
 800ebb8:	42ab      	cmp	r3, r5
 800ebba:	dc28      	bgt.n	800ec0e <_printf_common+0x9a>
 800ebbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ebc0:	1e13      	subs	r3, r2, #0
 800ebc2:	6822      	ldr	r2, [r4, #0]
 800ebc4:	bf18      	it	ne
 800ebc6:	2301      	movne	r3, #1
 800ebc8:	0692      	lsls	r2, r2, #26
 800ebca:	d42d      	bmi.n	800ec28 <_printf_common+0xb4>
 800ebcc:	4649      	mov	r1, r9
 800ebce:	4638      	mov	r0, r7
 800ebd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ebd4:	47c0      	blx	r8
 800ebd6:	3001      	adds	r0, #1
 800ebd8:	d020      	beq.n	800ec1c <_printf_common+0xa8>
 800ebda:	6823      	ldr	r3, [r4, #0]
 800ebdc:	68e5      	ldr	r5, [r4, #12]
 800ebde:	f003 0306 	and.w	r3, r3, #6
 800ebe2:	2b04      	cmp	r3, #4
 800ebe4:	bf18      	it	ne
 800ebe6:	2500      	movne	r5, #0
 800ebe8:	6832      	ldr	r2, [r6, #0]
 800ebea:	f04f 0600 	mov.w	r6, #0
 800ebee:	68a3      	ldr	r3, [r4, #8]
 800ebf0:	bf08      	it	eq
 800ebf2:	1aad      	subeq	r5, r5, r2
 800ebf4:	6922      	ldr	r2, [r4, #16]
 800ebf6:	bf08      	it	eq
 800ebf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebfc:	4293      	cmp	r3, r2
 800ebfe:	bfc4      	itt	gt
 800ec00:	1a9b      	subgt	r3, r3, r2
 800ec02:	18ed      	addgt	r5, r5, r3
 800ec04:	341a      	adds	r4, #26
 800ec06:	42b5      	cmp	r5, r6
 800ec08:	d11a      	bne.n	800ec40 <_printf_common+0xcc>
 800ec0a:	2000      	movs	r0, #0
 800ec0c:	e008      	b.n	800ec20 <_printf_common+0xac>
 800ec0e:	2301      	movs	r3, #1
 800ec10:	4652      	mov	r2, sl
 800ec12:	4649      	mov	r1, r9
 800ec14:	4638      	mov	r0, r7
 800ec16:	47c0      	blx	r8
 800ec18:	3001      	adds	r0, #1
 800ec1a:	d103      	bne.n	800ec24 <_printf_common+0xb0>
 800ec1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec24:	3501      	adds	r5, #1
 800ec26:	e7c4      	b.n	800ebb2 <_printf_common+0x3e>
 800ec28:	2030      	movs	r0, #48	; 0x30
 800ec2a:	18e1      	adds	r1, r4, r3
 800ec2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ec30:	1c5a      	adds	r2, r3, #1
 800ec32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ec36:	4422      	add	r2, r4
 800ec38:	3302      	adds	r3, #2
 800ec3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec3e:	e7c5      	b.n	800ebcc <_printf_common+0x58>
 800ec40:	2301      	movs	r3, #1
 800ec42:	4622      	mov	r2, r4
 800ec44:	4649      	mov	r1, r9
 800ec46:	4638      	mov	r0, r7
 800ec48:	47c0      	blx	r8
 800ec4a:	3001      	adds	r0, #1
 800ec4c:	d0e6      	beq.n	800ec1c <_printf_common+0xa8>
 800ec4e:	3601      	adds	r6, #1
 800ec50:	e7d9      	b.n	800ec06 <_printf_common+0x92>
	...

0800ec54 <_printf_i>:
 800ec54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec58:	7e0f      	ldrb	r7, [r1, #24]
 800ec5a:	4691      	mov	r9, r2
 800ec5c:	2f78      	cmp	r7, #120	; 0x78
 800ec5e:	4680      	mov	r8, r0
 800ec60:	460c      	mov	r4, r1
 800ec62:	469a      	mov	sl, r3
 800ec64:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ec66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ec6a:	d807      	bhi.n	800ec7c <_printf_i+0x28>
 800ec6c:	2f62      	cmp	r7, #98	; 0x62
 800ec6e:	d80a      	bhi.n	800ec86 <_printf_i+0x32>
 800ec70:	2f00      	cmp	r7, #0
 800ec72:	f000 80d9 	beq.w	800ee28 <_printf_i+0x1d4>
 800ec76:	2f58      	cmp	r7, #88	; 0x58
 800ec78:	f000 80a4 	beq.w	800edc4 <_printf_i+0x170>
 800ec7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec84:	e03a      	b.n	800ecfc <_printf_i+0xa8>
 800ec86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec8a:	2b15      	cmp	r3, #21
 800ec8c:	d8f6      	bhi.n	800ec7c <_printf_i+0x28>
 800ec8e:	a101      	add	r1, pc, #4	; (adr r1, 800ec94 <_printf_i+0x40>)
 800ec90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec94:	0800eced 	.word	0x0800eced
 800ec98:	0800ed01 	.word	0x0800ed01
 800ec9c:	0800ec7d 	.word	0x0800ec7d
 800eca0:	0800ec7d 	.word	0x0800ec7d
 800eca4:	0800ec7d 	.word	0x0800ec7d
 800eca8:	0800ec7d 	.word	0x0800ec7d
 800ecac:	0800ed01 	.word	0x0800ed01
 800ecb0:	0800ec7d 	.word	0x0800ec7d
 800ecb4:	0800ec7d 	.word	0x0800ec7d
 800ecb8:	0800ec7d 	.word	0x0800ec7d
 800ecbc:	0800ec7d 	.word	0x0800ec7d
 800ecc0:	0800ee0f 	.word	0x0800ee0f
 800ecc4:	0800ed31 	.word	0x0800ed31
 800ecc8:	0800edf1 	.word	0x0800edf1
 800eccc:	0800ec7d 	.word	0x0800ec7d
 800ecd0:	0800ec7d 	.word	0x0800ec7d
 800ecd4:	0800ee31 	.word	0x0800ee31
 800ecd8:	0800ec7d 	.word	0x0800ec7d
 800ecdc:	0800ed31 	.word	0x0800ed31
 800ece0:	0800ec7d 	.word	0x0800ec7d
 800ece4:	0800ec7d 	.word	0x0800ec7d
 800ece8:	0800edf9 	.word	0x0800edf9
 800ecec:	682b      	ldr	r3, [r5, #0]
 800ecee:	1d1a      	adds	r2, r3, #4
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	602a      	str	r2, [r5, #0]
 800ecf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ecf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecfc:	2301      	movs	r3, #1
 800ecfe:	e0a4      	b.n	800ee4a <_printf_i+0x1f6>
 800ed00:	6820      	ldr	r0, [r4, #0]
 800ed02:	6829      	ldr	r1, [r5, #0]
 800ed04:	0606      	lsls	r6, r0, #24
 800ed06:	f101 0304 	add.w	r3, r1, #4
 800ed0a:	d50a      	bpl.n	800ed22 <_printf_i+0xce>
 800ed0c:	680e      	ldr	r6, [r1, #0]
 800ed0e:	602b      	str	r3, [r5, #0]
 800ed10:	2e00      	cmp	r6, #0
 800ed12:	da03      	bge.n	800ed1c <_printf_i+0xc8>
 800ed14:	232d      	movs	r3, #45	; 0x2d
 800ed16:	4276      	negs	r6, r6
 800ed18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed1c:	230a      	movs	r3, #10
 800ed1e:	485e      	ldr	r0, [pc, #376]	; (800ee98 <_printf_i+0x244>)
 800ed20:	e019      	b.n	800ed56 <_printf_i+0x102>
 800ed22:	680e      	ldr	r6, [r1, #0]
 800ed24:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ed28:	602b      	str	r3, [r5, #0]
 800ed2a:	bf18      	it	ne
 800ed2c:	b236      	sxthne	r6, r6
 800ed2e:	e7ef      	b.n	800ed10 <_printf_i+0xbc>
 800ed30:	682b      	ldr	r3, [r5, #0]
 800ed32:	6820      	ldr	r0, [r4, #0]
 800ed34:	1d19      	adds	r1, r3, #4
 800ed36:	6029      	str	r1, [r5, #0]
 800ed38:	0601      	lsls	r1, r0, #24
 800ed3a:	d501      	bpl.n	800ed40 <_printf_i+0xec>
 800ed3c:	681e      	ldr	r6, [r3, #0]
 800ed3e:	e002      	b.n	800ed46 <_printf_i+0xf2>
 800ed40:	0646      	lsls	r6, r0, #25
 800ed42:	d5fb      	bpl.n	800ed3c <_printf_i+0xe8>
 800ed44:	881e      	ldrh	r6, [r3, #0]
 800ed46:	2f6f      	cmp	r7, #111	; 0x6f
 800ed48:	bf0c      	ite	eq
 800ed4a:	2308      	moveq	r3, #8
 800ed4c:	230a      	movne	r3, #10
 800ed4e:	4852      	ldr	r0, [pc, #328]	; (800ee98 <_printf_i+0x244>)
 800ed50:	2100      	movs	r1, #0
 800ed52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed56:	6865      	ldr	r5, [r4, #4]
 800ed58:	2d00      	cmp	r5, #0
 800ed5a:	bfa8      	it	ge
 800ed5c:	6821      	ldrge	r1, [r4, #0]
 800ed5e:	60a5      	str	r5, [r4, #8]
 800ed60:	bfa4      	itt	ge
 800ed62:	f021 0104 	bicge.w	r1, r1, #4
 800ed66:	6021      	strge	r1, [r4, #0]
 800ed68:	b90e      	cbnz	r6, 800ed6e <_printf_i+0x11a>
 800ed6a:	2d00      	cmp	r5, #0
 800ed6c:	d04d      	beq.n	800ee0a <_printf_i+0x1b6>
 800ed6e:	4615      	mov	r5, r2
 800ed70:	fbb6 f1f3 	udiv	r1, r6, r3
 800ed74:	fb03 6711 	mls	r7, r3, r1, r6
 800ed78:	5dc7      	ldrb	r7, [r0, r7]
 800ed7a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ed7e:	4637      	mov	r7, r6
 800ed80:	42bb      	cmp	r3, r7
 800ed82:	460e      	mov	r6, r1
 800ed84:	d9f4      	bls.n	800ed70 <_printf_i+0x11c>
 800ed86:	2b08      	cmp	r3, #8
 800ed88:	d10b      	bne.n	800eda2 <_printf_i+0x14e>
 800ed8a:	6823      	ldr	r3, [r4, #0]
 800ed8c:	07de      	lsls	r6, r3, #31
 800ed8e:	d508      	bpl.n	800eda2 <_printf_i+0x14e>
 800ed90:	6923      	ldr	r3, [r4, #16]
 800ed92:	6861      	ldr	r1, [r4, #4]
 800ed94:	4299      	cmp	r1, r3
 800ed96:	bfde      	ittt	le
 800ed98:	2330      	movle	r3, #48	; 0x30
 800ed9a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed9e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eda2:	1b52      	subs	r2, r2, r5
 800eda4:	6122      	str	r2, [r4, #16]
 800eda6:	464b      	mov	r3, r9
 800eda8:	4621      	mov	r1, r4
 800edaa:	4640      	mov	r0, r8
 800edac:	f8cd a000 	str.w	sl, [sp]
 800edb0:	aa03      	add	r2, sp, #12
 800edb2:	f7ff fedf 	bl	800eb74 <_printf_common>
 800edb6:	3001      	adds	r0, #1
 800edb8:	d14c      	bne.n	800ee54 <_printf_i+0x200>
 800edba:	f04f 30ff 	mov.w	r0, #4294967295
 800edbe:	b004      	add	sp, #16
 800edc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edc4:	4834      	ldr	r0, [pc, #208]	; (800ee98 <_printf_i+0x244>)
 800edc6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800edca:	6829      	ldr	r1, [r5, #0]
 800edcc:	6823      	ldr	r3, [r4, #0]
 800edce:	f851 6b04 	ldr.w	r6, [r1], #4
 800edd2:	6029      	str	r1, [r5, #0]
 800edd4:	061d      	lsls	r5, r3, #24
 800edd6:	d514      	bpl.n	800ee02 <_printf_i+0x1ae>
 800edd8:	07df      	lsls	r7, r3, #31
 800edda:	bf44      	itt	mi
 800eddc:	f043 0320 	orrmi.w	r3, r3, #32
 800ede0:	6023      	strmi	r3, [r4, #0]
 800ede2:	b91e      	cbnz	r6, 800edec <_printf_i+0x198>
 800ede4:	6823      	ldr	r3, [r4, #0]
 800ede6:	f023 0320 	bic.w	r3, r3, #32
 800edea:	6023      	str	r3, [r4, #0]
 800edec:	2310      	movs	r3, #16
 800edee:	e7af      	b.n	800ed50 <_printf_i+0xfc>
 800edf0:	6823      	ldr	r3, [r4, #0]
 800edf2:	f043 0320 	orr.w	r3, r3, #32
 800edf6:	6023      	str	r3, [r4, #0]
 800edf8:	2378      	movs	r3, #120	; 0x78
 800edfa:	4828      	ldr	r0, [pc, #160]	; (800ee9c <_printf_i+0x248>)
 800edfc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ee00:	e7e3      	b.n	800edca <_printf_i+0x176>
 800ee02:	0659      	lsls	r1, r3, #25
 800ee04:	bf48      	it	mi
 800ee06:	b2b6      	uxthmi	r6, r6
 800ee08:	e7e6      	b.n	800edd8 <_printf_i+0x184>
 800ee0a:	4615      	mov	r5, r2
 800ee0c:	e7bb      	b.n	800ed86 <_printf_i+0x132>
 800ee0e:	682b      	ldr	r3, [r5, #0]
 800ee10:	6826      	ldr	r6, [r4, #0]
 800ee12:	1d18      	adds	r0, r3, #4
 800ee14:	6961      	ldr	r1, [r4, #20]
 800ee16:	6028      	str	r0, [r5, #0]
 800ee18:	0635      	lsls	r5, r6, #24
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	d501      	bpl.n	800ee22 <_printf_i+0x1ce>
 800ee1e:	6019      	str	r1, [r3, #0]
 800ee20:	e002      	b.n	800ee28 <_printf_i+0x1d4>
 800ee22:	0670      	lsls	r0, r6, #25
 800ee24:	d5fb      	bpl.n	800ee1e <_printf_i+0x1ca>
 800ee26:	8019      	strh	r1, [r3, #0]
 800ee28:	2300      	movs	r3, #0
 800ee2a:	4615      	mov	r5, r2
 800ee2c:	6123      	str	r3, [r4, #16]
 800ee2e:	e7ba      	b.n	800eda6 <_printf_i+0x152>
 800ee30:	682b      	ldr	r3, [r5, #0]
 800ee32:	2100      	movs	r1, #0
 800ee34:	1d1a      	adds	r2, r3, #4
 800ee36:	602a      	str	r2, [r5, #0]
 800ee38:	681d      	ldr	r5, [r3, #0]
 800ee3a:	6862      	ldr	r2, [r4, #4]
 800ee3c:	4628      	mov	r0, r5
 800ee3e:	f002 f8fb 	bl	8011038 <memchr>
 800ee42:	b108      	cbz	r0, 800ee48 <_printf_i+0x1f4>
 800ee44:	1b40      	subs	r0, r0, r5
 800ee46:	6060      	str	r0, [r4, #4]
 800ee48:	6863      	ldr	r3, [r4, #4]
 800ee4a:	6123      	str	r3, [r4, #16]
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee52:	e7a8      	b.n	800eda6 <_printf_i+0x152>
 800ee54:	462a      	mov	r2, r5
 800ee56:	4649      	mov	r1, r9
 800ee58:	4640      	mov	r0, r8
 800ee5a:	6923      	ldr	r3, [r4, #16]
 800ee5c:	47d0      	blx	sl
 800ee5e:	3001      	adds	r0, #1
 800ee60:	d0ab      	beq.n	800edba <_printf_i+0x166>
 800ee62:	6823      	ldr	r3, [r4, #0]
 800ee64:	079b      	lsls	r3, r3, #30
 800ee66:	d413      	bmi.n	800ee90 <_printf_i+0x23c>
 800ee68:	68e0      	ldr	r0, [r4, #12]
 800ee6a:	9b03      	ldr	r3, [sp, #12]
 800ee6c:	4298      	cmp	r0, r3
 800ee6e:	bfb8      	it	lt
 800ee70:	4618      	movlt	r0, r3
 800ee72:	e7a4      	b.n	800edbe <_printf_i+0x16a>
 800ee74:	2301      	movs	r3, #1
 800ee76:	4632      	mov	r2, r6
 800ee78:	4649      	mov	r1, r9
 800ee7a:	4640      	mov	r0, r8
 800ee7c:	47d0      	blx	sl
 800ee7e:	3001      	adds	r0, #1
 800ee80:	d09b      	beq.n	800edba <_printf_i+0x166>
 800ee82:	3501      	adds	r5, #1
 800ee84:	68e3      	ldr	r3, [r4, #12]
 800ee86:	9903      	ldr	r1, [sp, #12]
 800ee88:	1a5b      	subs	r3, r3, r1
 800ee8a:	42ab      	cmp	r3, r5
 800ee8c:	dcf2      	bgt.n	800ee74 <_printf_i+0x220>
 800ee8e:	e7eb      	b.n	800ee68 <_printf_i+0x214>
 800ee90:	2500      	movs	r5, #0
 800ee92:	f104 0619 	add.w	r6, r4, #25
 800ee96:	e7f5      	b.n	800ee84 <_printf_i+0x230>
 800ee98:	08012b46 	.word	0x08012b46
 800ee9c:	08012b57 	.word	0x08012b57

0800eea0 <siprintf>:
 800eea0:	b40e      	push	{r1, r2, r3}
 800eea2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eea6:	b500      	push	{lr}
 800eea8:	b09c      	sub	sp, #112	; 0x70
 800eeaa:	ab1d      	add	r3, sp, #116	; 0x74
 800eeac:	9002      	str	r0, [sp, #8]
 800eeae:	9006      	str	r0, [sp, #24]
 800eeb0:	9107      	str	r1, [sp, #28]
 800eeb2:	9104      	str	r1, [sp, #16]
 800eeb4:	4808      	ldr	r0, [pc, #32]	; (800eed8 <siprintf+0x38>)
 800eeb6:	4909      	ldr	r1, [pc, #36]	; (800eedc <siprintf+0x3c>)
 800eeb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800eebc:	9105      	str	r1, [sp, #20]
 800eebe:	6800      	ldr	r0, [r0, #0]
 800eec0:	a902      	add	r1, sp, #8
 800eec2:	9301      	str	r3, [sp, #4]
 800eec4:	f002 feca 	bl	8011c5c <_svfiprintf_r>
 800eec8:	2200      	movs	r2, #0
 800eeca:	9b02      	ldr	r3, [sp, #8]
 800eecc:	701a      	strb	r2, [r3, #0]
 800eece:	b01c      	add	sp, #112	; 0x70
 800eed0:	f85d eb04 	ldr.w	lr, [sp], #4
 800eed4:	b003      	add	sp, #12
 800eed6:	4770      	bx	lr
 800eed8:	20000838 	.word	0x20000838
 800eedc:	ffff0208 	.word	0xffff0208

0800eee0 <strcpy>:
 800eee0:	4603      	mov	r3, r0
 800eee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eee6:	f803 2b01 	strb.w	r2, [r3], #1
 800eeea:	2a00      	cmp	r2, #0
 800eeec:	d1f9      	bne.n	800eee2 <strcpy+0x2>
 800eeee:	4770      	bx	lr

0800eef0 <sulp>:
 800eef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eef4:	460f      	mov	r7, r1
 800eef6:	4690      	mov	r8, r2
 800eef8:	f002 fc1c 	bl	8011734 <__ulp>
 800eefc:	4604      	mov	r4, r0
 800eefe:	460d      	mov	r5, r1
 800ef00:	f1b8 0f00 	cmp.w	r8, #0
 800ef04:	d011      	beq.n	800ef2a <sulp+0x3a>
 800ef06:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800ef0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	dd0b      	ble.n	800ef2a <sulp+0x3a>
 800ef12:	2400      	movs	r4, #0
 800ef14:	051b      	lsls	r3, r3, #20
 800ef16:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ef1a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ef1e:	4622      	mov	r2, r4
 800ef20:	462b      	mov	r3, r5
 800ef22:	f7f1 fafb 	bl	800051c <__aeabi_dmul>
 800ef26:	4604      	mov	r4, r0
 800ef28:	460d      	mov	r5, r1
 800ef2a:	4620      	mov	r0, r4
 800ef2c:	4629      	mov	r1, r5
 800ef2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef32:	0000      	movs	r0, r0
 800ef34:	0000      	movs	r0, r0
	...

0800ef38 <_strtod_l>:
 800ef38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef3c:	469b      	mov	fp, r3
 800ef3e:	2300      	movs	r3, #0
 800ef40:	b09f      	sub	sp, #124	; 0x7c
 800ef42:	931a      	str	r3, [sp, #104]	; 0x68
 800ef44:	4b9e      	ldr	r3, [pc, #632]	; (800f1c0 <_strtod_l+0x288>)
 800ef46:	4682      	mov	sl, r0
 800ef48:	681f      	ldr	r7, [r3, #0]
 800ef4a:	460e      	mov	r6, r1
 800ef4c:	4638      	mov	r0, r7
 800ef4e:	9215      	str	r2, [sp, #84]	; 0x54
 800ef50:	f7f1 f920 	bl	8000194 <strlen>
 800ef54:	f04f 0800 	mov.w	r8, #0
 800ef58:	4604      	mov	r4, r0
 800ef5a:	f04f 0900 	mov.w	r9, #0
 800ef5e:	9619      	str	r6, [sp, #100]	; 0x64
 800ef60:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ef62:	781a      	ldrb	r2, [r3, #0]
 800ef64:	2a2b      	cmp	r2, #43	; 0x2b
 800ef66:	d04c      	beq.n	800f002 <_strtod_l+0xca>
 800ef68:	d83a      	bhi.n	800efe0 <_strtod_l+0xa8>
 800ef6a:	2a0d      	cmp	r2, #13
 800ef6c:	d833      	bhi.n	800efd6 <_strtod_l+0x9e>
 800ef6e:	2a08      	cmp	r2, #8
 800ef70:	d833      	bhi.n	800efda <_strtod_l+0xa2>
 800ef72:	2a00      	cmp	r2, #0
 800ef74:	d03d      	beq.n	800eff2 <_strtod_l+0xba>
 800ef76:	2300      	movs	r3, #0
 800ef78:	930a      	str	r3, [sp, #40]	; 0x28
 800ef7a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800ef7c:	782b      	ldrb	r3, [r5, #0]
 800ef7e:	2b30      	cmp	r3, #48	; 0x30
 800ef80:	f040 80aa 	bne.w	800f0d8 <_strtod_l+0x1a0>
 800ef84:	786b      	ldrb	r3, [r5, #1]
 800ef86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ef8a:	2b58      	cmp	r3, #88	; 0x58
 800ef8c:	d166      	bne.n	800f05c <_strtod_l+0x124>
 800ef8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef90:	4650      	mov	r0, sl
 800ef92:	9301      	str	r3, [sp, #4]
 800ef94:	ab1a      	add	r3, sp, #104	; 0x68
 800ef96:	9300      	str	r3, [sp, #0]
 800ef98:	4a8a      	ldr	r2, [pc, #552]	; (800f1c4 <_strtod_l+0x28c>)
 800ef9a:	f8cd b008 	str.w	fp, [sp, #8]
 800ef9e:	ab1b      	add	r3, sp, #108	; 0x6c
 800efa0:	a919      	add	r1, sp, #100	; 0x64
 800efa2:	f001 fd2d 	bl	8010a00 <__gethex>
 800efa6:	f010 0607 	ands.w	r6, r0, #7
 800efaa:	4604      	mov	r4, r0
 800efac:	d005      	beq.n	800efba <_strtod_l+0x82>
 800efae:	2e06      	cmp	r6, #6
 800efb0:	d129      	bne.n	800f006 <_strtod_l+0xce>
 800efb2:	2300      	movs	r3, #0
 800efb4:	3501      	adds	r5, #1
 800efb6:	9519      	str	r5, [sp, #100]	; 0x64
 800efb8:	930a      	str	r3, [sp, #40]	; 0x28
 800efba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	f040 858a 	bne.w	800fad6 <_strtod_l+0xb9e>
 800efc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efc4:	b1d3      	cbz	r3, 800effc <_strtod_l+0xc4>
 800efc6:	4642      	mov	r2, r8
 800efc8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800efcc:	4610      	mov	r0, r2
 800efce:	4619      	mov	r1, r3
 800efd0:	b01f      	add	sp, #124	; 0x7c
 800efd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd6:	2a20      	cmp	r2, #32
 800efd8:	d1cd      	bne.n	800ef76 <_strtod_l+0x3e>
 800efda:	3301      	adds	r3, #1
 800efdc:	9319      	str	r3, [sp, #100]	; 0x64
 800efde:	e7bf      	b.n	800ef60 <_strtod_l+0x28>
 800efe0:	2a2d      	cmp	r2, #45	; 0x2d
 800efe2:	d1c8      	bne.n	800ef76 <_strtod_l+0x3e>
 800efe4:	2201      	movs	r2, #1
 800efe6:	920a      	str	r2, [sp, #40]	; 0x28
 800efe8:	1c5a      	adds	r2, r3, #1
 800efea:	9219      	str	r2, [sp, #100]	; 0x64
 800efec:	785b      	ldrb	r3, [r3, #1]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d1c3      	bne.n	800ef7a <_strtod_l+0x42>
 800eff2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eff4:	9619      	str	r6, [sp, #100]	; 0x64
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	f040 856b 	bne.w	800fad2 <_strtod_l+0xb9a>
 800effc:	4642      	mov	r2, r8
 800effe:	464b      	mov	r3, r9
 800f000:	e7e4      	b.n	800efcc <_strtod_l+0x94>
 800f002:	2200      	movs	r2, #0
 800f004:	e7ef      	b.n	800efe6 <_strtod_l+0xae>
 800f006:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f008:	b13a      	cbz	r2, 800f01a <_strtod_l+0xe2>
 800f00a:	2135      	movs	r1, #53	; 0x35
 800f00c:	a81c      	add	r0, sp, #112	; 0x70
 800f00e:	f002 fc95 	bl	801193c <__copybits>
 800f012:	4650      	mov	r0, sl
 800f014:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f016:	f002 f85d 	bl	80110d4 <_Bfree>
 800f01a:	3e01      	subs	r6, #1
 800f01c:	2e04      	cmp	r6, #4
 800f01e:	d806      	bhi.n	800f02e <_strtod_l+0xf6>
 800f020:	e8df f006 	tbb	[pc, r6]
 800f024:	1714030a 	.word	0x1714030a
 800f028:	0a          	.byte	0x0a
 800f029:	00          	.byte	0x00
 800f02a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800f02e:	0721      	lsls	r1, r4, #28
 800f030:	d5c3      	bpl.n	800efba <_strtod_l+0x82>
 800f032:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800f036:	e7c0      	b.n	800efba <_strtod_l+0x82>
 800f038:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f03a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800f03e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f042:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f046:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800f04a:	e7f0      	b.n	800f02e <_strtod_l+0xf6>
 800f04c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800f1c8 <_strtod_l+0x290>
 800f050:	e7ed      	b.n	800f02e <_strtod_l+0xf6>
 800f052:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800f056:	f04f 38ff 	mov.w	r8, #4294967295
 800f05a:	e7e8      	b.n	800f02e <_strtod_l+0xf6>
 800f05c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f05e:	1c5a      	adds	r2, r3, #1
 800f060:	9219      	str	r2, [sp, #100]	; 0x64
 800f062:	785b      	ldrb	r3, [r3, #1]
 800f064:	2b30      	cmp	r3, #48	; 0x30
 800f066:	d0f9      	beq.n	800f05c <_strtod_l+0x124>
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d0a6      	beq.n	800efba <_strtod_l+0x82>
 800f06c:	2301      	movs	r3, #1
 800f06e:	9307      	str	r3, [sp, #28]
 800f070:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f072:	220a      	movs	r2, #10
 800f074:	9308      	str	r3, [sp, #32]
 800f076:	2300      	movs	r3, #0
 800f078:	469b      	mov	fp, r3
 800f07a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800f07e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800f080:	7805      	ldrb	r5, [r0, #0]
 800f082:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800f086:	b2d9      	uxtb	r1, r3
 800f088:	2909      	cmp	r1, #9
 800f08a:	d927      	bls.n	800f0dc <_strtod_l+0x1a4>
 800f08c:	4622      	mov	r2, r4
 800f08e:	4639      	mov	r1, r7
 800f090:	f003 f852 	bl	8012138 <strncmp>
 800f094:	2800      	cmp	r0, #0
 800f096:	d033      	beq.n	800f100 <_strtod_l+0x1c8>
 800f098:	2000      	movs	r0, #0
 800f09a:	462a      	mov	r2, r5
 800f09c:	465c      	mov	r4, fp
 800f09e:	4603      	mov	r3, r0
 800f0a0:	9004      	str	r0, [sp, #16]
 800f0a2:	2a65      	cmp	r2, #101	; 0x65
 800f0a4:	d001      	beq.n	800f0aa <_strtod_l+0x172>
 800f0a6:	2a45      	cmp	r2, #69	; 0x45
 800f0a8:	d114      	bne.n	800f0d4 <_strtod_l+0x19c>
 800f0aa:	b91c      	cbnz	r4, 800f0b4 <_strtod_l+0x17c>
 800f0ac:	9a07      	ldr	r2, [sp, #28]
 800f0ae:	4302      	orrs	r2, r0
 800f0b0:	d09f      	beq.n	800eff2 <_strtod_l+0xba>
 800f0b2:	2400      	movs	r4, #0
 800f0b4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800f0b6:	1c72      	adds	r2, r6, #1
 800f0b8:	9219      	str	r2, [sp, #100]	; 0x64
 800f0ba:	7872      	ldrb	r2, [r6, #1]
 800f0bc:	2a2b      	cmp	r2, #43	; 0x2b
 800f0be:	d079      	beq.n	800f1b4 <_strtod_l+0x27c>
 800f0c0:	2a2d      	cmp	r2, #45	; 0x2d
 800f0c2:	f000 8083 	beq.w	800f1cc <_strtod_l+0x294>
 800f0c6:	2700      	movs	r7, #0
 800f0c8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800f0cc:	2909      	cmp	r1, #9
 800f0ce:	f240 8083 	bls.w	800f1d8 <_strtod_l+0x2a0>
 800f0d2:	9619      	str	r6, [sp, #100]	; 0x64
 800f0d4:	2500      	movs	r5, #0
 800f0d6:	e09f      	b.n	800f218 <_strtod_l+0x2e0>
 800f0d8:	2300      	movs	r3, #0
 800f0da:	e7c8      	b.n	800f06e <_strtod_l+0x136>
 800f0dc:	f1bb 0f08 	cmp.w	fp, #8
 800f0e0:	bfd5      	itete	le
 800f0e2:	9906      	ldrle	r1, [sp, #24]
 800f0e4:	9905      	ldrgt	r1, [sp, #20]
 800f0e6:	fb02 3301 	mlale	r3, r2, r1, r3
 800f0ea:	fb02 3301 	mlagt	r3, r2, r1, r3
 800f0ee:	f100 0001 	add.w	r0, r0, #1
 800f0f2:	bfd4      	ite	le
 800f0f4:	9306      	strle	r3, [sp, #24]
 800f0f6:	9305      	strgt	r3, [sp, #20]
 800f0f8:	f10b 0b01 	add.w	fp, fp, #1
 800f0fc:	9019      	str	r0, [sp, #100]	; 0x64
 800f0fe:	e7be      	b.n	800f07e <_strtod_l+0x146>
 800f100:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f102:	191a      	adds	r2, r3, r4
 800f104:	9219      	str	r2, [sp, #100]	; 0x64
 800f106:	5d1a      	ldrb	r2, [r3, r4]
 800f108:	f1bb 0f00 	cmp.w	fp, #0
 800f10c:	d036      	beq.n	800f17c <_strtod_l+0x244>
 800f10e:	465c      	mov	r4, fp
 800f110:	9004      	str	r0, [sp, #16]
 800f112:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800f116:	2b09      	cmp	r3, #9
 800f118:	d912      	bls.n	800f140 <_strtod_l+0x208>
 800f11a:	2301      	movs	r3, #1
 800f11c:	e7c1      	b.n	800f0a2 <_strtod_l+0x16a>
 800f11e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f120:	3001      	adds	r0, #1
 800f122:	1c5a      	adds	r2, r3, #1
 800f124:	9219      	str	r2, [sp, #100]	; 0x64
 800f126:	785a      	ldrb	r2, [r3, #1]
 800f128:	2a30      	cmp	r2, #48	; 0x30
 800f12a:	d0f8      	beq.n	800f11e <_strtod_l+0x1e6>
 800f12c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800f130:	2b08      	cmp	r3, #8
 800f132:	f200 84d5 	bhi.w	800fae0 <_strtod_l+0xba8>
 800f136:	9004      	str	r0, [sp, #16]
 800f138:	2000      	movs	r0, #0
 800f13a:	4604      	mov	r4, r0
 800f13c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f13e:	9308      	str	r3, [sp, #32]
 800f140:	3a30      	subs	r2, #48	; 0x30
 800f142:	f100 0301 	add.w	r3, r0, #1
 800f146:	d013      	beq.n	800f170 <_strtod_l+0x238>
 800f148:	9904      	ldr	r1, [sp, #16]
 800f14a:	1905      	adds	r5, r0, r4
 800f14c:	4419      	add	r1, r3
 800f14e:	9104      	str	r1, [sp, #16]
 800f150:	4623      	mov	r3, r4
 800f152:	210a      	movs	r1, #10
 800f154:	42ab      	cmp	r3, r5
 800f156:	d113      	bne.n	800f180 <_strtod_l+0x248>
 800f158:	1823      	adds	r3, r4, r0
 800f15a:	2b08      	cmp	r3, #8
 800f15c:	f104 0401 	add.w	r4, r4, #1
 800f160:	4404      	add	r4, r0
 800f162:	dc1b      	bgt.n	800f19c <_strtod_l+0x264>
 800f164:	230a      	movs	r3, #10
 800f166:	9906      	ldr	r1, [sp, #24]
 800f168:	fb03 2301 	mla	r3, r3, r1, r2
 800f16c:	9306      	str	r3, [sp, #24]
 800f16e:	2300      	movs	r3, #0
 800f170:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f172:	4618      	mov	r0, r3
 800f174:	1c51      	adds	r1, r2, #1
 800f176:	9119      	str	r1, [sp, #100]	; 0x64
 800f178:	7852      	ldrb	r2, [r2, #1]
 800f17a:	e7ca      	b.n	800f112 <_strtod_l+0x1da>
 800f17c:	4658      	mov	r0, fp
 800f17e:	e7d3      	b.n	800f128 <_strtod_l+0x1f0>
 800f180:	2b08      	cmp	r3, #8
 800f182:	dc04      	bgt.n	800f18e <_strtod_l+0x256>
 800f184:	9f06      	ldr	r7, [sp, #24]
 800f186:	434f      	muls	r7, r1
 800f188:	9706      	str	r7, [sp, #24]
 800f18a:	3301      	adds	r3, #1
 800f18c:	e7e2      	b.n	800f154 <_strtod_l+0x21c>
 800f18e:	1c5f      	adds	r7, r3, #1
 800f190:	2f10      	cmp	r7, #16
 800f192:	bfde      	ittt	le
 800f194:	9f05      	ldrle	r7, [sp, #20]
 800f196:	434f      	mulle	r7, r1
 800f198:	9705      	strle	r7, [sp, #20]
 800f19a:	e7f6      	b.n	800f18a <_strtod_l+0x252>
 800f19c:	2c10      	cmp	r4, #16
 800f19e:	bfdf      	itttt	le
 800f1a0:	230a      	movle	r3, #10
 800f1a2:	9905      	ldrle	r1, [sp, #20]
 800f1a4:	fb03 2301 	mlale	r3, r3, r1, r2
 800f1a8:	9305      	strle	r3, [sp, #20]
 800f1aa:	e7e0      	b.n	800f16e <_strtod_l+0x236>
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	9304      	str	r3, [sp, #16]
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	e77b      	b.n	800f0ac <_strtod_l+0x174>
 800f1b4:	2700      	movs	r7, #0
 800f1b6:	1cb2      	adds	r2, r6, #2
 800f1b8:	9219      	str	r2, [sp, #100]	; 0x64
 800f1ba:	78b2      	ldrb	r2, [r6, #2]
 800f1bc:	e784      	b.n	800f0c8 <_strtod_l+0x190>
 800f1be:	bf00      	nop
 800f1c0:	08012d48 	.word	0x08012d48
 800f1c4:	08012b68 	.word	0x08012b68
 800f1c8:	7ff00000 	.word	0x7ff00000
 800f1cc:	2701      	movs	r7, #1
 800f1ce:	e7f2      	b.n	800f1b6 <_strtod_l+0x27e>
 800f1d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f1d2:	1c51      	adds	r1, r2, #1
 800f1d4:	9119      	str	r1, [sp, #100]	; 0x64
 800f1d6:	7852      	ldrb	r2, [r2, #1]
 800f1d8:	2a30      	cmp	r2, #48	; 0x30
 800f1da:	d0f9      	beq.n	800f1d0 <_strtod_l+0x298>
 800f1dc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800f1e0:	2908      	cmp	r1, #8
 800f1e2:	f63f af77 	bhi.w	800f0d4 <_strtod_l+0x19c>
 800f1e6:	f04f 0e0a 	mov.w	lr, #10
 800f1ea:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800f1ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f1f0:	9209      	str	r2, [sp, #36]	; 0x24
 800f1f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f1f4:	1c51      	adds	r1, r2, #1
 800f1f6:	9119      	str	r1, [sp, #100]	; 0x64
 800f1f8:	7852      	ldrb	r2, [r2, #1]
 800f1fa:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800f1fe:	2d09      	cmp	r5, #9
 800f200:	d935      	bls.n	800f26e <_strtod_l+0x336>
 800f202:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f204:	1b49      	subs	r1, r1, r5
 800f206:	2908      	cmp	r1, #8
 800f208:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800f20c:	dc02      	bgt.n	800f214 <_strtod_l+0x2dc>
 800f20e:	4565      	cmp	r5, ip
 800f210:	bfa8      	it	ge
 800f212:	4665      	movge	r5, ip
 800f214:	b107      	cbz	r7, 800f218 <_strtod_l+0x2e0>
 800f216:	426d      	negs	r5, r5
 800f218:	2c00      	cmp	r4, #0
 800f21a:	d14c      	bne.n	800f2b6 <_strtod_l+0x37e>
 800f21c:	9907      	ldr	r1, [sp, #28]
 800f21e:	4301      	orrs	r1, r0
 800f220:	f47f aecb 	bne.w	800efba <_strtod_l+0x82>
 800f224:	2b00      	cmp	r3, #0
 800f226:	f47f aee4 	bne.w	800eff2 <_strtod_l+0xba>
 800f22a:	2a69      	cmp	r2, #105	; 0x69
 800f22c:	d026      	beq.n	800f27c <_strtod_l+0x344>
 800f22e:	dc23      	bgt.n	800f278 <_strtod_l+0x340>
 800f230:	2a49      	cmp	r2, #73	; 0x49
 800f232:	d023      	beq.n	800f27c <_strtod_l+0x344>
 800f234:	2a4e      	cmp	r2, #78	; 0x4e
 800f236:	f47f aedc 	bne.w	800eff2 <_strtod_l+0xba>
 800f23a:	499d      	ldr	r1, [pc, #628]	; (800f4b0 <_strtod_l+0x578>)
 800f23c:	a819      	add	r0, sp, #100	; 0x64
 800f23e:	f001 fe2d 	bl	8010e9c <__match>
 800f242:	2800      	cmp	r0, #0
 800f244:	f43f aed5 	beq.w	800eff2 <_strtod_l+0xba>
 800f248:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f24a:	781b      	ldrb	r3, [r3, #0]
 800f24c:	2b28      	cmp	r3, #40	; 0x28
 800f24e:	d12c      	bne.n	800f2aa <_strtod_l+0x372>
 800f250:	4998      	ldr	r1, [pc, #608]	; (800f4b4 <_strtod_l+0x57c>)
 800f252:	aa1c      	add	r2, sp, #112	; 0x70
 800f254:	a819      	add	r0, sp, #100	; 0x64
 800f256:	f001 fe35 	bl	8010ec4 <__hexnan>
 800f25a:	2805      	cmp	r0, #5
 800f25c:	d125      	bne.n	800f2aa <_strtod_l+0x372>
 800f25e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f260:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800f264:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800f268:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800f26c:	e6a5      	b.n	800efba <_strtod_l+0x82>
 800f26e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800f272:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800f276:	e7bc      	b.n	800f1f2 <_strtod_l+0x2ba>
 800f278:	2a6e      	cmp	r2, #110	; 0x6e
 800f27a:	e7dc      	b.n	800f236 <_strtod_l+0x2fe>
 800f27c:	498e      	ldr	r1, [pc, #568]	; (800f4b8 <_strtod_l+0x580>)
 800f27e:	a819      	add	r0, sp, #100	; 0x64
 800f280:	f001 fe0c 	bl	8010e9c <__match>
 800f284:	2800      	cmp	r0, #0
 800f286:	f43f aeb4 	beq.w	800eff2 <_strtod_l+0xba>
 800f28a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f28c:	498b      	ldr	r1, [pc, #556]	; (800f4bc <_strtod_l+0x584>)
 800f28e:	3b01      	subs	r3, #1
 800f290:	a819      	add	r0, sp, #100	; 0x64
 800f292:	9319      	str	r3, [sp, #100]	; 0x64
 800f294:	f001 fe02 	bl	8010e9c <__match>
 800f298:	b910      	cbnz	r0, 800f2a0 <_strtod_l+0x368>
 800f29a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f29c:	3301      	adds	r3, #1
 800f29e:	9319      	str	r3, [sp, #100]	; 0x64
 800f2a0:	f04f 0800 	mov.w	r8, #0
 800f2a4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800f4c0 <_strtod_l+0x588>
 800f2a8:	e687      	b.n	800efba <_strtod_l+0x82>
 800f2aa:	4886      	ldr	r0, [pc, #536]	; (800f4c4 <_strtod_l+0x58c>)
 800f2ac:	f002 ff2e 	bl	801210c <nan>
 800f2b0:	4680      	mov	r8, r0
 800f2b2:	4689      	mov	r9, r1
 800f2b4:	e681      	b.n	800efba <_strtod_l+0x82>
 800f2b6:	9b04      	ldr	r3, [sp, #16]
 800f2b8:	f1bb 0f00 	cmp.w	fp, #0
 800f2bc:	bf08      	it	eq
 800f2be:	46a3      	moveq	fp, r4
 800f2c0:	1aeb      	subs	r3, r5, r3
 800f2c2:	2c10      	cmp	r4, #16
 800f2c4:	9806      	ldr	r0, [sp, #24]
 800f2c6:	4626      	mov	r6, r4
 800f2c8:	9307      	str	r3, [sp, #28]
 800f2ca:	bfa8      	it	ge
 800f2cc:	2610      	movge	r6, #16
 800f2ce:	f7f1 f8ab 	bl	8000428 <__aeabi_ui2d>
 800f2d2:	2c09      	cmp	r4, #9
 800f2d4:	4680      	mov	r8, r0
 800f2d6:	4689      	mov	r9, r1
 800f2d8:	dd13      	ble.n	800f302 <_strtod_l+0x3ca>
 800f2da:	4b7b      	ldr	r3, [pc, #492]	; (800f4c8 <_strtod_l+0x590>)
 800f2dc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f2e0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f2e4:	f7f1 f91a 	bl	800051c <__aeabi_dmul>
 800f2e8:	4680      	mov	r8, r0
 800f2ea:	9805      	ldr	r0, [sp, #20]
 800f2ec:	4689      	mov	r9, r1
 800f2ee:	f7f1 f89b 	bl	8000428 <__aeabi_ui2d>
 800f2f2:	4602      	mov	r2, r0
 800f2f4:	460b      	mov	r3, r1
 800f2f6:	4640      	mov	r0, r8
 800f2f8:	4649      	mov	r1, r9
 800f2fa:	f7f0 ff59 	bl	80001b0 <__adddf3>
 800f2fe:	4680      	mov	r8, r0
 800f300:	4689      	mov	r9, r1
 800f302:	2c0f      	cmp	r4, #15
 800f304:	dc36      	bgt.n	800f374 <_strtod_l+0x43c>
 800f306:	9b07      	ldr	r3, [sp, #28]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	f43f ae56 	beq.w	800efba <_strtod_l+0x82>
 800f30e:	dd22      	ble.n	800f356 <_strtod_l+0x41e>
 800f310:	2b16      	cmp	r3, #22
 800f312:	dc09      	bgt.n	800f328 <_strtod_l+0x3f0>
 800f314:	496c      	ldr	r1, [pc, #432]	; (800f4c8 <_strtod_l+0x590>)
 800f316:	4642      	mov	r2, r8
 800f318:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f31c:	464b      	mov	r3, r9
 800f31e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f322:	f7f1 f8fb 	bl	800051c <__aeabi_dmul>
 800f326:	e7c3      	b.n	800f2b0 <_strtod_l+0x378>
 800f328:	9a07      	ldr	r2, [sp, #28]
 800f32a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800f32e:	4293      	cmp	r3, r2
 800f330:	db20      	blt.n	800f374 <_strtod_l+0x43c>
 800f332:	4d65      	ldr	r5, [pc, #404]	; (800f4c8 <_strtod_l+0x590>)
 800f334:	f1c4 040f 	rsb	r4, r4, #15
 800f338:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800f33c:	4642      	mov	r2, r8
 800f33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f342:	464b      	mov	r3, r9
 800f344:	f7f1 f8ea 	bl	800051c <__aeabi_dmul>
 800f348:	9b07      	ldr	r3, [sp, #28]
 800f34a:	1b1c      	subs	r4, r3, r4
 800f34c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800f350:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f354:	e7e5      	b.n	800f322 <_strtod_l+0x3ea>
 800f356:	9b07      	ldr	r3, [sp, #28]
 800f358:	3316      	adds	r3, #22
 800f35a:	db0b      	blt.n	800f374 <_strtod_l+0x43c>
 800f35c:	9b04      	ldr	r3, [sp, #16]
 800f35e:	4640      	mov	r0, r8
 800f360:	1b5d      	subs	r5, r3, r5
 800f362:	4b59      	ldr	r3, [pc, #356]	; (800f4c8 <_strtod_l+0x590>)
 800f364:	4649      	mov	r1, r9
 800f366:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f36a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f36e:	f7f1 f9ff 	bl	8000770 <__aeabi_ddiv>
 800f372:	e79d      	b.n	800f2b0 <_strtod_l+0x378>
 800f374:	9b07      	ldr	r3, [sp, #28]
 800f376:	1ba6      	subs	r6, r4, r6
 800f378:	441e      	add	r6, r3
 800f37a:	2e00      	cmp	r6, #0
 800f37c:	dd74      	ble.n	800f468 <_strtod_l+0x530>
 800f37e:	f016 030f 	ands.w	r3, r6, #15
 800f382:	d00a      	beq.n	800f39a <_strtod_l+0x462>
 800f384:	4950      	ldr	r1, [pc, #320]	; (800f4c8 <_strtod_l+0x590>)
 800f386:	4642      	mov	r2, r8
 800f388:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f38c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f390:	464b      	mov	r3, r9
 800f392:	f7f1 f8c3 	bl	800051c <__aeabi_dmul>
 800f396:	4680      	mov	r8, r0
 800f398:	4689      	mov	r9, r1
 800f39a:	f036 060f 	bics.w	r6, r6, #15
 800f39e:	d052      	beq.n	800f446 <_strtod_l+0x50e>
 800f3a0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800f3a4:	dd27      	ble.n	800f3f6 <_strtod_l+0x4be>
 800f3a6:	f04f 0b00 	mov.w	fp, #0
 800f3aa:	f8cd b010 	str.w	fp, [sp, #16]
 800f3ae:	f8cd b020 	str.w	fp, [sp, #32]
 800f3b2:	f8cd b018 	str.w	fp, [sp, #24]
 800f3b6:	2322      	movs	r3, #34	; 0x22
 800f3b8:	f04f 0800 	mov.w	r8, #0
 800f3bc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800f4c0 <_strtod_l+0x588>
 800f3c0:	f8ca 3000 	str.w	r3, [sl]
 800f3c4:	9b08      	ldr	r3, [sp, #32]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	f43f adf7 	beq.w	800efba <_strtod_l+0x82>
 800f3cc:	4650      	mov	r0, sl
 800f3ce:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f3d0:	f001 fe80 	bl	80110d4 <_Bfree>
 800f3d4:	4650      	mov	r0, sl
 800f3d6:	9906      	ldr	r1, [sp, #24]
 800f3d8:	f001 fe7c 	bl	80110d4 <_Bfree>
 800f3dc:	4650      	mov	r0, sl
 800f3de:	9904      	ldr	r1, [sp, #16]
 800f3e0:	f001 fe78 	bl	80110d4 <_Bfree>
 800f3e4:	4650      	mov	r0, sl
 800f3e6:	9908      	ldr	r1, [sp, #32]
 800f3e8:	f001 fe74 	bl	80110d4 <_Bfree>
 800f3ec:	4659      	mov	r1, fp
 800f3ee:	4650      	mov	r0, sl
 800f3f0:	f001 fe70 	bl	80110d4 <_Bfree>
 800f3f4:	e5e1      	b.n	800efba <_strtod_l+0x82>
 800f3f6:	4b35      	ldr	r3, [pc, #212]	; (800f4cc <_strtod_l+0x594>)
 800f3f8:	4640      	mov	r0, r8
 800f3fa:	9305      	str	r3, [sp, #20]
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	4649      	mov	r1, r9
 800f400:	461f      	mov	r7, r3
 800f402:	1136      	asrs	r6, r6, #4
 800f404:	2e01      	cmp	r6, #1
 800f406:	dc21      	bgt.n	800f44c <_strtod_l+0x514>
 800f408:	b10b      	cbz	r3, 800f40e <_strtod_l+0x4d6>
 800f40a:	4680      	mov	r8, r0
 800f40c:	4689      	mov	r9, r1
 800f40e:	4b2f      	ldr	r3, [pc, #188]	; (800f4cc <_strtod_l+0x594>)
 800f410:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800f414:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f418:	4642      	mov	r2, r8
 800f41a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f41e:	464b      	mov	r3, r9
 800f420:	f7f1 f87c 	bl	800051c <__aeabi_dmul>
 800f424:	4b26      	ldr	r3, [pc, #152]	; (800f4c0 <_strtod_l+0x588>)
 800f426:	460a      	mov	r2, r1
 800f428:	400b      	ands	r3, r1
 800f42a:	4929      	ldr	r1, [pc, #164]	; (800f4d0 <_strtod_l+0x598>)
 800f42c:	4680      	mov	r8, r0
 800f42e:	428b      	cmp	r3, r1
 800f430:	d8b9      	bhi.n	800f3a6 <_strtod_l+0x46e>
 800f432:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f436:	428b      	cmp	r3, r1
 800f438:	bf86      	itte	hi
 800f43a:	f04f 38ff 	movhi.w	r8, #4294967295
 800f43e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800f4d4 <_strtod_l+0x59c>
 800f442:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800f446:	2300      	movs	r3, #0
 800f448:	9305      	str	r3, [sp, #20]
 800f44a:	e07f      	b.n	800f54c <_strtod_l+0x614>
 800f44c:	07f2      	lsls	r2, r6, #31
 800f44e:	d505      	bpl.n	800f45c <_strtod_l+0x524>
 800f450:	9b05      	ldr	r3, [sp, #20]
 800f452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f456:	f7f1 f861 	bl	800051c <__aeabi_dmul>
 800f45a:	2301      	movs	r3, #1
 800f45c:	9a05      	ldr	r2, [sp, #20]
 800f45e:	3701      	adds	r7, #1
 800f460:	3208      	adds	r2, #8
 800f462:	1076      	asrs	r6, r6, #1
 800f464:	9205      	str	r2, [sp, #20]
 800f466:	e7cd      	b.n	800f404 <_strtod_l+0x4cc>
 800f468:	d0ed      	beq.n	800f446 <_strtod_l+0x50e>
 800f46a:	4276      	negs	r6, r6
 800f46c:	f016 020f 	ands.w	r2, r6, #15
 800f470:	d00a      	beq.n	800f488 <_strtod_l+0x550>
 800f472:	4b15      	ldr	r3, [pc, #84]	; (800f4c8 <_strtod_l+0x590>)
 800f474:	4640      	mov	r0, r8
 800f476:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f47a:	4649      	mov	r1, r9
 800f47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f480:	f7f1 f976 	bl	8000770 <__aeabi_ddiv>
 800f484:	4680      	mov	r8, r0
 800f486:	4689      	mov	r9, r1
 800f488:	1136      	asrs	r6, r6, #4
 800f48a:	d0dc      	beq.n	800f446 <_strtod_l+0x50e>
 800f48c:	2e1f      	cmp	r6, #31
 800f48e:	dd23      	ble.n	800f4d8 <_strtod_l+0x5a0>
 800f490:	f04f 0b00 	mov.w	fp, #0
 800f494:	f8cd b010 	str.w	fp, [sp, #16]
 800f498:	f8cd b020 	str.w	fp, [sp, #32]
 800f49c:	f8cd b018 	str.w	fp, [sp, #24]
 800f4a0:	2322      	movs	r3, #34	; 0x22
 800f4a2:	f04f 0800 	mov.w	r8, #0
 800f4a6:	f04f 0900 	mov.w	r9, #0
 800f4aa:	f8ca 3000 	str.w	r3, [sl]
 800f4ae:	e789      	b.n	800f3c4 <_strtod_l+0x48c>
 800f4b0:	08012b41 	.word	0x08012b41
 800f4b4:	08012b7c 	.word	0x08012b7c
 800f4b8:	08012b39 	.word	0x08012b39
 800f4bc:	08012c6b 	.word	0x08012c6b
 800f4c0:	7ff00000 	.word	0x7ff00000
 800f4c4:	08012c67 	.word	0x08012c67
 800f4c8:	08012de0 	.word	0x08012de0
 800f4cc:	08012db8 	.word	0x08012db8
 800f4d0:	7ca00000 	.word	0x7ca00000
 800f4d4:	7fefffff 	.word	0x7fefffff
 800f4d8:	f016 0310 	ands.w	r3, r6, #16
 800f4dc:	bf18      	it	ne
 800f4de:	236a      	movne	r3, #106	; 0x6a
 800f4e0:	4640      	mov	r0, r8
 800f4e2:	9305      	str	r3, [sp, #20]
 800f4e4:	4649      	mov	r1, r9
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	4fb0      	ldr	r7, [pc, #704]	; (800f7ac <_strtod_l+0x874>)
 800f4ea:	07f2      	lsls	r2, r6, #31
 800f4ec:	d504      	bpl.n	800f4f8 <_strtod_l+0x5c0>
 800f4ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4f2:	f7f1 f813 	bl	800051c <__aeabi_dmul>
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	1076      	asrs	r6, r6, #1
 800f4fa:	f107 0708 	add.w	r7, r7, #8
 800f4fe:	d1f4      	bne.n	800f4ea <_strtod_l+0x5b2>
 800f500:	b10b      	cbz	r3, 800f506 <_strtod_l+0x5ce>
 800f502:	4680      	mov	r8, r0
 800f504:	4689      	mov	r9, r1
 800f506:	9b05      	ldr	r3, [sp, #20]
 800f508:	b1c3      	cbz	r3, 800f53c <_strtod_l+0x604>
 800f50a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800f50e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f512:	2b00      	cmp	r3, #0
 800f514:	4649      	mov	r1, r9
 800f516:	dd11      	ble.n	800f53c <_strtod_l+0x604>
 800f518:	2b1f      	cmp	r3, #31
 800f51a:	f340 8127 	ble.w	800f76c <_strtod_l+0x834>
 800f51e:	2b34      	cmp	r3, #52	; 0x34
 800f520:	bfd8      	it	le
 800f522:	f04f 33ff 	movle.w	r3, #4294967295
 800f526:	f04f 0800 	mov.w	r8, #0
 800f52a:	bfcf      	iteee	gt
 800f52c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800f530:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800f534:	fa03 f202 	lslle.w	r2, r3, r2
 800f538:	ea02 0901 	andle.w	r9, r2, r1
 800f53c:	2200      	movs	r2, #0
 800f53e:	2300      	movs	r3, #0
 800f540:	4640      	mov	r0, r8
 800f542:	4649      	mov	r1, r9
 800f544:	f7f1 fa52 	bl	80009ec <__aeabi_dcmpeq>
 800f548:	2800      	cmp	r0, #0
 800f54a:	d1a1      	bne.n	800f490 <_strtod_l+0x558>
 800f54c:	9b06      	ldr	r3, [sp, #24]
 800f54e:	465a      	mov	r2, fp
 800f550:	9300      	str	r3, [sp, #0]
 800f552:	4650      	mov	r0, sl
 800f554:	4623      	mov	r3, r4
 800f556:	9908      	ldr	r1, [sp, #32]
 800f558:	f001 fe24 	bl	80111a4 <__s2b>
 800f55c:	9008      	str	r0, [sp, #32]
 800f55e:	2800      	cmp	r0, #0
 800f560:	f43f af21 	beq.w	800f3a6 <_strtod_l+0x46e>
 800f564:	9b04      	ldr	r3, [sp, #16]
 800f566:	f04f 0b00 	mov.w	fp, #0
 800f56a:	1b5d      	subs	r5, r3, r5
 800f56c:	9b07      	ldr	r3, [sp, #28]
 800f56e:	f8cd b010 	str.w	fp, [sp, #16]
 800f572:	2b00      	cmp	r3, #0
 800f574:	bfb4      	ite	lt
 800f576:	462b      	movlt	r3, r5
 800f578:	2300      	movge	r3, #0
 800f57a:	930e      	str	r3, [sp, #56]	; 0x38
 800f57c:	9b07      	ldr	r3, [sp, #28]
 800f57e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f582:	9314      	str	r3, [sp, #80]	; 0x50
 800f584:	9b08      	ldr	r3, [sp, #32]
 800f586:	4650      	mov	r0, sl
 800f588:	6859      	ldr	r1, [r3, #4]
 800f58a:	f001 fd63 	bl	8011054 <_Balloc>
 800f58e:	9006      	str	r0, [sp, #24]
 800f590:	2800      	cmp	r0, #0
 800f592:	f43f af10 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f596:	9b08      	ldr	r3, [sp, #32]
 800f598:	300c      	adds	r0, #12
 800f59a:	691a      	ldr	r2, [r3, #16]
 800f59c:	f103 010c 	add.w	r1, r3, #12
 800f5a0:	3202      	adds	r2, #2
 800f5a2:	0092      	lsls	r2, r2, #2
 800f5a4:	f7ff f806 	bl	800e5b4 <memcpy>
 800f5a8:	ab1c      	add	r3, sp, #112	; 0x70
 800f5aa:	9301      	str	r3, [sp, #4]
 800f5ac:	ab1b      	add	r3, sp, #108	; 0x6c
 800f5ae:	9300      	str	r3, [sp, #0]
 800f5b0:	4642      	mov	r2, r8
 800f5b2:	464b      	mov	r3, r9
 800f5b4:	4650      	mov	r0, sl
 800f5b6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800f5ba:	f002 f935 	bl	8011828 <__d2b>
 800f5be:	901a      	str	r0, [sp, #104]	; 0x68
 800f5c0:	2800      	cmp	r0, #0
 800f5c2:	f43f aef8 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f5c6:	2101      	movs	r1, #1
 800f5c8:	4650      	mov	r0, sl
 800f5ca:	f001 fe83 	bl	80112d4 <__i2b>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	9004      	str	r0, [sp, #16]
 800f5d2:	2800      	cmp	r0, #0
 800f5d4:	f43f aeef 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f5d8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800f5da:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f5dc:	2d00      	cmp	r5, #0
 800f5de:	bfab      	itete	ge
 800f5e0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f5e2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800f5e4:	18ee      	addge	r6, r5, r3
 800f5e6:	1b5c      	sublt	r4, r3, r5
 800f5e8:	9b05      	ldr	r3, [sp, #20]
 800f5ea:	bfa8      	it	ge
 800f5ec:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800f5ee:	eba5 0503 	sub.w	r5, r5, r3
 800f5f2:	4415      	add	r5, r2
 800f5f4:	4b6e      	ldr	r3, [pc, #440]	; (800f7b0 <_strtod_l+0x878>)
 800f5f6:	f105 35ff 	add.w	r5, r5, #4294967295
 800f5fa:	bfb8      	it	lt
 800f5fc:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800f5fe:	429d      	cmp	r5, r3
 800f600:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f604:	f280 80c4 	bge.w	800f790 <_strtod_l+0x858>
 800f608:	1b5b      	subs	r3, r3, r5
 800f60a:	2b1f      	cmp	r3, #31
 800f60c:	f04f 0701 	mov.w	r7, #1
 800f610:	eba2 0203 	sub.w	r2, r2, r3
 800f614:	f300 80b1 	bgt.w	800f77a <_strtod_l+0x842>
 800f618:	2500      	movs	r5, #0
 800f61a:	fa07 f303 	lsl.w	r3, r7, r3
 800f61e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f620:	18b7      	adds	r7, r6, r2
 800f622:	9b05      	ldr	r3, [sp, #20]
 800f624:	42be      	cmp	r6, r7
 800f626:	4414      	add	r4, r2
 800f628:	441c      	add	r4, r3
 800f62a:	4633      	mov	r3, r6
 800f62c:	bfa8      	it	ge
 800f62e:	463b      	movge	r3, r7
 800f630:	42a3      	cmp	r3, r4
 800f632:	bfa8      	it	ge
 800f634:	4623      	movge	r3, r4
 800f636:	2b00      	cmp	r3, #0
 800f638:	bfc2      	ittt	gt
 800f63a:	1aff      	subgt	r7, r7, r3
 800f63c:	1ae4      	subgt	r4, r4, r3
 800f63e:	1af6      	subgt	r6, r6, r3
 800f640:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f642:	2b00      	cmp	r3, #0
 800f644:	dd17      	ble.n	800f676 <_strtod_l+0x73e>
 800f646:	461a      	mov	r2, r3
 800f648:	4650      	mov	r0, sl
 800f64a:	9904      	ldr	r1, [sp, #16]
 800f64c:	f001 ff00 	bl	8011450 <__pow5mult>
 800f650:	9004      	str	r0, [sp, #16]
 800f652:	2800      	cmp	r0, #0
 800f654:	f43f aeaf 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f658:	4601      	mov	r1, r0
 800f65a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f65c:	4650      	mov	r0, sl
 800f65e:	f001 fe4f 	bl	8011300 <__multiply>
 800f662:	9009      	str	r0, [sp, #36]	; 0x24
 800f664:	2800      	cmp	r0, #0
 800f666:	f43f aea6 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f66a:	4650      	mov	r0, sl
 800f66c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f66e:	f001 fd31 	bl	80110d4 <_Bfree>
 800f672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f674:	931a      	str	r3, [sp, #104]	; 0x68
 800f676:	2f00      	cmp	r7, #0
 800f678:	f300 808e 	bgt.w	800f798 <_strtod_l+0x860>
 800f67c:	9b07      	ldr	r3, [sp, #28]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	dd08      	ble.n	800f694 <_strtod_l+0x75c>
 800f682:	4650      	mov	r0, sl
 800f684:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f686:	9906      	ldr	r1, [sp, #24]
 800f688:	f001 fee2 	bl	8011450 <__pow5mult>
 800f68c:	9006      	str	r0, [sp, #24]
 800f68e:	2800      	cmp	r0, #0
 800f690:	f43f ae91 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f694:	2c00      	cmp	r4, #0
 800f696:	dd08      	ble.n	800f6aa <_strtod_l+0x772>
 800f698:	4622      	mov	r2, r4
 800f69a:	4650      	mov	r0, sl
 800f69c:	9906      	ldr	r1, [sp, #24]
 800f69e:	f001 ff31 	bl	8011504 <__lshift>
 800f6a2:	9006      	str	r0, [sp, #24]
 800f6a4:	2800      	cmp	r0, #0
 800f6a6:	f43f ae86 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f6aa:	2e00      	cmp	r6, #0
 800f6ac:	dd08      	ble.n	800f6c0 <_strtod_l+0x788>
 800f6ae:	4632      	mov	r2, r6
 800f6b0:	4650      	mov	r0, sl
 800f6b2:	9904      	ldr	r1, [sp, #16]
 800f6b4:	f001 ff26 	bl	8011504 <__lshift>
 800f6b8:	9004      	str	r0, [sp, #16]
 800f6ba:	2800      	cmp	r0, #0
 800f6bc:	f43f ae7b 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f6c0:	4650      	mov	r0, sl
 800f6c2:	9a06      	ldr	r2, [sp, #24]
 800f6c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f6c6:	f001 ffa9 	bl	801161c <__mdiff>
 800f6ca:	4683      	mov	fp, r0
 800f6cc:	2800      	cmp	r0, #0
 800f6ce:	f43f ae72 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f6d2:	2400      	movs	r4, #0
 800f6d4:	68c3      	ldr	r3, [r0, #12]
 800f6d6:	9904      	ldr	r1, [sp, #16]
 800f6d8:	60c4      	str	r4, [r0, #12]
 800f6da:	930b      	str	r3, [sp, #44]	; 0x2c
 800f6dc:	f001 ff82 	bl	80115e4 <__mcmp>
 800f6e0:	42a0      	cmp	r0, r4
 800f6e2:	da6b      	bge.n	800f7bc <_strtod_l+0x884>
 800f6e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6e6:	ea53 0308 	orrs.w	r3, r3, r8
 800f6ea:	f040 8091 	bne.w	800f810 <_strtod_l+0x8d8>
 800f6ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	f040 808c 	bne.w	800f810 <_strtod_l+0x8d8>
 800f6f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f6fc:	0d1b      	lsrs	r3, r3, #20
 800f6fe:	051b      	lsls	r3, r3, #20
 800f700:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f704:	f240 8084 	bls.w	800f810 <_strtod_l+0x8d8>
 800f708:	f8db 3014 	ldr.w	r3, [fp, #20]
 800f70c:	b91b      	cbnz	r3, 800f716 <_strtod_l+0x7de>
 800f70e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f712:	2b01      	cmp	r3, #1
 800f714:	dd7c      	ble.n	800f810 <_strtod_l+0x8d8>
 800f716:	4659      	mov	r1, fp
 800f718:	2201      	movs	r2, #1
 800f71a:	4650      	mov	r0, sl
 800f71c:	f001 fef2 	bl	8011504 <__lshift>
 800f720:	9904      	ldr	r1, [sp, #16]
 800f722:	4683      	mov	fp, r0
 800f724:	f001 ff5e 	bl	80115e4 <__mcmp>
 800f728:	2800      	cmp	r0, #0
 800f72a:	dd71      	ble.n	800f810 <_strtod_l+0x8d8>
 800f72c:	9905      	ldr	r1, [sp, #20]
 800f72e:	464b      	mov	r3, r9
 800f730:	4a20      	ldr	r2, [pc, #128]	; (800f7b4 <_strtod_l+0x87c>)
 800f732:	2900      	cmp	r1, #0
 800f734:	f000 808c 	beq.w	800f850 <_strtod_l+0x918>
 800f738:	ea02 0109 	and.w	r1, r2, r9
 800f73c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f740:	f300 8086 	bgt.w	800f850 <_strtod_l+0x918>
 800f744:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f748:	f77f aeaa 	ble.w	800f4a0 <_strtod_l+0x568>
 800f74c:	4640      	mov	r0, r8
 800f74e:	4649      	mov	r1, r9
 800f750:	4b19      	ldr	r3, [pc, #100]	; (800f7b8 <_strtod_l+0x880>)
 800f752:	2200      	movs	r2, #0
 800f754:	f7f0 fee2 	bl	800051c <__aeabi_dmul>
 800f758:	460b      	mov	r3, r1
 800f75a:	4303      	orrs	r3, r0
 800f75c:	bf08      	it	eq
 800f75e:	2322      	moveq	r3, #34	; 0x22
 800f760:	4680      	mov	r8, r0
 800f762:	4689      	mov	r9, r1
 800f764:	bf08      	it	eq
 800f766:	f8ca 3000 	streq.w	r3, [sl]
 800f76a:	e62f      	b.n	800f3cc <_strtod_l+0x494>
 800f76c:	f04f 32ff 	mov.w	r2, #4294967295
 800f770:	fa02 f303 	lsl.w	r3, r2, r3
 800f774:	ea03 0808 	and.w	r8, r3, r8
 800f778:	e6e0      	b.n	800f53c <_strtod_l+0x604>
 800f77a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800f77e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800f782:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800f786:	35e2      	adds	r5, #226	; 0xe2
 800f788:	fa07 f505 	lsl.w	r5, r7, r5
 800f78c:	970f      	str	r7, [sp, #60]	; 0x3c
 800f78e:	e747      	b.n	800f620 <_strtod_l+0x6e8>
 800f790:	2301      	movs	r3, #1
 800f792:	2500      	movs	r5, #0
 800f794:	930f      	str	r3, [sp, #60]	; 0x3c
 800f796:	e743      	b.n	800f620 <_strtod_l+0x6e8>
 800f798:	463a      	mov	r2, r7
 800f79a:	4650      	mov	r0, sl
 800f79c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f79e:	f001 feb1 	bl	8011504 <__lshift>
 800f7a2:	901a      	str	r0, [sp, #104]	; 0x68
 800f7a4:	2800      	cmp	r0, #0
 800f7a6:	f47f af69 	bne.w	800f67c <_strtod_l+0x744>
 800f7aa:	e604      	b.n	800f3b6 <_strtod_l+0x47e>
 800f7ac:	08012b90 	.word	0x08012b90
 800f7b0:	fffffc02 	.word	0xfffffc02
 800f7b4:	7ff00000 	.word	0x7ff00000
 800f7b8:	39500000 	.word	0x39500000
 800f7bc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f7c0:	d165      	bne.n	800f88e <_strtod_l+0x956>
 800f7c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f7c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f7c8:	b35a      	cbz	r2, 800f822 <_strtod_l+0x8ea>
 800f7ca:	4a99      	ldr	r2, [pc, #612]	; (800fa30 <_strtod_l+0xaf8>)
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d12b      	bne.n	800f828 <_strtod_l+0x8f0>
 800f7d0:	9b05      	ldr	r3, [sp, #20]
 800f7d2:	4641      	mov	r1, r8
 800f7d4:	b303      	cbz	r3, 800f818 <_strtod_l+0x8e0>
 800f7d6:	464a      	mov	r2, r9
 800f7d8:	4b96      	ldr	r3, [pc, #600]	; (800fa34 <_strtod_l+0xafc>)
 800f7da:	4013      	ands	r3, r2
 800f7dc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f7e0:	f04f 32ff 	mov.w	r2, #4294967295
 800f7e4:	d81b      	bhi.n	800f81e <_strtod_l+0x8e6>
 800f7e6:	0d1b      	lsrs	r3, r3, #20
 800f7e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f7ec:	fa02 f303 	lsl.w	r3, r2, r3
 800f7f0:	4299      	cmp	r1, r3
 800f7f2:	d119      	bne.n	800f828 <_strtod_l+0x8f0>
 800f7f4:	4b90      	ldr	r3, [pc, #576]	; (800fa38 <_strtod_l+0xb00>)
 800f7f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7f8:	429a      	cmp	r2, r3
 800f7fa:	d102      	bne.n	800f802 <_strtod_l+0x8ca>
 800f7fc:	3101      	adds	r1, #1
 800f7fe:	f43f adda 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f802:	f04f 0800 	mov.w	r8, #0
 800f806:	4b8b      	ldr	r3, [pc, #556]	; (800fa34 <_strtod_l+0xafc>)
 800f808:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f80a:	401a      	ands	r2, r3
 800f80c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800f810:	9b05      	ldr	r3, [sp, #20]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d19a      	bne.n	800f74c <_strtod_l+0x814>
 800f816:	e5d9      	b.n	800f3cc <_strtod_l+0x494>
 800f818:	f04f 33ff 	mov.w	r3, #4294967295
 800f81c:	e7e8      	b.n	800f7f0 <_strtod_l+0x8b8>
 800f81e:	4613      	mov	r3, r2
 800f820:	e7e6      	b.n	800f7f0 <_strtod_l+0x8b8>
 800f822:	ea53 0308 	orrs.w	r3, r3, r8
 800f826:	d081      	beq.n	800f72c <_strtod_l+0x7f4>
 800f828:	b1e5      	cbz	r5, 800f864 <_strtod_l+0x92c>
 800f82a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f82c:	421d      	tst	r5, r3
 800f82e:	d0ef      	beq.n	800f810 <_strtod_l+0x8d8>
 800f830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f832:	4640      	mov	r0, r8
 800f834:	4649      	mov	r1, r9
 800f836:	9a05      	ldr	r2, [sp, #20]
 800f838:	b1c3      	cbz	r3, 800f86c <_strtod_l+0x934>
 800f83a:	f7ff fb59 	bl	800eef0 <sulp>
 800f83e:	4602      	mov	r2, r0
 800f840:	460b      	mov	r3, r1
 800f842:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f846:	f7f0 fcb3 	bl	80001b0 <__adddf3>
 800f84a:	4680      	mov	r8, r0
 800f84c:	4689      	mov	r9, r1
 800f84e:	e7df      	b.n	800f810 <_strtod_l+0x8d8>
 800f850:	4013      	ands	r3, r2
 800f852:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f856:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800f85a:	f04f 38ff 	mov.w	r8, #4294967295
 800f85e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800f862:	e7d5      	b.n	800f810 <_strtod_l+0x8d8>
 800f864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f866:	ea13 0f08 	tst.w	r3, r8
 800f86a:	e7e0      	b.n	800f82e <_strtod_l+0x8f6>
 800f86c:	f7ff fb40 	bl	800eef0 <sulp>
 800f870:	4602      	mov	r2, r0
 800f872:	460b      	mov	r3, r1
 800f874:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f878:	f7f0 fc98 	bl	80001ac <__aeabi_dsub>
 800f87c:	2200      	movs	r2, #0
 800f87e:	2300      	movs	r3, #0
 800f880:	4680      	mov	r8, r0
 800f882:	4689      	mov	r9, r1
 800f884:	f7f1 f8b2 	bl	80009ec <__aeabi_dcmpeq>
 800f888:	2800      	cmp	r0, #0
 800f88a:	d0c1      	beq.n	800f810 <_strtod_l+0x8d8>
 800f88c:	e608      	b.n	800f4a0 <_strtod_l+0x568>
 800f88e:	4658      	mov	r0, fp
 800f890:	9904      	ldr	r1, [sp, #16]
 800f892:	f002 f825 	bl	80118e0 <__ratio>
 800f896:	2200      	movs	r2, #0
 800f898:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f89c:	4606      	mov	r6, r0
 800f89e:	460f      	mov	r7, r1
 800f8a0:	f7f1 f8b8 	bl	8000a14 <__aeabi_dcmple>
 800f8a4:	2800      	cmp	r0, #0
 800f8a6:	d070      	beq.n	800f98a <_strtod_l+0xa52>
 800f8a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d042      	beq.n	800f934 <_strtod_l+0x9fc>
 800f8ae:	2600      	movs	r6, #0
 800f8b0:	4f62      	ldr	r7, [pc, #392]	; (800fa3c <_strtod_l+0xb04>)
 800f8b2:	4d62      	ldr	r5, [pc, #392]	; (800fa3c <_strtod_l+0xb04>)
 800f8b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f8ba:	0d1b      	lsrs	r3, r3, #20
 800f8bc:	051b      	lsls	r3, r3, #20
 800f8be:	930f      	str	r3, [sp, #60]	; 0x3c
 800f8c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f8c2:	4b5f      	ldr	r3, [pc, #380]	; (800fa40 <_strtod_l+0xb08>)
 800f8c4:	429a      	cmp	r2, r3
 800f8c6:	f040 80c3 	bne.w	800fa50 <_strtod_l+0xb18>
 800f8ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8cc:	4640      	mov	r0, r8
 800f8ce:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800f8d2:	4649      	mov	r1, r9
 800f8d4:	f001 ff2e 	bl	8011734 <__ulp>
 800f8d8:	4602      	mov	r2, r0
 800f8da:	460b      	mov	r3, r1
 800f8dc:	4630      	mov	r0, r6
 800f8de:	4639      	mov	r1, r7
 800f8e0:	f7f0 fe1c 	bl	800051c <__aeabi_dmul>
 800f8e4:	4642      	mov	r2, r8
 800f8e6:	464b      	mov	r3, r9
 800f8e8:	f7f0 fc62 	bl	80001b0 <__adddf3>
 800f8ec:	460b      	mov	r3, r1
 800f8ee:	4951      	ldr	r1, [pc, #324]	; (800fa34 <_strtod_l+0xafc>)
 800f8f0:	4a54      	ldr	r2, [pc, #336]	; (800fa44 <_strtod_l+0xb0c>)
 800f8f2:	4019      	ands	r1, r3
 800f8f4:	4291      	cmp	r1, r2
 800f8f6:	4680      	mov	r8, r0
 800f8f8:	d95d      	bls.n	800f9b6 <_strtod_l+0xa7e>
 800f8fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f8fc:	4b4e      	ldr	r3, [pc, #312]	; (800fa38 <_strtod_l+0xb00>)
 800f8fe:	429a      	cmp	r2, r3
 800f900:	d103      	bne.n	800f90a <_strtod_l+0x9d2>
 800f902:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f904:	3301      	adds	r3, #1
 800f906:	f43f ad56 	beq.w	800f3b6 <_strtod_l+0x47e>
 800f90a:	f04f 38ff 	mov.w	r8, #4294967295
 800f90e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800fa38 <_strtod_l+0xb00>
 800f912:	4650      	mov	r0, sl
 800f914:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f916:	f001 fbdd 	bl	80110d4 <_Bfree>
 800f91a:	4650      	mov	r0, sl
 800f91c:	9906      	ldr	r1, [sp, #24]
 800f91e:	f001 fbd9 	bl	80110d4 <_Bfree>
 800f922:	4650      	mov	r0, sl
 800f924:	9904      	ldr	r1, [sp, #16]
 800f926:	f001 fbd5 	bl	80110d4 <_Bfree>
 800f92a:	4659      	mov	r1, fp
 800f92c:	4650      	mov	r0, sl
 800f92e:	f001 fbd1 	bl	80110d4 <_Bfree>
 800f932:	e627      	b.n	800f584 <_strtod_l+0x64c>
 800f934:	f1b8 0f00 	cmp.w	r8, #0
 800f938:	d119      	bne.n	800f96e <_strtod_l+0xa36>
 800f93a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f93c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f940:	b9e3      	cbnz	r3, 800f97c <_strtod_l+0xa44>
 800f942:	2200      	movs	r2, #0
 800f944:	4630      	mov	r0, r6
 800f946:	4639      	mov	r1, r7
 800f948:	4b3c      	ldr	r3, [pc, #240]	; (800fa3c <_strtod_l+0xb04>)
 800f94a:	f7f1 f859 	bl	8000a00 <__aeabi_dcmplt>
 800f94e:	b9c8      	cbnz	r0, 800f984 <_strtod_l+0xa4c>
 800f950:	2200      	movs	r2, #0
 800f952:	4630      	mov	r0, r6
 800f954:	4639      	mov	r1, r7
 800f956:	4b3c      	ldr	r3, [pc, #240]	; (800fa48 <_strtod_l+0xb10>)
 800f958:	f7f0 fde0 	bl	800051c <__aeabi_dmul>
 800f95c:	4604      	mov	r4, r0
 800f95e:	460d      	mov	r5, r1
 800f960:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f964:	9416      	str	r4, [sp, #88]	; 0x58
 800f966:	9317      	str	r3, [sp, #92]	; 0x5c
 800f968:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800f96c:	e7a2      	b.n	800f8b4 <_strtod_l+0x97c>
 800f96e:	f1b8 0f01 	cmp.w	r8, #1
 800f972:	d103      	bne.n	800f97c <_strtod_l+0xa44>
 800f974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f976:	2b00      	cmp	r3, #0
 800f978:	f43f ad92 	beq.w	800f4a0 <_strtod_l+0x568>
 800f97c:	2600      	movs	r6, #0
 800f97e:	2400      	movs	r4, #0
 800f980:	4f32      	ldr	r7, [pc, #200]	; (800fa4c <_strtod_l+0xb14>)
 800f982:	e796      	b.n	800f8b2 <_strtod_l+0x97a>
 800f984:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f986:	4d30      	ldr	r5, [pc, #192]	; (800fa48 <_strtod_l+0xb10>)
 800f988:	e7ea      	b.n	800f960 <_strtod_l+0xa28>
 800f98a:	4b2f      	ldr	r3, [pc, #188]	; (800fa48 <_strtod_l+0xb10>)
 800f98c:	2200      	movs	r2, #0
 800f98e:	4630      	mov	r0, r6
 800f990:	4639      	mov	r1, r7
 800f992:	f7f0 fdc3 	bl	800051c <__aeabi_dmul>
 800f996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f998:	4604      	mov	r4, r0
 800f99a:	460d      	mov	r5, r1
 800f99c:	b933      	cbnz	r3, 800f9ac <_strtod_l+0xa74>
 800f99e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f9a2:	9010      	str	r0, [sp, #64]	; 0x40
 800f9a4:	9311      	str	r3, [sp, #68]	; 0x44
 800f9a6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800f9aa:	e783      	b.n	800f8b4 <_strtod_l+0x97c>
 800f9ac:	4602      	mov	r2, r0
 800f9ae:	460b      	mov	r3, r1
 800f9b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800f9b4:	e7f7      	b.n	800f9a6 <_strtod_l+0xa6e>
 800f9b6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800f9ba:	9b05      	ldr	r3, [sp, #20]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d1a8      	bne.n	800f912 <_strtod_l+0x9da>
 800f9c0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f9c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f9c6:	0d1b      	lsrs	r3, r3, #20
 800f9c8:	051b      	lsls	r3, r3, #20
 800f9ca:	429a      	cmp	r2, r3
 800f9cc:	d1a1      	bne.n	800f912 <_strtod_l+0x9da>
 800f9ce:	4620      	mov	r0, r4
 800f9d0:	4629      	mov	r1, r5
 800f9d2:	f7f1 fbf7 	bl	80011c4 <__aeabi_d2lz>
 800f9d6:	f7f0 fd73 	bl	80004c0 <__aeabi_l2d>
 800f9da:	4602      	mov	r2, r0
 800f9dc:	460b      	mov	r3, r1
 800f9de:	4620      	mov	r0, r4
 800f9e0:	4629      	mov	r1, r5
 800f9e2:	f7f0 fbe3 	bl	80001ac <__aeabi_dsub>
 800f9e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f9e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f9ec:	ea43 0308 	orr.w	r3, r3, r8
 800f9f0:	4313      	orrs	r3, r2
 800f9f2:	4604      	mov	r4, r0
 800f9f4:	460d      	mov	r5, r1
 800f9f6:	d066      	beq.n	800fac6 <_strtod_l+0xb8e>
 800f9f8:	a309      	add	r3, pc, #36	; (adr r3, 800fa20 <_strtod_l+0xae8>)
 800f9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9fe:	f7f0 ffff 	bl	8000a00 <__aeabi_dcmplt>
 800fa02:	2800      	cmp	r0, #0
 800fa04:	f47f ace2 	bne.w	800f3cc <_strtod_l+0x494>
 800fa08:	a307      	add	r3, pc, #28	; (adr r3, 800fa28 <_strtod_l+0xaf0>)
 800fa0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0e:	4620      	mov	r0, r4
 800fa10:	4629      	mov	r1, r5
 800fa12:	f7f1 f813 	bl	8000a3c <__aeabi_dcmpgt>
 800fa16:	2800      	cmp	r0, #0
 800fa18:	f43f af7b 	beq.w	800f912 <_strtod_l+0x9da>
 800fa1c:	e4d6      	b.n	800f3cc <_strtod_l+0x494>
 800fa1e:	bf00      	nop
 800fa20:	94a03595 	.word	0x94a03595
 800fa24:	3fdfffff 	.word	0x3fdfffff
 800fa28:	35afe535 	.word	0x35afe535
 800fa2c:	3fe00000 	.word	0x3fe00000
 800fa30:	000fffff 	.word	0x000fffff
 800fa34:	7ff00000 	.word	0x7ff00000
 800fa38:	7fefffff 	.word	0x7fefffff
 800fa3c:	3ff00000 	.word	0x3ff00000
 800fa40:	7fe00000 	.word	0x7fe00000
 800fa44:	7c9fffff 	.word	0x7c9fffff
 800fa48:	3fe00000 	.word	0x3fe00000
 800fa4c:	bff00000 	.word	0xbff00000
 800fa50:	9b05      	ldr	r3, [sp, #20]
 800fa52:	b313      	cbz	r3, 800fa9a <_strtod_l+0xb62>
 800fa54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fa56:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800fa5a:	d81e      	bhi.n	800fa9a <_strtod_l+0xb62>
 800fa5c:	a326      	add	r3, pc, #152	; (adr r3, 800faf8 <_strtod_l+0xbc0>)
 800fa5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa62:	4620      	mov	r0, r4
 800fa64:	4629      	mov	r1, r5
 800fa66:	f7f0 ffd5 	bl	8000a14 <__aeabi_dcmple>
 800fa6a:	b190      	cbz	r0, 800fa92 <_strtod_l+0xb5a>
 800fa6c:	4629      	mov	r1, r5
 800fa6e:	4620      	mov	r0, r4
 800fa70:	f7f1 f82c 	bl	8000acc <__aeabi_d2uiz>
 800fa74:	2801      	cmp	r0, #1
 800fa76:	bf38      	it	cc
 800fa78:	2001      	movcc	r0, #1
 800fa7a:	f7f0 fcd5 	bl	8000428 <__aeabi_ui2d>
 800fa7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa80:	4604      	mov	r4, r0
 800fa82:	460d      	mov	r5, r1
 800fa84:	b9d3      	cbnz	r3, 800fabc <_strtod_l+0xb84>
 800fa86:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa8a:	9012      	str	r0, [sp, #72]	; 0x48
 800fa8c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fa8e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800fa92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fa94:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800fa98:	1a9f      	subs	r7, r3, r2
 800fa9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fa9e:	f001 fe49 	bl	8011734 <__ulp>
 800faa2:	4602      	mov	r2, r0
 800faa4:	460b      	mov	r3, r1
 800faa6:	4630      	mov	r0, r6
 800faa8:	4639      	mov	r1, r7
 800faaa:	f7f0 fd37 	bl	800051c <__aeabi_dmul>
 800faae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fab2:	f7f0 fb7d 	bl	80001b0 <__adddf3>
 800fab6:	4680      	mov	r8, r0
 800fab8:	4689      	mov	r9, r1
 800faba:	e77e      	b.n	800f9ba <_strtod_l+0xa82>
 800fabc:	4602      	mov	r2, r0
 800fabe:	460b      	mov	r3, r1
 800fac0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800fac4:	e7e3      	b.n	800fa8e <_strtod_l+0xb56>
 800fac6:	a30e      	add	r3, pc, #56	; (adr r3, 800fb00 <_strtod_l+0xbc8>)
 800fac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800facc:	f7f0 ff98 	bl	8000a00 <__aeabi_dcmplt>
 800fad0:	e7a1      	b.n	800fa16 <_strtod_l+0xade>
 800fad2:	2300      	movs	r3, #0
 800fad4:	930a      	str	r3, [sp, #40]	; 0x28
 800fad6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fad8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800fada:	6013      	str	r3, [r2, #0]
 800fadc:	f7ff ba71 	b.w	800efc2 <_strtod_l+0x8a>
 800fae0:	2a65      	cmp	r2, #101	; 0x65
 800fae2:	f43f ab63 	beq.w	800f1ac <_strtod_l+0x274>
 800fae6:	2a45      	cmp	r2, #69	; 0x45
 800fae8:	f43f ab60 	beq.w	800f1ac <_strtod_l+0x274>
 800faec:	2301      	movs	r3, #1
 800faee:	f7ff bb95 	b.w	800f21c <_strtod_l+0x2e4>
 800faf2:	bf00      	nop
 800faf4:	f3af 8000 	nop.w
 800faf8:	ffc00000 	.word	0xffc00000
 800fafc:	41dfffff 	.word	0x41dfffff
 800fb00:	94a03595 	.word	0x94a03595
 800fb04:	3fcfffff 	.word	0x3fcfffff

0800fb08 <strtod>:
 800fb08:	460a      	mov	r2, r1
 800fb0a:	4601      	mov	r1, r0
 800fb0c:	4802      	ldr	r0, [pc, #8]	; (800fb18 <strtod+0x10>)
 800fb0e:	4b03      	ldr	r3, [pc, #12]	; (800fb1c <strtod+0x14>)
 800fb10:	6800      	ldr	r0, [r0, #0]
 800fb12:	f7ff ba11 	b.w	800ef38 <_strtod_l>
 800fb16:	bf00      	nop
 800fb18:	20000838 	.word	0x20000838
 800fb1c:	200008a0 	.word	0x200008a0

0800fb20 <strtok>:
 800fb20:	4b16      	ldr	r3, [pc, #88]	; (800fb7c <strtok+0x5c>)
 800fb22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb26:	681f      	ldr	r7, [r3, #0]
 800fb28:	4605      	mov	r5, r0
 800fb2a:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800fb2c:	460e      	mov	r6, r1
 800fb2e:	b9ec      	cbnz	r4, 800fb6c <strtok+0x4c>
 800fb30:	2050      	movs	r0, #80	; 0x50
 800fb32:	f001 fa67 	bl	8011004 <malloc>
 800fb36:	4602      	mov	r2, r0
 800fb38:	65b8      	str	r0, [r7, #88]	; 0x58
 800fb3a:	b920      	cbnz	r0, 800fb46 <strtok+0x26>
 800fb3c:	2157      	movs	r1, #87	; 0x57
 800fb3e:	4b10      	ldr	r3, [pc, #64]	; (800fb80 <strtok+0x60>)
 800fb40:	4810      	ldr	r0, [pc, #64]	; (800fb84 <strtok+0x64>)
 800fb42:	f000 f849 	bl	800fbd8 <__assert_func>
 800fb46:	e9c0 4400 	strd	r4, r4, [r0]
 800fb4a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800fb4e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800fb52:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800fb56:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800fb5a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800fb5e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800fb62:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800fb66:	6184      	str	r4, [r0, #24]
 800fb68:	7704      	strb	r4, [r0, #28]
 800fb6a:	6244      	str	r4, [r0, #36]	; 0x24
 800fb6c:	4631      	mov	r1, r6
 800fb6e:	4628      	mov	r0, r5
 800fb70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fb72:	2301      	movs	r3, #1
 800fb74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb78:	f000 b806 	b.w	800fb88 <__strtok_r>
 800fb7c:	20000838 	.word	0x20000838
 800fb80:	08012bb8 	.word	0x08012bb8
 800fb84:	08012bcf 	.word	0x08012bcf

0800fb88 <__strtok_r>:
 800fb88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb8a:	b908      	cbnz	r0, 800fb90 <__strtok_r+0x8>
 800fb8c:	6810      	ldr	r0, [r2, #0]
 800fb8e:	b188      	cbz	r0, 800fbb4 <__strtok_r+0x2c>
 800fb90:	4604      	mov	r4, r0
 800fb92:	460f      	mov	r7, r1
 800fb94:	4620      	mov	r0, r4
 800fb96:	f814 5b01 	ldrb.w	r5, [r4], #1
 800fb9a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800fb9e:	b91e      	cbnz	r6, 800fba8 <__strtok_r+0x20>
 800fba0:	b965      	cbnz	r5, 800fbbc <__strtok_r+0x34>
 800fba2:	4628      	mov	r0, r5
 800fba4:	6015      	str	r5, [r2, #0]
 800fba6:	e005      	b.n	800fbb4 <__strtok_r+0x2c>
 800fba8:	42b5      	cmp	r5, r6
 800fbaa:	d1f6      	bne.n	800fb9a <__strtok_r+0x12>
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d1f0      	bne.n	800fb92 <__strtok_r+0xa>
 800fbb0:	6014      	str	r4, [r2, #0]
 800fbb2:	7003      	strb	r3, [r0, #0]
 800fbb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbb6:	461c      	mov	r4, r3
 800fbb8:	e00c      	b.n	800fbd4 <__strtok_r+0x4c>
 800fbba:	b915      	cbnz	r5, 800fbc2 <__strtok_r+0x3a>
 800fbbc:	460e      	mov	r6, r1
 800fbbe:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fbc2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800fbc6:	42ab      	cmp	r3, r5
 800fbc8:	d1f7      	bne.n	800fbba <__strtok_r+0x32>
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d0f3      	beq.n	800fbb6 <__strtok_r+0x2e>
 800fbce:	2300      	movs	r3, #0
 800fbd0:	f804 3c01 	strb.w	r3, [r4, #-1]
 800fbd4:	6014      	str	r4, [r2, #0]
 800fbd6:	e7ed      	b.n	800fbb4 <__strtok_r+0x2c>

0800fbd8 <__assert_func>:
 800fbd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fbda:	4614      	mov	r4, r2
 800fbdc:	461a      	mov	r2, r3
 800fbde:	4b09      	ldr	r3, [pc, #36]	; (800fc04 <__assert_func+0x2c>)
 800fbe0:	4605      	mov	r5, r0
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	68d8      	ldr	r0, [r3, #12]
 800fbe6:	b14c      	cbz	r4, 800fbfc <__assert_func+0x24>
 800fbe8:	4b07      	ldr	r3, [pc, #28]	; (800fc08 <__assert_func+0x30>)
 800fbea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fbee:	9100      	str	r1, [sp, #0]
 800fbf0:	462b      	mov	r3, r5
 800fbf2:	4906      	ldr	r1, [pc, #24]	; (800fc0c <__assert_func+0x34>)
 800fbf4:	f000 fe8a 	bl	801090c <fiprintf>
 800fbf8:	f002 fb80 	bl	80122fc <abort>
 800fbfc:	4b04      	ldr	r3, [pc, #16]	; (800fc10 <__assert_func+0x38>)
 800fbfe:	461c      	mov	r4, r3
 800fc00:	e7f3      	b.n	800fbea <__assert_func+0x12>
 800fc02:	bf00      	nop
 800fc04:	20000838 	.word	0x20000838
 800fc08:	08012c2c 	.word	0x08012c2c
 800fc0c:	08012c39 	.word	0x08012c39
 800fc10:	08012c67 	.word	0x08012c67

0800fc14 <quorem>:
 800fc14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc18:	6903      	ldr	r3, [r0, #16]
 800fc1a:	690c      	ldr	r4, [r1, #16]
 800fc1c:	4607      	mov	r7, r0
 800fc1e:	42a3      	cmp	r3, r4
 800fc20:	f2c0 8082 	blt.w	800fd28 <quorem+0x114>
 800fc24:	3c01      	subs	r4, #1
 800fc26:	f100 0514 	add.w	r5, r0, #20
 800fc2a:	f101 0814 	add.w	r8, r1, #20
 800fc2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc32:	9301      	str	r3, [sp, #4]
 800fc34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fc38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc3c:	3301      	adds	r3, #1
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	fbb2 f6f3 	udiv	r6, r2, r3
 800fc44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fc48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fc4c:	d331      	bcc.n	800fcb2 <quorem+0x9e>
 800fc4e:	f04f 0e00 	mov.w	lr, #0
 800fc52:	4640      	mov	r0, r8
 800fc54:	46ac      	mov	ip, r5
 800fc56:	46f2      	mov	sl, lr
 800fc58:	f850 2b04 	ldr.w	r2, [r0], #4
 800fc5c:	b293      	uxth	r3, r2
 800fc5e:	fb06 e303 	mla	r3, r6, r3, lr
 800fc62:	0c12      	lsrs	r2, r2, #16
 800fc64:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	fb06 e202 	mla	r2, r6, r2, lr
 800fc6e:	ebaa 0303 	sub.w	r3, sl, r3
 800fc72:	f8dc a000 	ldr.w	sl, [ip]
 800fc76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fc7a:	fa1f fa8a 	uxth.w	sl, sl
 800fc7e:	4453      	add	r3, sl
 800fc80:	f8dc a000 	ldr.w	sl, [ip]
 800fc84:	b292      	uxth	r2, r2
 800fc86:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fc8a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fc8e:	b29b      	uxth	r3, r3
 800fc90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc94:	4581      	cmp	r9, r0
 800fc96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fc9a:	f84c 3b04 	str.w	r3, [ip], #4
 800fc9e:	d2db      	bcs.n	800fc58 <quorem+0x44>
 800fca0:	f855 300b 	ldr.w	r3, [r5, fp]
 800fca4:	b92b      	cbnz	r3, 800fcb2 <quorem+0x9e>
 800fca6:	9b01      	ldr	r3, [sp, #4]
 800fca8:	3b04      	subs	r3, #4
 800fcaa:	429d      	cmp	r5, r3
 800fcac:	461a      	mov	r2, r3
 800fcae:	d32f      	bcc.n	800fd10 <quorem+0xfc>
 800fcb0:	613c      	str	r4, [r7, #16]
 800fcb2:	4638      	mov	r0, r7
 800fcb4:	f001 fc96 	bl	80115e4 <__mcmp>
 800fcb8:	2800      	cmp	r0, #0
 800fcba:	db25      	blt.n	800fd08 <quorem+0xf4>
 800fcbc:	4628      	mov	r0, r5
 800fcbe:	f04f 0c00 	mov.w	ip, #0
 800fcc2:	3601      	adds	r6, #1
 800fcc4:	f858 1b04 	ldr.w	r1, [r8], #4
 800fcc8:	f8d0 e000 	ldr.w	lr, [r0]
 800fccc:	b28b      	uxth	r3, r1
 800fcce:	ebac 0303 	sub.w	r3, ip, r3
 800fcd2:	fa1f f28e 	uxth.w	r2, lr
 800fcd6:	4413      	add	r3, r2
 800fcd8:	0c0a      	lsrs	r2, r1, #16
 800fcda:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fcde:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fce2:	b29b      	uxth	r3, r3
 800fce4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fce8:	45c1      	cmp	r9, r8
 800fcea:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fcee:	f840 3b04 	str.w	r3, [r0], #4
 800fcf2:	d2e7      	bcs.n	800fcc4 <quorem+0xb0>
 800fcf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fcf8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fcfc:	b922      	cbnz	r2, 800fd08 <quorem+0xf4>
 800fcfe:	3b04      	subs	r3, #4
 800fd00:	429d      	cmp	r5, r3
 800fd02:	461a      	mov	r2, r3
 800fd04:	d30a      	bcc.n	800fd1c <quorem+0x108>
 800fd06:	613c      	str	r4, [r7, #16]
 800fd08:	4630      	mov	r0, r6
 800fd0a:	b003      	add	sp, #12
 800fd0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd10:	6812      	ldr	r2, [r2, #0]
 800fd12:	3b04      	subs	r3, #4
 800fd14:	2a00      	cmp	r2, #0
 800fd16:	d1cb      	bne.n	800fcb0 <quorem+0x9c>
 800fd18:	3c01      	subs	r4, #1
 800fd1a:	e7c6      	b.n	800fcaa <quorem+0x96>
 800fd1c:	6812      	ldr	r2, [r2, #0]
 800fd1e:	3b04      	subs	r3, #4
 800fd20:	2a00      	cmp	r2, #0
 800fd22:	d1f0      	bne.n	800fd06 <quorem+0xf2>
 800fd24:	3c01      	subs	r4, #1
 800fd26:	e7eb      	b.n	800fd00 <quorem+0xec>
 800fd28:	2000      	movs	r0, #0
 800fd2a:	e7ee      	b.n	800fd0a <quorem+0xf6>
 800fd2c:	0000      	movs	r0, r0
	...

0800fd30 <_dtoa_r>:
 800fd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd34:	4616      	mov	r6, r2
 800fd36:	461f      	mov	r7, r3
 800fd38:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fd3a:	b099      	sub	sp, #100	; 0x64
 800fd3c:	4605      	mov	r5, r0
 800fd3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800fd42:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800fd46:	b974      	cbnz	r4, 800fd66 <_dtoa_r+0x36>
 800fd48:	2010      	movs	r0, #16
 800fd4a:	f001 f95b 	bl	8011004 <malloc>
 800fd4e:	4602      	mov	r2, r0
 800fd50:	6268      	str	r0, [r5, #36]	; 0x24
 800fd52:	b920      	cbnz	r0, 800fd5e <_dtoa_r+0x2e>
 800fd54:	21ea      	movs	r1, #234	; 0xea
 800fd56:	4ba8      	ldr	r3, [pc, #672]	; (800fff8 <_dtoa_r+0x2c8>)
 800fd58:	48a8      	ldr	r0, [pc, #672]	; (800fffc <_dtoa_r+0x2cc>)
 800fd5a:	f7ff ff3d 	bl	800fbd8 <__assert_func>
 800fd5e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fd62:	6004      	str	r4, [r0, #0]
 800fd64:	60c4      	str	r4, [r0, #12]
 800fd66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fd68:	6819      	ldr	r1, [r3, #0]
 800fd6a:	b151      	cbz	r1, 800fd82 <_dtoa_r+0x52>
 800fd6c:	685a      	ldr	r2, [r3, #4]
 800fd6e:	2301      	movs	r3, #1
 800fd70:	4093      	lsls	r3, r2
 800fd72:	604a      	str	r2, [r1, #4]
 800fd74:	608b      	str	r3, [r1, #8]
 800fd76:	4628      	mov	r0, r5
 800fd78:	f001 f9ac 	bl	80110d4 <_Bfree>
 800fd7c:	2200      	movs	r2, #0
 800fd7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fd80:	601a      	str	r2, [r3, #0]
 800fd82:	1e3b      	subs	r3, r7, #0
 800fd84:	bfaf      	iteee	ge
 800fd86:	2300      	movge	r3, #0
 800fd88:	2201      	movlt	r2, #1
 800fd8a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fd8e:	9305      	strlt	r3, [sp, #20]
 800fd90:	bfa8      	it	ge
 800fd92:	f8c8 3000 	strge.w	r3, [r8]
 800fd96:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800fd9a:	4b99      	ldr	r3, [pc, #612]	; (8010000 <_dtoa_r+0x2d0>)
 800fd9c:	bfb8      	it	lt
 800fd9e:	f8c8 2000 	strlt.w	r2, [r8]
 800fda2:	ea33 0309 	bics.w	r3, r3, r9
 800fda6:	d119      	bne.n	800fddc <_dtoa_r+0xac>
 800fda8:	f242 730f 	movw	r3, #9999	; 0x270f
 800fdac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fdae:	6013      	str	r3, [r2, #0]
 800fdb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fdb4:	4333      	orrs	r3, r6
 800fdb6:	f000 857f 	beq.w	80108b8 <_dtoa_r+0xb88>
 800fdba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fdbc:	b953      	cbnz	r3, 800fdd4 <_dtoa_r+0xa4>
 800fdbe:	4b91      	ldr	r3, [pc, #580]	; (8010004 <_dtoa_r+0x2d4>)
 800fdc0:	e022      	b.n	800fe08 <_dtoa_r+0xd8>
 800fdc2:	4b91      	ldr	r3, [pc, #580]	; (8010008 <_dtoa_r+0x2d8>)
 800fdc4:	9303      	str	r3, [sp, #12]
 800fdc6:	3308      	adds	r3, #8
 800fdc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fdca:	6013      	str	r3, [r2, #0]
 800fdcc:	9803      	ldr	r0, [sp, #12]
 800fdce:	b019      	add	sp, #100	; 0x64
 800fdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdd4:	4b8b      	ldr	r3, [pc, #556]	; (8010004 <_dtoa_r+0x2d4>)
 800fdd6:	9303      	str	r3, [sp, #12]
 800fdd8:	3303      	adds	r3, #3
 800fdda:	e7f5      	b.n	800fdc8 <_dtoa_r+0x98>
 800fddc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fde0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800fde4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fde8:	2200      	movs	r2, #0
 800fdea:	2300      	movs	r3, #0
 800fdec:	f7f0 fdfe 	bl	80009ec <__aeabi_dcmpeq>
 800fdf0:	4680      	mov	r8, r0
 800fdf2:	b158      	cbz	r0, 800fe0c <_dtoa_r+0xdc>
 800fdf4:	2301      	movs	r3, #1
 800fdf6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fdf8:	6013      	str	r3, [r2, #0]
 800fdfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	f000 8558 	beq.w	80108b2 <_dtoa_r+0xb82>
 800fe02:	4882      	ldr	r0, [pc, #520]	; (801000c <_dtoa_r+0x2dc>)
 800fe04:	6018      	str	r0, [r3, #0]
 800fe06:	1e43      	subs	r3, r0, #1
 800fe08:	9303      	str	r3, [sp, #12]
 800fe0a:	e7df      	b.n	800fdcc <_dtoa_r+0x9c>
 800fe0c:	ab16      	add	r3, sp, #88	; 0x58
 800fe0e:	9301      	str	r3, [sp, #4]
 800fe10:	ab17      	add	r3, sp, #92	; 0x5c
 800fe12:	9300      	str	r3, [sp, #0]
 800fe14:	4628      	mov	r0, r5
 800fe16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fe1a:	f001 fd05 	bl	8011828 <__d2b>
 800fe1e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fe22:	4683      	mov	fp, r0
 800fe24:	2c00      	cmp	r4, #0
 800fe26:	d07f      	beq.n	800ff28 <_dtoa_r+0x1f8>
 800fe28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fe2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fe2e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800fe32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe36:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800fe3a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800fe3e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800fe42:	2200      	movs	r2, #0
 800fe44:	4b72      	ldr	r3, [pc, #456]	; (8010010 <_dtoa_r+0x2e0>)
 800fe46:	f7f0 f9b1 	bl	80001ac <__aeabi_dsub>
 800fe4a:	a365      	add	r3, pc, #404	; (adr r3, 800ffe0 <_dtoa_r+0x2b0>)
 800fe4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe50:	f7f0 fb64 	bl	800051c <__aeabi_dmul>
 800fe54:	a364      	add	r3, pc, #400	; (adr r3, 800ffe8 <_dtoa_r+0x2b8>)
 800fe56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe5a:	f7f0 f9a9 	bl	80001b0 <__adddf3>
 800fe5e:	4606      	mov	r6, r0
 800fe60:	4620      	mov	r0, r4
 800fe62:	460f      	mov	r7, r1
 800fe64:	f7f0 faf0 	bl	8000448 <__aeabi_i2d>
 800fe68:	a361      	add	r3, pc, #388	; (adr r3, 800fff0 <_dtoa_r+0x2c0>)
 800fe6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe6e:	f7f0 fb55 	bl	800051c <__aeabi_dmul>
 800fe72:	4602      	mov	r2, r0
 800fe74:	460b      	mov	r3, r1
 800fe76:	4630      	mov	r0, r6
 800fe78:	4639      	mov	r1, r7
 800fe7a:	f7f0 f999 	bl	80001b0 <__adddf3>
 800fe7e:	4606      	mov	r6, r0
 800fe80:	460f      	mov	r7, r1
 800fe82:	f7f0 fdfb 	bl	8000a7c <__aeabi_d2iz>
 800fe86:	2200      	movs	r2, #0
 800fe88:	4682      	mov	sl, r0
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	4630      	mov	r0, r6
 800fe8e:	4639      	mov	r1, r7
 800fe90:	f7f0 fdb6 	bl	8000a00 <__aeabi_dcmplt>
 800fe94:	b148      	cbz	r0, 800feaa <_dtoa_r+0x17a>
 800fe96:	4650      	mov	r0, sl
 800fe98:	f7f0 fad6 	bl	8000448 <__aeabi_i2d>
 800fe9c:	4632      	mov	r2, r6
 800fe9e:	463b      	mov	r3, r7
 800fea0:	f7f0 fda4 	bl	80009ec <__aeabi_dcmpeq>
 800fea4:	b908      	cbnz	r0, 800feaa <_dtoa_r+0x17a>
 800fea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800feaa:	f1ba 0f16 	cmp.w	sl, #22
 800feae:	d858      	bhi.n	800ff62 <_dtoa_r+0x232>
 800feb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800feb4:	4b57      	ldr	r3, [pc, #348]	; (8010014 <_dtoa_r+0x2e4>)
 800feb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800feba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febe:	f7f0 fd9f 	bl	8000a00 <__aeabi_dcmplt>
 800fec2:	2800      	cmp	r0, #0
 800fec4:	d04f      	beq.n	800ff66 <_dtoa_r+0x236>
 800fec6:	2300      	movs	r3, #0
 800fec8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fecc:	930f      	str	r3, [sp, #60]	; 0x3c
 800fece:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fed0:	1b1c      	subs	r4, r3, r4
 800fed2:	1e63      	subs	r3, r4, #1
 800fed4:	9309      	str	r3, [sp, #36]	; 0x24
 800fed6:	bf49      	itett	mi
 800fed8:	f1c4 0301 	rsbmi	r3, r4, #1
 800fedc:	2300      	movpl	r3, #0
 800fede:	9306      	strmi	r3, [sp, #24]
 800fee0:	2300      	movmi	r3, #0
 800fee2:	bf54      	ite	pl
 800fee4:	9306      	strpl	r3, [sp, #24]
 800fee6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800fee8:	f1ba 0f00 	cmp.w	sl, #0
 800feec:	db3d      	blt.n	800ff6a <_dtoa_r+0x23a>
 800feee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fef0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fef4:	4453      	add	r3, sl
 800fef6:	9309      	str	r3, [sp, #36]	; 0x24
 800fef8:	2300      	movs	r3, #0
 800fefa:	930a      	str	r3, [sp, #40]	; 0x28
 800fefc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fefe:	2b09      	cmp	r3, #9
 800ff00:	f200 808c 	bhi.w	801001c <_dtoa_r+0x2ec>
 800ff04:	2b05      	cmp	r3, #5
 800ff06:	bfc4      	itt	gt
 800ff08:	3b04      	subgt	r3, #4
 800ff0a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800ff0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ff0e:	bfc8      	it	gt
 800ff10:	2400      	movgt	r4, #0
 800ff12:	f1a3 0302 	sub.w	r3, r3, #2
 800ff16:	bfd8      	it	le
 800ff18:	2401      	movle	r4, #1
 800ff1a:	2b03      	cmp	r3, #3
 800ff1c:	f200 808a 	bhi.w	8010034 <_dtoa_r+0x304>
 800ff20:	e8df f003 	tbb	[pc, r3]
 800ff24:	5b4d4f2d 	.word	0x5b4d4f2d
 800ff28:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800ff2c:	441c      	add	r4, r3
 800ff2e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800ff32:	2b20      	cmp	r3, #32
 800ff34:	bfc3      	ittte	gt
 800ff36:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ff3a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800ff3e:	fa09 f303 	lslgt.w	r3, r9, r3
 800ff42:	f1c3 0320 	rsble	r3, r3, #32
 800ff46:	bfc6      	itte	gt
 800ff48:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ff4c:	4318      	orrgt	r0, r3
 800ff4e:	fa06 f003 	lslle.w	r0, r6, r3
 800ff52:	f7f0 fa69 	bl	8000428 <__aeabi_ui2d>
 800ff56:	2301      	movs	r3, #1
 800ff58:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ff5c:	3c01      	subs	r4, #1
 800ff5e:	9313      	str	r3, [sp, #76]	; 0x4c
 800ff60:	e76f      	b.n	800fe42 <_dtoa_r+0x112>
 800ff62:	2301      	movs	r3, #1
 800ff64:	e7b2      	b.n	800fecc <_dtoa_r+0x19c>
 800ff66:	900f      	str	r0, [sp, #60]	; 0x3c
 800ff68:	e7b1      	b.n	800fece <_dtoa_r+0x19e>
 800ff6a:	9b06      	ldr	r3, [sp, #24]
 800ff6c:	eba3 030a 	sub.w	r3, r3, sl
 800ff70:	9306      	str	r3, [sp, #24]
 800ff72:	f1ca 0300 	rsb	r3, sl, #0
 800ff76:	930a      	str	r3, [sp, #40]	; 0x28
 800ff78:	2300      	movs	r3, #0
 800ff7a:	930e      	str	r3, [sp, #56]	; 0x38
 800ff7c:	e7be      	b.n	800fefc <_dtoa_r+0x1cc>
 800ff7e:	2300      	movs	r3, #0
 800ff80:	930b      	str	r3, [sp, #44]	; 0x2c
 800ff82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	dc58      	bgt.n	801003a <_dtoa_r+0x30a>
 800ff88:	f04f 0901 	mov.w	r9, #1
 800ff8c:	464b      	mov	r3, r9
 800ff8e:	f8cd 9020 	str.w	r9, [sp, #32]
 800ff92:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800ff96:	2200      	movs	r2, #0
 800ff98:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800ff9a:	6042      	str	r2, [r0, #4]
 800ff9c:	2204      	movs	r2, #4
 800ff9e:	f102 0614 	add.w	r6, r2, #20
 800ffa2:	429e      	cmp	r6, r3
 800ffa4:	6841      	ldr	r1, [r0, #4]
 800ffa6:	d94e      	bls.n	8010046 <_dtoa_r+0x316>
 800ffa8:	4628      	mov	r0, r5
 800ffaa:	f001 f853 	bl	8011054 <_Balloc>
 800ffae:	9003      	str	r0, [sp, #12]
 800ffb0:	2800      	cmp	r0, #0
 800ffb2:	d14c      	bne.n	801004e <_dtoa_r+0x31e>
 800ffb4:	4602      	mov	r2, r0
 800ffb6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ffba:	4b17      	ldr	r3, [pc, #92]	; (8010018 <_dtoa_r+0x2e8>)
 800ffbc:	e6cc      	b.n	800fd58 <_dtoa_r+0x28>
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	e7de      	b.n	800ff80 <_dtoa_r+0x250>
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	930b      	str	r3, [sp, #44]	; 0x2c
 800ffc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ffc8:	eb0a 0903 	add.w	r9, sl, r3
 800ffcc:	f109 0301 	add.w	r3, r9, #1
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	9308      	str	r3, [sp, #32]
 800ffd4:	bfb8      	it	lt
 800ffd6:	2301      	movlt	r3, #1
 800ffd8:	e7dd      	b.n	800ff96 <_dtoa_r+0x266>
 800ffda:	2301      	movs	r3, #1
 800ffdc:	e7f2      	b.n	800ffc4 <_dtoa_r+0x294>
 800ffde:	bf00      	nop
 800ffe0:	636f4361 	.word	0x636f4361
 800ffe4:	3fd287a7 	.word	0x3fd287a7
 800ffe8:	8b60c8b3 	.word	0x8b60c8b3
 800ffec:	3fc68a28 	.word	0x3fc68a28
 800fff0:	509f79fb 	.word	0x509f79fb
 800fff4:	3fd34413 	.word	0x3fd34413
 800fff8:	08012bb8 	.word	0x08012bb8
 800fffc:	08012c75 	.word	0x08012c75
 8010000:	7ff00000 	.word	0x7ff00000
 8010004:	08012c71 	.word	0x08012c71
 8010008:	08012c68 	.word	0x08012c68
 801000c:	08012b45 	.word	0x08012b45
 8010010:	3ff80000 	.word	0x3ff80000
 8010014:	08012de0 	.word	0x08012de0
 8010018:	08012cd0 	.word	0x08012cd0
 801001c:	2401      	movs	r4, #1
 801001e:	2300      	movs	r3, #0
 8010020:	940b      	str	r4, [sp, #44]	; 0x2c
 8010022:	9322      	str	r3, [sp, #136]	; 0x88
 8010024:	f04f 39ff 	mov.w	r9, #4294967295
 8010028:	2200      	movs	r2, #0
 801002a:	2312      	movs	r3, #18
 801002c:	f8cd 9020 	str.w	r9, [sp, #32]
 8010030:	9223      	str	r2, [sp, #140]	; 0x8c
 8010032:	e7b0      	b.n	800ff96 <_dtoa_r+0x266>
 8010034:	2301      	movs	r3, #1
 8010036:	930b      	str	r3, [sp, #44]	; 0x2c
 8010038:	e7f4      	b.n	8010024 <_dtoa_r+0x2f4>
 801003a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 801003e:	464b      	mov	r3, r9
 8010040:	f8cd 9020 	str.w	r9, [sp, #32]
 8010044:	e7a7      	b.n	800ff96 <_dtoa_r+0x266>
 8010046:	3101      	adds	r1, #1
 8010048:	6041      	str	r1, [r0, #4]
 801004a:	0052      	lsls	r2, r2, #1
 801004c:	e7a7      	b.n	800ff9e <_dtoa_r+0x26e>
 801004e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010050:	9a03      	ldr	r2, [sp, #12]
 8010052:	601a      	str	r2, [r3, #0]
 8010054:	9b08      	ldr	r3, [sp, #32]
 8010056:	2b0e      	cmp	r3, #14
 8010058:	f200 80a8 	bhi.w	80101ac <_dtoa_r+0x47c>
 801005c:	2c00      	cmp	r4, #0
 801005e:	f000 80a5 	beq.w	80101ac <_dtoa_r+0x47c>
 8010062:	f1ba 0f00 	cmp.w	sl, #0
 8010066:	dd34      	ble.n	80100d2 <_dtoa_r+0x3a2>
 8010068:	4a9a      	ldr	r2, [pc, #616]	; (80102d4 <_dtoa_r+0x5a4>)
 801006a:	f00a 030f 	and.w	r3, sl, #15
 801006e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010072:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010076:	e9d3 3400 	ldrd	r3, r4, [r3]
 801007a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 801007e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8010082:	d016      	beq.n	80100b2 <_dtoa_r+0x382>
 8010084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010088:	4b93      	ldr	r3, [pc, #588]	; (80102d8 <_dtoa_r+0x5a8>)
 801008a:	2703      	movs	r7, #3
 801008c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010090:	f7f0 fb6e 	bl	8000770 <__aeabi_ddiv>
 8010094:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010098:	f004 040f 	and.w	r4, r4, #15
 801009c:	4e8e      	ldr	r6, [pc, #568]	; (80102d8 <_dtoa_r+0x5a8>)
 801009e:	b954      	cbnz	r4, 80100b6 <_dtoa_r+0x386>
 80100a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80100a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80100a8:	f7f0 fb62 	bl	8000770 <__aeabi_ddiv>
 80100ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80100b0:	e029      	b.n	8010106 <_dtoa_r+0x3d6>
 80100b2:	2702      	movs	r7, #2
 80100b4:	e7f2      	b.n	801009c <_dtoa_r+0x36c>
 80100b6:	07e1      	lsls	r1, r4, #31
 80100b8:	d508      	bpl.n	80100cc <_dtoa_r+0x39c>
 80100ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80100be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80100c2:	f7f0 fa2b 	bl	800051c <__aeabi_dmul>
 80100c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80100ca:	3701      	adds	r7, #1
 80100cc:	1064      	asrs	r4, r4, #1
 80100ce:	3608      	adds	r6, #8
 80100d0:	e7e5      	b.n	801009e <_dtoa_r+0x36e>
 80100d2:	f000 80a5 	beq.w	8010220 <_dtoa_r+0x4f0>
 80100d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80100da:	f1ca 0400 	rsb	r4, sl, #0
 80100de:	4b7d      	ldr	r3, [pc, #500]	; (80102d4 <_dtoa_r+0x5a4>)
 80100e0:	f004 020f 	and.w	r2, r4, #15
 80100e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80100e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ec:	f7f0 fa16 	bl	800051c <__aeabi_dmul>
 80100f0:	2702      	movs	r7, #2
 80100f2:	2300      	movs	r3, #0
 80100f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80100f8:	4e77      	ldr	r6, [pc, #476]	; (80102d8 <_dtoa_r+0x5a8>)
 80100fa:	1124      	asrs	r4, r4, #4
 80100fc:	2c00      	cmp	r4, #0
 80100fe:	f040 8084 	bne.w	801020a <_dtoa_r+0x4da>
 8010102:	2b00      	cmp	r3, #0
 8010104:	d1d2      	bne.n	80100ac <_dtoa_r+0x37c>
 8010106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010108:	2b00      	cmp	r3, #0
 801010a:	f000 808b 	beq.w	8010224 <_dtoa_r+0x4f4>
 801010e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010112:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8010116:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801011a:	2200      	movs	r2, #0
 801011c:	4b6f      	ldr	r3, [pc, #444]	; (80102dc <_dtoa_r+0x5ac>)
 801011e:	f7f0 fc6f 	bl	8000a00 <__aeabi_dcmplt>
 8010122:	2800      	cmp	r0, #0
 8010124:	d07e      	beq.n	8010224 <_dtoa_r+0x4f4>
 8010126:	9b08      	ldr	r3, [sp, #32]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d07b      	beq.n	8010224 <_dtoa_r+0x4f4>
 801012c:	f1b9 0f00 	cmp.w	r9, #0
 8010130:	dd38      	ble.n	80101a4 <_dtoa_r+0x474>
 8010132:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010136:	2200      	movs	r2, #0
 8010138:	4b69      	ldr	r3, [pc, #420]	; (80102e0 <_dtoa_r+0x5b0>)
 801013a:	f7f0 f9ef 	bl	800051c <__aeabi_dmul>
 801013e:	464c      	mov	r4, r9
 8010140:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010144:	f10a 38ff 	add.w	r8, sl, #4294967295
 8010148:	3701      	adds	r7, #1
 801014a:	4638      	mov	r0, r7
 801014c:	f7f0 f97c 	bl	8000448 <__aeabi_i2d>
 8010150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010154:	f7f0 f9e2 	bl	800051c <__aeabi_dmul>
 8010158:	2200      	movs	r2, #0
 801015a:	4b62      	ldr	r3, [pc, #392]	; (80102e4 <_dtoa_r+0x5b4>)
 801015c:	f7f0 f828 	bl	80001b0 <__adddf3>
 8010160:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8010164:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010168:	9611      	str	r6, [sp, #68]	; 0x44
 801016a:	2c00      	cmp	r4, #0
 801016c:	d15d      	bne.n	801022a <_dtoa_r+0x4fa>
 801016e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010172:	2200      	movs	r2, #0
 8010174:	4b5c      	ldr	r3, [pc, #368]	; (80102e8 <_dtoa_r+0x5b8>)
 8010176:	f7f0 f819 	bl	80001ac <__aeabi_dsub>
 801017a:	4602      	mov	r2, r0
 801017c:	460b      	mov	r3, r1
 801017e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010182:	4633      	mov	r3, r6
 8010184:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010186:	f7f0 fc59 	bl	8000a3c <__aeabi_dcmpgt>
 801018a:	2800      	cmp	r0, #0
 801018c:	f040 829c 	bne.w	80106c8 <_dtoa_r+0x998>
 8010190:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010194:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010196:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801019a:	f7f0 fc31 	bl	8000a00 <__aeabi_dcmplt>
 801019e:	2800      	cmp	r0, #0
 80101a0:	f040 8290 	bne.w	80106c4 <_dtoa_r+0x994>
 80101a4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80101a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80101ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	f2c0 8152 	blt.w	8010458 <_dtoa_r+0x728>
 80101b4:	f1ba 0f0e 	cmp.w	sl, #14
 80101b8:	f300 814e 	bgt.w	8010458 <_dtoa_r+0x728>
 80101bc:	4b45      	ldr	r3, [pc, #276]	; (80102d4 <_dtoa_r+0x5a4>)
 80101be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80101c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80101c6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80101ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	f280 80db 	bge.w	8010388 <_dtoa_r+0x658>
 80101d2:	9b08      	ldr	r3, [sp, #32]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	f300 80d7 	bgt.w	8010388 <_dtoa_r+0x658>
 80101da:	f040 8272 	bne.w	80106c2 <_dtoa_r+0x992>
 80101de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80101e2:	2200      	movs	r2, #0
 80101e4:	4b40      	ldr	r3, [pc, #256]	; (80102e8 <_dtoa_r+0x5b8>)
 80101e6:	f7f0 f999 	bl	800051c <__aeabi_dmul>
 80101ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80101ee:	f7f0 fc1b 	bl	8000a28 <__aeabi_dcmpge>
 80101f2:	9c08      	ldr	r4, [sp, #32]
 80101f4:	4626      	mov	r6, r4
 80101f6:	2800      	cmp	r0, #0
 80101f8:	f040 8248 	bne.w	801068c <_dtoa_r+0x95c>
 80101fc:	2331      	movs	r3, #49	; 0x31
 80101fe:	9f03      	ldr	r7, [sp, #12]
 8010200:	f10a 0a01 	add.w	sl, sl, #1
 8010204:	f807 3b01 	strb.w	r3, [r7], #1
 8010208:	e244      	b.n	8010694 <_dtoa_r+0x964>
 801020a:	07e2      	lsls	r2, r4, #31
 801020c:	d505      	bpl.n	801021a <_dtoa_r+0x4ea>
 801020e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010212:	f7f0 f983 	bl	800051c <__aeabi_dmul>
 8010216:	2301      	movs	r3, #1
 8010218:	3701      	adds	r7, #1
 801021a:	1064      	asrs	r4, r4, #1
 801021c:	3608      	adds	r6, #8
 801021e:	e76d      	b.n	80100fc <_dtoa_r+0x3cc>
 8010220:	2702      	movs	r7, #2
 8010222:	e770      	b.n	8010106 <_dtoa_r+0x3d6>
 8010224:	46d0      	mov	r8, sl
 8010226:	9c08      	ldr	r4, [sp, #32]
 8010228:	e78f      	b.n	801014a <_dtoa_r+0x41a>
 801022a:	9903      	ldr	r1, [sp, #12]
 801022c:	4b29      	ldr	r3, [pc, #164]	; (80102d4 <_dtoa_r+0x5a4>)
 801022e:	4421      	add	r1, r4
 8010230:	9112      	str	r1, [sp, #72]	; 0x48
 8010232:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010234:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010238:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801023c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010240:	2900      	cmp	r1, #0
 8010242:	d055      	beq.n	80102f0 <_dtoa_r+0x5c0>
 8010244:	2000      	movs	r0, #0
 8010246:	4929      	ldr	r1, [pc, #164]	; (80102ec <_dtoa_r+0x5bc>)
 8010248:	f7f0 fa92 	bl	8000770 <__aeabi_ddiv>
 801024c:	463b      	mov	r3, r7
 801024e:	4632      	mov	r2, r6
 8010250:	f7ef ffac 	bl	80001ac <__aeabi_dsub>
 8010254:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010258:	9f03      	ldr	r7, [sp, #12]
 801025a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801025e:	f7f0 fc0d 	bl	8000a7c <__aeabi_d2iz>
 8010262:	4604      	mov	r4, r0
 8010264:	f7f0 f8f0 	bl	8000448 <__aeabi_i2d>
 8010268:	4602      	mov	r2, r0
 801026a:	460b      	mov	r3, r1
 801026c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010270:	f7ef ff9c 	bl	80001ac <__aeabi_dsub>
 8010274:	4602      	mov	r2, r0
 8010276:	460b      	mov	r3, r1
 8010278:	3430      	adds	r4, #48	; 0x30
 801027a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801027e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010282:	f807 4b01 	strb.w	r4, [r7], #1
 8010286:	f7f0 fbbb 	bl	8000a00 <__aeabi_dcmplt>
 801028a:	2800      	cmp	r0, #0
 801028c:	d174      	bne.n	8010378 <_dtoa_r+0x648>
 801028e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010292:	2000      	movs	r0, #0
 8010294:	4911      	ldr	r1, [pc, #68]	; (80102dc <_dtoa_r+0x5ac>)
 8010296:	f7ef ff89 	bl	80001ac <__aeabi_dsub>
 801029a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801029e:	f7f0 fbaf 	bl	8000a00 <__aeabi_dcmplt>
 80102a2:	2800      	cmp	r0, #0
 80102a4:	f040 80b7 	bne.w	8010416 <_dtoa_r+0x6e6>
 80102a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80102aa:	429f      	cmp	r7, r3
 80102ac:	f43f af7a 	beq.w	80101a4 <_dtoa_r+0x474>
 80102b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80102b4:	2200      	movs	r2, #0
 80102b6:	4b0a      	ldr	r3, [pc, #40]	; (80102e0 <_dtoa_r+0x5b0>)
 80102b8:	f7f0 f930 	bl	800051c <__aeabi_dmul>
 80102bc:	2200      	movs	r2, #0
 80102be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80102c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80102c6:	4b06      	ldr	r3, [pc, #24]	; (80102e0 <_dtoa_r+0x5b0>)
 80102c8:	f7f0 f928 	bl	800051c <__aeabi_dmul>
 80102cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80102d0:	e7c3      	b.n	801025a <_dtoa_r+0x52a>
 80102d2:	bf00      	nop
 80102d4:	08012de0 	.word	0x08012de0
 80102d8:	08012db8 	.word	0x08012db8
 80102dc:	3ff00000 	.word	0x3ff00000
 80102e0:	40240000 	.word	0x40240000
 80102e4:	401c0000 	.word	0x401c0000
 80102e8:	40140000 	.word	0x40140000
 80102ec:	3fe00000 	.word	0x3fe00000
 80102f0:	4630      	mov	r0, r6
 80102f2:	4639      	mov	r1, r7
 80102f4:	f7f0 f912 	bl	800051c <__aeabi_dmul>
 80102f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80102fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80102fe:	9c03      	ldr	r4, [sp, #12]
 8010300:	9314      	str	r3, [sp, #80]	; 0x50
 8010302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010306:	f7f0 fbb9 	bl	8000a7c <__aeabi_d2iz>
 801030a:	9015      	str	r0, [sp, #84]	; 0x54
 801030c:	f7f0 f89c 	bl	8000448 <__aeabi_i2d>
 8010310:	4602      	mov	r2, r0
 8010312:	460b      	mov	r3, r1
 8010314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010318:	f7ef ff48 	bl	80001ac <__aeabi_dsub>
 801031c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801031e:	4606      	mov	r6, r0
 8010320:	3330      	adds	r3, #48	; 0x30
 8010322:	f804 3b01 	strb.w	r3, [r4], #1
 8010326:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010328:	460f      	mov	r7, r1
 801032a:	429c      	cmp	r4, r3
 801032c:	f04f 0200 	mov.w	r2, #0
 8010330:	d124      	bne.n	801037c <_dtoa_r+0x64c>
 8010332:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010336:	4bb0      	ldr	r3, [pc, #704]	; (80105f8 <_dtoa_r+0x8c8>)
 8010338:	f7ef ff3a 	bl	80001b0 <__adddf3>
 801033c:	4602      	mov	r2, r0
 801033e:	460b      	mov	r3, r1
 8010340:	4630      	mov	r0, r6
 8010342:	4639      	mov	r1, r7
 8010344:	f7f0 fb7a 	bl	8000a3c <__aeabi_dcmpgt>
 8010348:	2800      	cmp	r0, #0
 801034a:	d163      	bne.n	8010414 <_dtoa_r+0x6e4>
 801034c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010350:	2000      	movs	r0, #0
 8010352:	49a9      	ldr	r1, [pc, #676]	; (80105f8 <_dtoa_r+0x8c8>)
 8010354:	f7ef ff2a 	bl	80001ac <__aeabi_dsub>
 8010358:	4602      	mov	r2, r0
 801035a:	460b      	mov	r3, r1
 801035c:	4630      	mov	r0, r6
 801035e:	4639      	mov	r1, r7
 8010360:	f7f0 fb4e 	bl	8000a00 <__aeabi_dcmplt>
 8010364:	2800      	cmp	r0, #0
 8010366:	f43f af1d 	beq.w	80101a4 <_dtoa_r+0x474>
 801036a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801036c:	1e7b      	subs	r3, r7, #1
 801036e:	9314      	str	r3, [sp, #80]	; 0x50
 8010370:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8010374:	2b30      	cmp	r3, #48	; 0x30
 8010376:	d0f8      	beq.n	801036a <_dtoa_r+0x63a>
 8010378:	46c2      	mov	sl, r8
 801037a:	e03b      	b.n	80103f4 <_dtoa_r+0x6c4>
 801037c:	4b9f      	ldr	r3, [pc, #636]	; (80105fc <_dtoa_r+0x8cc>)
 801037e:	f7f0 f8cd 	bl	800051c <__aeabi_dmul>
 8010382:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010386:	e7bc      	b.n	8010302 <_dtoa_r+0x5d2>
 8010388:	9f03      	ldr	r7, [sp, #12]
 801038a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801038e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010392:	4640      	mov	r0, r8
 8010394:	4649      	mov	r1, r9
 8010396:	f7f0 f9eb 	bl	8000770 <__aeabi_ddiv>
 801039a:	f7f0 fb6f 	bl	8000a7c <__aeabi_d2iz>
 801039e:	4604      	mov	r4, r0
 80103a0:	f7f0 f852 	bl	8000448 <__aeabi_i2d>
 80103a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103a8:	f7f0 f8b8 	bl	800051c <__aeabi_dmul>
 80103ac:	4602      	mov	r2, r0
 80103ae:	460b      	mov	r3, r1
 80103b0:	4640      	mov	r0, r8
 80103b2:	4649      	mov	r1, r9
 80103b4:	f7ef fefa 	bl	80001ac <__aeabi_dsub>
 80103b8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80103bc:	f807 6b01 	strb.w	r6, [r7], #1
 80103c0:	9e03      	ldr	r6, [sp, #12]
 80103c2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80103c6:	1bbe      	subs	r6, r7, r6
 80103c8:	45b4      	cmp	ip, r6
 80103ca:	4602      	mov	r2, r0
 80103cc:	460b      	mov	r3, r1
 80103ce:	d136      	bne.n	801043e <_dtoa_r+0x70e>
 80103d0:	f7ef feee 	bl	80001b0 <__adddf3>
 80103d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103d8:	4680      	mov	r8, r0
 80103da:	4689      	mov	r9, r1
 80103dc:	f7f0 fb2e 	bl	8000a3c <__aeabi_dcmpgt>
 80103e0:	bb58      	cbnz	r0, 801043a <_dtoa_r+0x70a>
 80103e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103e6:	4640      	mov	r0, r8
 80103e8:	4649      	mov	r1, r9
 80103ea:	f7f0 faff 	bl	80009ec <__aeabi_dcmpeq>
 80103ee:	b108      	cbz	r0, 80103f4 <_dtoa_r+0x6c4>
 80103f0:	07e1      	lsls	r1, r4, #31
 80103f2:	d422      	bmi.n	801043a <_dtoa_r+0x70a>
 80103f4:	4628      	mov	r0, r5
 80103f6:	4659      	mov	r1, fp
 80103f8:	f000 fe6c 	bl	80110d4 <_Bfree>
 80103fc:	2300      	movs	r3, #0
 80103fe:	703b      	strb	r3, [r7, #0]
 8010400:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8010402:	f10a 0001 	add.w	r0, sl, #1
 8010406:	6018      	str	r0, [r3, #0]
 8010408:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801040a:	2b00      	cmp	r3, #0
 801040c:	f43f acde 	beq.w	800fdcc <_dtoa_r+0x9c>
 8010410:	601f      	str	r7, [r3, #0]
 8010412:	e4db      	b.n	800fdcc <_dtoa_r+0x9c>
 8010414:	4627      	mov	r7, r4
 8010416:	463b      	mov	r3, r7
 8010418:	461f      	mov	r7, r3
 801041a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801041e:	2a39      	cmp	r2, #57	; 0x39
 8010420:	d107      	bne.n	8010432 <_dtoa_r+0x702>
 8010422:	9a03      	ldr	r2, [sp, #12]
 8010424:	429a      	cmp	r2, r3
 8010426:	d1f7      	bne.n	8010418 <_dtoa_r+0x6e8>
 8010428:	2230      	movs	r2, #48	; 0x30
 801042a:	9903      	ldr	r1, [sp, #12]
 801042c:	f108 0801 	add.w	r8, r8, #1
 8010430:	700a      	strb	r2, [r1, #0]
 8010432:	781a      	ldrb	r2, [r3, #0]
 8010434:	3201      	adds	r2, #1
 8010436:	701a      	strb	r2, [r3, #0]
 8010438:	e79e      	b.n	8010378 <_dtoa_r+0x648>
 801043a:	46d0      	mov	r8, sl
 801043c:	e7eb      	b.n	8010416 <_dtoa_r+0x6e6>
 801043e:	2200      	movs	r2, #0
 8010440:	4b6e      	ldr	r3, [pc, #440]	; (80105fc <_dtoa_r+0x8cc>)
 8010442:	f7f0 f86b 	bl	800051c <__aeabi_dmul>
 8010446:	2200      	movs	r2, #0
 8010448:	2300      	movs	r3, #0
 801044a:	4680      	mov	r8, r0
 801044c:	4689      	mov	r9, r1
 801044e:	f7f0 facd 	bl	80009ec <__aeabi_dcmpeq>
 8010452:	2800      	cmp	r0, #0
 8010454:	d09b      	beq.n	801038e <_dtoa_r+0x65e>
 8010456:	e7cd      	b.n	80103f4 <_dtoa_r+0x6c4>
 8010458:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801045a:	2a00      	cmp	r2, #0
 801045c:	f000 80d0 	beq.w	8010600 <_dtoa_r+0x8d0>
 8010460:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010462:	2a01      	cmp	r2, #1
 8010464:	f300 80ae 	bgt.w	80105c4 <_dtoa_r+0x894>
 8010468:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801046a:	2a00      	cmp	r2, #0
 801046c:	f000 80a6 	beq.w	80105bc <_dtoa_r+0x88c>
 8010470:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010474:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010476:	9f06      	ldr	r7, [sp, #24]
 8010478:	9a06      	ldr	r2, [sp, #24]
 801047a:	2101      	movs	r1, #1
 801047c:	441a      	add	r2, r3
 801047e:	9206      	str	r2, [sp, #24]
 8010480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010482:	4628      	mov	r0, r5
 8010484:	441a      	add	r2, r3
 8010486:	9209      	str	r2, [sp, #36]	; 0x24
 8010488:	f000 ff24 	bl	80112d4 <__i2b>
 801048c:	4606      	mov	r6, r0
 801048e:	2f00      	cmp	r7, #0
 8010490:	dd0c      	ble.n	80104ac <_dtoa_r+0x77c>
 8010492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010494:	2b00      	cmp	r3, #0
 8010496:	dd09      	ble.n	80104ac <_dtoa_r+0x77c>
 8010498:	42bb      	cmp	r3, r7
 801049a:	bfa8      	it	ge
 801049c:	463b      	movge	r3, r7
 801049e:	9a06      	ldr	r2, [sp, #24]
 80104a0:	1aff      	subs	r7, r7, r3
 80104a2:	1ad2      	subs	r2, r2, r3
 80104a4:	9206      	str	r2, [sp, #24]
 80104a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104a8:	1ad3      	subs	r3, r2, r3
 80104aa:	9309      	str	r3, [sp, #36]	; 0x24
 80104ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104ae:	b1f3      	cbz	r3, 80104ee <_dtoa_r+0x7be>
 80104b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	f000 80a8 	beq.w	8010608 <_dtoa_r+0x8d8>
 80104b8:	2c00      	cmp	r4, #0
 80104ba:	dd10      	ble.n	80104de <_dtoa_r+0x7ae>
 80104bc:	4631      	mov	r1, r6
 80104be:	4622      	mov	r2, r4
 80104c0:	4628      	mov	r0, r5
 80104c2:	f000 ffc5 	bl	8011450 <__pow5mult>
 80104c6:	465a      	mov	r2, fp
 80104c8:	4601      	mov	r1, r0
 80104ca:	4606      	mov	r6, r0
 80104cc:	4628      	mov	r0, r5
 80104ce:	f000 ff17 	bl	8011300 <__multiply>
 80104d2:	4680      	mov	r8, r0
 80104d4:	4659      	mov	r1, fp
 80104d6:	4628      	mov	r0, r5
 80104d8:	f000 fdfc 	bl	80110d4 <_Bfree>
 80104dc:	46c3      	mov	fp, r8
 80104de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104e0:	1b1a      	subs	r2, r3, r4
 80104e2:	d004      	beq.n	80104ee <_dtoa_r+0x7be>
 80104e4:	4659      	mov	r1, fp
 80104e6:	4628      	mov	r0, r5
 80104e8:	f000 ffb2 	bl	8011450 <__pow5mult>
 80104ec:	4683      	mov	fp, r0
 80104ee:	2101      	movs	r1, #1
 80104f0:	4628      	mov	r0, r5
 80104f2:	f000 feef 	bl	80112d4 <__i2b>
 80104f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80104f8:	4604      	mov	r4, r0
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	f340 8086 	ble.w	801060c <_dtoa_r+0x8dc>
 8010500:	461a      	mov	r2, r3
 8010502:	4601      	mov	r1, r0
 8010504:	4628      	mov	r0, r5
 8010506:	f000 ffa3 	bl	8011450 <__pow5mult>
 801050a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801050c:	4604      	mov	r4, r0
 801050e:	2b01      	cmp	r3, #1
 8010510:	dd7f      	ble.n	8010612 <_dtoa_r+0x8e2>
 8010512:	f04f 0800 	mov.w	r8, #0
 8010516:	6923      	ldr	r3, [r4, #16]
 8010518:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801051c:	6918      	ldr	r0, [r3, #16]
 801051e:	f000 fe8b 	bl	8011238 <__hi0bits>
 8010522:	f1c0 0020 	rsb	r0, r0, #32
 8010526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010528:	4418      	add	r0, r3
 801052a:	f010 001f 	ands.w	r0, r0, #31
 801052e:	f000 8092 	beq.w	8010656 <_dtoa_r+0x926>
 8010532:	f1c0 0320 	rsb	r3, r0, #32
 8010536:	2b04      	cmp	r3, #4
 8010538:	f340 808a 	ble.w	8010650 <_dtoa_r+0x920>
 801053c:	f1c0 001c 	rsb	r0, r0, #28
 8010540:	9b06      	ldr	r3, [sp, #24]
 8010542:	4407      	add	r7, r0
 8010544:	4403      	add	r3, r0
 8010546:	9306      	str	r3, [sp, #24]
 8010548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801054a:	4403      	add	r3, r0
 801054c:	9309      	str	r3, [sp, #36]	; 0x24
 801054e:	9b06      	ldr	r3, [sp, #24]
 8010550:	2b00      	cmp	r3, #0
 8010552:	dd05      	ble.n	8010560 <_dtoa_r+0x830>
 8010554:	4659      	mov	r1, fp
 8010556:	461a      	mov	r2, r3
 8010558:	4628      	mov	r0, r5
 801055a:	f000 ffd3 	bl	8011504 <__lshift>
 801055e:	4683      	mov	fp, r0
 8010560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010562:	2b00      	cmp	r3, #0
 8010564:	dd05      	ble.n	8010572 <_dtoa_r+0x842>
 8010566:	4621      	mov	r1, r4
 8010568:	461a      	mov	r2, r3
 801056a:	4628      	mov	r0, r5
 801056c:	f000 ffca 	bl	8011504 <__lshift>
 8010570:	4604      	mov	r4, r0
 8010572:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010574:	2b00      	cmp	r3, #0
 8010576:	d070      	beq.n	801065a <_dtoa_r+0x92a>
 8010578:	4621      	mov	r1, r4
 801057a:	4658      	mov	r0, fp
 801057c:	f001 f832 	bl	80115e4 <__mcmp>
 8010580:	2800      	cmp	r0, #0
 8010582:	da6a      	bge.n	801065a <_dtoa_r+0x92a>
 8010584:	2300      	movs	r3, #0
 8010586:	4659      	mov	r1, fp
 8010588:	220a      	movs	r2, #10
 801058a:	4628      	mov	r0, r5
 801058c:	f000 fdc4 	bl	8011118 <__multadd>
 8010590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010592:	4683      	mov	fp, r0
 8010594:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010598:	2b00      	cmp	r3, #0
 801059a:	f000 8194 	beq.w	80108c6 <_dtoa_r+0xb96>
 801059e:	4631      	mov	r1, r6
 80105a0:	2300      	movs	r3, #0
 80105a2:	220a      	movs	r2, #10
 80105a4:	4628      	mov	r0, r5
 80105a6:	f000 fdb7 	bl	8011118 <__multadd>
 80105aa:	f1b9 0f00 	cmp.w	r9, #0
 80105ae:	4606      	mov	r6, r0
 80105b0:	f300 8093 	bgt.w	80106da <_dtoa_r+0x9aa>
 80105b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105b6:	2b02      	cmp	r3, #2
 80105b8:	dc57      	bgt.n	801066a <_dtoa_r+0x93a>
 80105ba:	e08e      	b.n	80106da <_dtoa_r+0x9aa>
 80105bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80105be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80105c2:	e757      	b.n	8010474 <_dtoa_r+0x744>
 80105c4:	9b08      	ldr	r3, [sp, #32]
 80105c6:	1e5c      	subs	r4, r3, #1
 80105c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105ca:	42a3      	cmp	r3, r4
 80105cc:	bfb7      	itett	lt
 80105ce:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80105d0:	1b1c      	subge	r4, r3, r4
 80105d2:	1ae2      	sublt	r2, r4, r3
 80105d4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80105d6:	bfbe      	ittt	lt
 80105d8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80105da:	189b      	addlt	r3, r3, r2
 80105dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80105de:	9b08      	ldr	r3, [sp, #32]
 80105e0:	bfb8      	it	lt
 80105e2:	2400      	movlt	r4, #0
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	bfbb      	ittet	lt
 80105e8:	9b06      	ldrlt	r3, [sp, #24]
 80105ea:	9a08      	ldrlt	r2, [sp, #32]
 80105ec:	9f06      	ldrge	r7, [sp, #24]
 80105ee:	1a9f      	sublt	r7, r3, r2
 80105f0:	bfac      	ite	ge
 80105f2:	9b08      	ldrge	r3, [sp, #32]
 80105f4:	2300      	movlt	r3, #0
 80105f6:	e73f      	b.n	8010478 <_dtoa_r+0x748>
 80105f8:	3fe00000 	.word	0x3fe00000
 80105fc:	40240000 	.word	0x40240000
 8010600:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010602:	9f06      	ldr	r7, [sp, #24]
 8010604:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8010606:	e742      	b.n	801048e <_dtoa_r+0x75e>
 8010608:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801060a:	e76b      	b.n	80104e4 <_dtoa_r+0x7b4>
 801060c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801060e:	2b01      	cmp	r3, #1
 8010610:	dc19      	bgt.n	8010646 <_dtoa_r+0x916>
 8010612:	9b04      	ldr	r3, [sp, #16]
 8010614:	b9bb      	cbnz	r3, 8010646 <_dtoa_r+0x916>
 8010616:	9b05      	ldr	r3, [sp, #20]
 8010618:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801061c:	b99b      	cbnz	r3, 8010646 <_dtoa_r+0x916>
 801061e:	9b05      	ldr	r3, [sp, #20]
 8010620:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010624:	0d1b      	lsrs	r3, r3, #20
 8010626:	051b      	lsls	r3, r3, #20
 8010628:	b183      	cbz	r3, 801064c <_dtoa_r+0x91c>
 801062a:	f04f 0801 	mov.w	r8, #1
 801062e:	9b06      	ldr	r3, [sp, #24]
 8010630:	3301      	adds	r3, #1
 8010632:	9306      	str	r3, [sp, #24]
 8010634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010636:	3301      	adds	r3, #1
 8010638:	9309      	str	r3, [sp, #36]	; 0x24
 801063a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801063c:	2b00      	cmp	r3, #0
 801063e:	f47f af6a 	bne.w	8010516 <_dtoa_r+0x7e6>
 8010642:	2001      	movs	r0, #1
 8010644:	e76f      	b.n	8010526 <_dtoa_r+0x7f6>
 8010646:	f04f 0800 	mov.w	r8, #0
 801064a:	e7f6      	b.n	801063a <_dtoa_r+0x90a>
 801064c:	4698      	mov	r8, r3
 801064e:	e7f4      	b.n	801063a <_dtoa_r+0x90a>
 8010650:	f43f af7d 	beq.w	801054e <_dtoa_r+0x81e>
 8010654:	4618      	mov	r0, r3
 8010656:	301c      	adds	r0, #28
 8010658:	e772      	b.n	8010540 <_dtoa_r+0x810>
 801065a:	9b08      	ldr	r3, [sp, #32]
 801065c:	2b00      	cmp	r3, #0
 801065e:	dc36      	bgt.n	80106ce <_dtoa_r+0x99e>
 8010660:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010662:	2b02      	cmp	r3, #2
 8010664:	dd33      	ble.n	80106ce <_dtoa_r+0x99e>
 8010666:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801066a:	f1b9 0f00 	cmp.w	r9, #0
 801066e:	d10d      	bne.n	801068c <_dtoa_r+0x95c>
 8010670:	4621      	mov	r1, r4
 8010672:	464b      	mov	r3, r9
 8010674:	2205      	movs	r2, #5
 8010676:	4628      	mov	r0, r5
 8010678:	f000 fd4e 	bl	8011118 <__multadd>
 801067c:	4601      	mov	r1, r0
 801067e:	4604      	mov	r4, r0
 8010680:	4658      	mov	r0, fp
 8010682:	f000 ffaf 	bl	80115e4 <__mcmp>
 8010686:	2800      	cmp	r0, #0
 8010688:	f73f adb8 	bgt.w	80101fc <_dtoa_r+0x4cc>
 801068c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801068e:	9f03      	ldr	r7, [sp, #12]
 8010690:	ea6f 0a03 	mvn.w	sl, r3
 8010694:	f04f 0800 	mov.w	r8, #0
 8010698:	4621      	mov	r1, r4
 801069a:	4628      	mov	r0, r5
 801069c:	f000 fd1a 	bl	80110d4 <_Bfree>
 80106a0:	2e00      	cmp	r6, #0
 80106a2:	f43f aea7 	beq.w	80103f4 <_dtoa_r+0x6c4>
 80106a6:	f1b8 0f00 	cmp.w	r8, #0
 80106aa:	d005      	beq.n	80106b8 <_dtoa_r+0x988>
 80106ac:	45b0      	cmp	r8, r6
 80106ae:	d003      	beq.n	80106b8 <_dtoa_r+0x988>
 80106b0:	4641      	mov	r1, r8
 80106b2:	4628      	mov	r0, r5
 80106b4:	f000 fd0e 	bl	80110d4 <_Bfree>
 80106b8:	4631      	mov	r1, r6
 80106ba:	4628      	mov	r0, r5
 80106bc:	f000 fd0a 	bl	80110d4 <_Bfree>
 80106c0:	e698      	b.n	80103f4 <_dtoa_r+0x6c4>
 80106c2:	2400      	movs	r4, #0
 80106c4:	4626      	mov	r6, r4
 80106c6:	e7e1      	b.n	801068c <_dtoa_r+0x95c>
 80106c8:	46c2      	mov	sl, r8
 80106ca:	4626      	mov	r6, r4
 80106cc:	e596      	b.n	80101fc <_dtoa_r+0x4cc>
 80106ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80106d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	f000 80fd 	beq.w	80108d4 <_dtoa_r+0xba4>
 80106da:	2f00      	cmp	r7, #0
 80106dc:	dd05      	ble.n	80106ea <_dtoa_r+0x9ba>
 80106de:	4631      	mov	r1, r6
 80106e0:	463a      	mov	r2, r7
 80106e2:	4628      	mov	r0, r5
 80106e4:	f000 ff0e 	bl	8011504 <__lshift>
 80106e8:	4606      	mov	r6, r0
 80106ea:	f1b8 0f00 	cmp.w	r8, #0
 80106ee:	d05c      	beq.n	80107aa <_dtoa_r+0xa7a>
 80106f0:	4628      	mov	r0, r5
 80106f2:	6871      	ldr	r1, [r6, #4]
 80106f4:	f000 fcae 	bl	8011054 <_Balloc>
 80106f8:	4607      	mov	r7, r0
 80106fa:	b928      	cbnz	r0, 8010708 <_dtoa_r+0x9d8>
 80106fc:	4602      	mov	r2, r0
 80106fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010702:	4b7f      	ldr	r3, [pc, #508]	; (8010900 <_dtoa_r+0xbd0>)
 8010704:	f7ff bb28 	b.w	800fd58 <_dtoa_r+0x28>
 8010708:	6932      	ldr	r2, [r6, #16]
 801070a:	f106 010c 	add.w	r1, r6, #12
 801070e:	3202      	adds	r2, #2
 8010710:	0092      	lsls	r2, r2, #2
 8010712:	300c      	adds	r0, #12
 8010714:	f7fd ff4e 	bl	800e5b4 <memcpy>
 8010718:	2201      	movs	r2, #1
 801071a:	4639      	mov	r1, r7
 801071c:	4628      	mov	r0, r5
 801071e:	f000 fef1 	bl	8011504 <__lshift>
 8010722:	46b0      	mov	r8, r6
 8010724:	4606      	mov	r6, r0
 8010726:	9b03      	ldr	r3, [sp, #12]
 8010728:	3301      	adds	r3, #1
 801072a:	9308      	str	r3, [sp, #32]
 801072c:	9b03      	ldr	r3, [sp, #12]
 801072e:	444b      	add	r3, r9
 8010730:	930a      	str	r3, [sp, #40]	; 0x28
 8010732:	9b04      	ldr	r3, [sp, #16]
 8010734:	f003 0301 	and.w	r3, r3, #1
 8010738:	9309      	str	r3, [sp, #36]	; 0x24
 801073a:	9b08      	ldr	r3, [sp, #32]
 801073c:	4621      	mov	r1, r4
 801073e:	3b01      	subs	r3, #1
 8010740:	4658      	mov	r0, fp
 8010742:	9304      	str	r3, [sp, #16]
 8010744:	f7ff fa66 	bl	800fc14 <quorem>
 8010748:	4603      	mov	r3, r0
 801074a:	4641      	mov	r1, r8
 801074c:	3330      	adds	r3, #48	; 0x30
 801074e:	9006      	str	r0, [sp, #24]
 8010750:	4658      	mov	r0, fp
 8010752:	930b      	str	r3, [sp, #44]	; 0x2c
 8010754:	f000 ff46 	bl	80115e4 <__mcmp>
 8010758:	4632      	mov	r2, r6
 801075a:	4681      	mov	r9, r0
 801075c:	4621      	mov	r1, r4
 801075e:	4628      	mov	r0, r5
 8010760:	f000 ff5c 	bl	801161c <__mdiff>
 8010764:	68c2      	ldr	r2, [r0, #12]
 8010766:	4607      	mov	r7, r0
 8010768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801076a:	bb02      	cbnz	r2, 80107ae <_dtoa_r+0xa7e>
 801076c:	4601      	mov	r1, r0
 801076e:	4658      	mov	r0, fp
 8010770:	f000 ff38 	bl	80115e4 <__mcmp>
 8010774:	4602      	mov	r2, r0
 8010776:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010778:	4639      	mov	r1, r7
 801077a:	4628      	mov	r0, r5
 801077c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8010780:	f000 fca8 	bl	80110d4 <_Bfree>
 8010784:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010786:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010788:	9f08      	ldr	r7, [sp, #32]
 801078a:	ea43 0102 	orr.w	r1, r3, r2
 801078e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010790:	430b      	orrs	r3, r1
 8010792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010794:	d10d      	bne.n	80107b2 <_dtoa_r+0xa82>
 8010796:	2b39      	cmp	r3, #57	; 0x39
 8010798:	d029      	beq.n	80107ee <_dtoa_r+0xabe>
 801079a:	f1b9 0f00 	cmp.w	r9, #0
 801079e:	dd01      	ble.n	80107a4 <_dtoa_r+0xa74>
 80107a0:	9b06      	ldr	r3, [sp, #24]
 80107a2:	3331      	adds	r3, #49	; 0x31
 80107a4:	9a04      	ldr	r2, [sp, #16]
 80107a6:	7013      	strb	r3, [r2, #0]
 80107a8:	e776      	b.n	8010698 <_dtoa_r+0x968>
 80107aa:	4630      	mov	r0, r6
 80107ac:	e7b9      	b.n	8010722 <_dtoa_r+0x9f2>
 80107ae:	2201      	movs	r2, #1
 80107b0:	e7e2      	b.n	8010778 <_dtoa_r+0xa48>
 80107b2:	f1b9 0f00 	cmp.w	r9, #0
 80107b6:	db06      	blt.n	80107c6 <_dtoa_r+0xa96>
 80107b8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80107ba:	ea41 0909 	orr.w	r9, r1, r9
 80107be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80107c0:	ea59 0101 	orrs.w	r1, r9, r1
 80107c4:	d120      	bne.n	8010808 <_dtoa_r+0xad8>
 80107c6:	2a00      	cmp	r2, #0
 80107c8:	ddec      	ble.n	80107a4 <_dtoa_r+0xa74>
 80107ca:	4659      	mov	r1, fp
 80107cc:	2201      	movs	r2, #1
 80107ce:	4628      	mov	r0, r5
 80107d0:	9308      	str	r3, [sp, #32]
 80107d2:	f000 fe97 	bl	8011504 <__lshift>
 80107d6:	4621      	mov	r1, r4
 80107d8:	4683      	mov	fp, r0
 80107da:	f000 ff03 	bl	80115e4 <__mcmp>
 80107de:	2800      	cmp	r0, #0
 80107e0:	9b08      	ldr	r3, [sp, #32]
 80107e2:	dc02      	bgt.n	80107ea <_dtoa_r+0xaba>
 80107e4:	d1de      	bne.n	80107a4 <_dtoa_r+0xa74>
 80107e6:	07da      	lsls	r2, r3, #31
 80107e8:	d5dc      	bpl.n	80107a4 <_dtoa_r+0xa74>
 80107ea:	2b39      	cmp	r3, #57	; 0x39
 80107ec:	d1d8      	bne.n	80107a0 <_dtoa_r+0xa70>
 80107ee:	2339      	movs	r3, #57	; 0x39
 80107f0:	9a04      	ldr	r2, [sp, #16]
 80107f2:	7013      	strb	r3, [r2, #0]
 80107f4:	463b      	mov	r3, r7
 80107f6:	461f      	mov	r7, r3
 80107f8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80107fc:	3b01      	subs	r3, #1
 80107fe:	2a39      	cmp	r2, #57	; 0x39
 8010800:	d050      	beq.n	80108a4 <_dtoa_r+0xb74>
 8010802:	3201      	adds	r2, #1
 8010804:	701a      	strb	r2, [r3, #0]
 8010806:	e747      	b.n	8010698 <_dtoa_r+0x968>
 8010808:	2a00      	cmp	r2, #0
 801080a:	dd03      	ble.n	8010814 <_dtoa_r+0xae4>
 801080c:	2b39      	cmp	r3, #57	; 0x39
 801080e:	d0ee      	beq.n	80107ee <_dtoa_r+0xabe>
 8010810:	3301      	adds	r3, #1
 8010812:	e7c7      	b.n	80107a4 <_dtoa_r+0xa74>
 8010814:	9a08      	ldr	r2, [sp, #32]
 8010816:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010818:	f802 3c01 	strb.w	r3, [r2, #-1]
 801081c:	428a      	cmp	r2, r1
 801081e:	d02a      	beq.n	8010876 <_dtoa_r+0xb46>
 8010820:	4659      	mov	r1, fp
 8010822:	2300      	movs	r3, #0
 8010824:	220a      	movs	r2, #10
 8010826:	4628      	mov	r0, r5
 8010828:	f000 fc76 	bl	8011118 <__multadd>
 801082c:	45b0      	cmp	r8, r6
 801082e:	4683      	mov	fp, r0
 8010830:	f04f 0300 	mov.w	r3, #0
 8010834:	f04f 020a 	mov.w	r2, #10
 8010838:	4641      	mov	r1, r8
 801083a:	4628      	mov	r0, r5
 801083c:	d107      	bne.n	801084e <_dtoa_r+0xb1e>
 801083e:	f000 fc6b 	bl	8011118 <__multadd>
 8010842:	4680      	mov	r8, r0
 8010844:	4606      	mov	r6, r0
 8010846:	9b08      	ldr	r3, [sp, #32]
 8010848:	3301      	adds	r3, #1
 801084a:	9308      	str	r3, [sp, #32]
 801084c:	e775      	b.n	801073a <_dtoa_r+0xa0a>
 801084e:	f000 fc63 	bl	8011118 <__multadd>
 8010852:	4631      	mov	r1, r6
 8010854:	4680      	mov	r8, r0
 8010856:	2300      	movs	r3, #0
 8010858:	220a      	movs	r2, #10
 801085a:	4628      	mov	r0, r5
 801085c:	f000 fc5c 	bl	8011118 <__multadd>
 8010860:	4606      	mov	r6, r0
 8010862:	e7f0      	b.n	8010846 <_dtoa_r+0xb16>
 8010864:	f1b9 0f00 	cmp.w	r9, #0
 8010868:	bfcc      	ite	gt
 801086a:	464f      	movgt	r7, r9
 801086c:	2701      	movle	r7, #1
 801086e:	f04f 0800 	mov.w	r8, #0
 8010872:	9a03      	ldr	r2, [sp, #12]
 8010874:	4417      	add	r7, r2
 8010876:	4659      	mov	r1, fp
 8010878:	2201      	movs	r2, #1
 801087a:	4628      	mov	r0, r5
 801087c:	9308      	str	r3, [sp, #32]
 801087e:	f000 fe41 	bl	8011504 <__lshift>
 8010882:	4621      	mov	r1, r4
 8010884:	4683      	mov	fp, r0
 8010886:	f000 fead 	bl	80115e4 <__mcmp>
 801088a:	2800      	cmp	r0, #0
 801088c:	dcb2      	bgt.n	80107f4 <_dtoa_r+0xac4>
 801088e:	d102      	bne.n	8010896 <_dtoa_r+0xb66>
 8010890:	9b08      	ldr	r3, [sp, #32]
 8010892:	07db      	lsls	r3, r3, #31
 8010894:	d4ae      	bmi.n	80107f4 <_dtoa_r+0xac4>
 8010896:	463b      	mov	r3, r7
 8010898:	461f      	mov	r7, r3
 801089a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801089e:	2a30      	cmp	r2, #48	; 0x30
 80108a0:	d0fa      	beq.n	8010898 <_dtoa_r+0xb68>
 80108a2:	e6f9      	b.n	8010698 <_dtoa_r+0x968>
 80108a4:	9a03      	ldr	r2, [sp, #12]
 80108a6:	429a      	cmp	r2, r3
 80108a8:	d1a5      	bne.n	80107f6 <_dtoa_r+0xac6>
 80108aa:	2331      	movs	r3, #49	; 0x31
 80108ac:	f10a 0a01 	add.w	sl, sl, #1
 80108b0:	e779      	b.n	80107a6 <_dtoa_r+0xa76>
 80108b2:	4b14      	ldr	r3, [pc, #80]	; (8010904 <_dtoa_r+0xbd4>)
 80108b4:	f7ff baa8 	b.w	800fe08 <_dtoa_r+0xd8>
 80108b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	f47f aa81 	bne.w	800fdc2 <_dtoa_r+0x92>
 80108c0:	4b11      	ldr	r3, [pc, #68]	; (8010908 <_dtoa_r+0xbd8>)
 80108c2:	f7ff baa1 	b.w	800fe08 <_dtoa_r+0xd8>
 80108c6:	f1b9 0f00 	cmp.w	r9, #0
 80108ca:	dc03      	bgt.n	80108d4 <_dtoa_r+0xba4>
 80108cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80108ce:	2b02      	cmp	r3, #2
 80108d0:	f73f aecb 	bgt.w	801066a <_dtoa_r+0x93a>
 80108d4:	9f03      	ldr	r7, [sp, #12]
 80108d6:	4621      	mov	r1, r4
 80108d8:	4658      	mov	r0, fp
 80108da:	f7ff f99b 	bl	800fc14 <quorem>
 80108de:	9a03      	ldr	r2, [sp, #12]
 80108e0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80108e4:	f807 3b01 	strb.w	r3, [r7], #1
 80108e8:	1aba      	subs	r2, r7, r2
 80108ea:	4591      	cmp	r9, r2
 80108ec:	ddba      	ble.n	8010864 <_dtoa_r+0xb34>
 80108ee:	4659      	mov	r1, fp
 80108f0:	2300      	movs	r3, #0
 80108f2:	220a      	movs	r2, #10
 80108f4:	4628      	mov	r0, r5
 80108f6:	f000 fc0f 	bl	8011118 <__multadd>
 80108fa:	4683      	mov	fp, r0
 80108fc:	e7eb      	b.n	80108d6 <_dtoa_r+0xba6>
 80108fe:	bf00      	nop
 8010900:	08012cd0 	.word	0x08012cd0
 8010904:	08012b44 	.word	0x08012b44
 8010908:	08012c68 	.word	0x08012c68

0801090c <fiprintf>:
 801090c:	b40e      	push	{r1, r2, r3}
 801090e:	b503      	push	{r0, r1, lr}
 8010910:	4601      	mov	r1, r0
 8010912:	ab03      	add	r3, sp, #12
 8010914:	4805      	ldr	r0, [pc, #20]	; (801092c <fiprintf+0x20>)
 8010916:	f853 2b04 	ldr.w	r2, [r3], #4
 801091a:	6800      	ldr	r0, [r0, #0]
 801091c:	9301      	str	r3, [sp, #4]
 801091e:	f001 fac5 	bl	8011eac <_vfiprintf_r>
 8010922:	b002      	add	sp, #8
 8010924:	f85d eb04 	ldr.w	lr, [sp], #4
 8010928:	b003      	add	sp, #12
 801092a:	4770      	bx	lr
 801092c:	20000838 	.word	0x20000838

08010930 <rshift>:
 8010930:	6903      	ldr	r3, [r0, #16]
 8010932:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010936:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801093a:	f100 0414 	add.w	r4, r0, #20
 801093e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010942:	dd46      	ble.n	80109d2 <rshift+0xa2>
 8010944:	f011 011f 	ands.w	r1, r1, #31
 8010948:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801094c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010950:	d10c      	bne.n	801096c <rshift+0x3c>
 8010952:	4629      	mov	r1, r5
 8010954:	f100 0710 	add.w	r7, r0, #16
 8010958:	42b1      	cmp	r1, r6
 801095a:	d335      	bcc.n	80109c8 <rshift+0x98>
 801095c:	1a9b      	subs	r3, r3, r2
 801095e:	009b      	lsls	r3, r3, #2
 8010960:	1eea      	subs	r2, r5, #3
 8010962:	4296      	cmp	r6, r2
 8010964:	bf38      	it	cc
 8010966:	2300      	movcc	r3, #0
 8010968:	4423      	add	r3, r4
 801096a:	e015      	b.n	8010998 <rshift+0x68>
 801096c:	46a1      	mov	r9, r4
 801096e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010972:	f1c1 0820 	rsb	r8, r1, #32
 8010976:	40cf      	lsrs	r7, r1
 8010978:	f105 0e04 	add.w	lr, r5, #4
 801097c:	4576      	cmp	r6, lr
 801097e:	46f4      	mov	ip, lr
 8010980:	d816      	bhi.n	80109b0 <rshift+0x80>
 8010982:	1a9a      	subs	r2, r3, r2
 8010984:	0092      	lsls	r2, r2, #2
 8010986:	3a04      	subs	r2, #4
 8010988:	3501      	adds	r5, #1
 801098a:	42ae      	cmp	r6, r5
 801098c:	bf38      	it	cc
 801098e:	2200      	movcc	r2, #0
 8010990:	18a3      	adds	r3, r4, r2
 8010992:	50a7      	str	r7, [r4, r2]
 8010994:	b107      	cbz	r7, 8010998 <rshift+0x68>
 8010996:	3304      	adds	r3, #4
 8010998:	42a3      	cmp	r3, r4
 801099a:	eba3 0204 	sub.w	r2, r3, r4
 801099e:	bf08      	it	eq
 80109a0:	2300      	moveq	r3, #0
 80109a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80109a6:	6102      	str	r2, [r0, #16]
 80109a8:	bf08      	it	eq
 80109aa:	6143      	streq	r3, [r0, #20]
 80109ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109b0:	f8dc c000 	ldr.w	ip, [ip]
 80109b4:	fa0c fc08 	lsl.w	ip, ip, r8
 80109b8:	ea4c 0707 	orr.w	r7, ip, r7
 80109bc:	f849 7b04 	str.w	r7, [r9], #4
 80109c0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80109c4:	40cf      	lsrs	r7, r1
 80109c6:	e7d9      	b.n	801097c <rshift+0x4c>
 80109c8:	f851 cb04 	ldr.w	ip, [r1], #4
 80109cc:	f847 cf04 	str.w	ip, [r7, #4]!
 80109d0:	e7c2      	b.n	8010958 <rshift+0x28>
 80109d2:	4623      	mov	r3, r4
 80109d4:	e7e0      	b.n	8010998 <rshift+0x68>

080109d6 <__hexdig_fun>:
 80109d6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80109da:	2b09      	cmp	r3, #9
 80109dc:	d802      	bhi.n	80109e4 <__hexdig_fun+0xe>
 80109de:	3820      	subs	r0, #32
 80109e0:	b2c0      	uxtb	r0, r0
 80109e2:	4770      	bx	lr
 80109e4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80109e8:	2b05      	cmp	r3, #5
 80109ea:	d801      	bhi.n	80109f0 <__hexdig_fun+0x1a>
 80109ec:	3847      	subs	r0, #71	; 0x47
 80109ee:	e7f7      	b.n	80109e0 <__hexdig_fun+0xa>
 80109f0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80109f4:	2b05      	cmp	r3, #5
 80109f6:	d801      	bhi.n	80109fc <__hexdig_fun+0x26>
 80109f8:	3827      	subs	r0, #39	; 0x27
 80109fa:	e7f1      	b.n	80109e0 <__hexdig_fun+0xa>
 80109fc:	2000      	movs	r0, #0
 80109fe:	4770      	bx	lr

08010a00 <__gethex>:
 8010a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a04:	b08b      	sub	sp, #44	; 0x2c
 8010a06:	9305      	str	r3, [sp, #20]
 8010a08:	4bb2      	ldr	r3, [pc, #712]	; (8010cd4 <__gethex+0x2d4>)
 8010a0a:	9002      	str	r0, [sp, #8]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	468b      	mov	fp, r1
 8010a10:	4618      	mov	r0, r3
 8010a12:	4690      	mov	r8, r2
 8010a14:	9303      	str	r3, [sp, #12]
 8010a16:	f7ef fbbd 	bl	8000194 <strlen>
 8010a1a:	4682      	mov	sl, r0
 8010a1c:	9b03      	ldr	r3, [sp, #12]
 8010a1e:	f8db 2000 	ldr.w	r2, [fp]
 8010a22:	4403      	add	r3, r0
 8010a24:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010a28:	9306      	str	r3, [sp, #24]
 8010a2a:	1c93      	adds	r3, r2, #2
 8010a2c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010a30:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010a34:	32fe      	adds	r2, #254	; 0xfe
 8010a36:	18d1      	adds	r1, r2, r3
 8010a38:	461f      	mov	r7, r3
 8010a3a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010a3e:	9101      	str	r1, [sp, #4]
 8010a40:	2830      	cmp	r0, #48	; 0x30
 8010a42:	d0f8      	beq.n	8010a36 <__gethex+0x36>
 8010a44:	f7ff ffc7 	bl	80109d6 <__hexdig_fun>
 8010a48:	4604      	mov	r4, r0
 8010a4a:	2800      	cmp	r0, #0
 8010a4c:	d13a      	bne.n	8010ac4 <__gethex+0xc4>
 8010a4e:	4652      	mov	r2, sl
 8010a50:	4638      	mov	r0, r7
 8010a52:	9903      	ldr	r1, [sp, #12]
 8010a54:	f001 fb70 	bl	8012138 <strncmp>
 8010a58:	4605      	mov	r5, r0
 8010a5a:	2800      	cmp	r0, #0
 8010a5c:	d166      	bne.n	8010b2c <__gethex+0x12c>
 8010a5e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010a62:	eb07 060a 	add.w	r6, r7, sl
 8010a66:	f7ff ffb6 	bl	80109d6 <__hexdig_fun>
 8010a6a:	2800      	cmp	r0, #0
 8010a6c:	d060      	beq.n	8010b30 <__gethex+0x130>
 8010a6e:	4633      	mov	r3, r6
 8010a70:	7818      	ldrb	r0, [r3, #0]
 8010a72:	461f      	mov	r7, r3
 8010a74:	2830      	cmp	r0, #48	; 0x30
 8010a76:	f103 0301 	add.w	r3, r3, #1
 8010a7a:	d0f9      	beq.n	8010a70 <__gethex+0x70>
 8010a7c:	f7ff ffab 	bl	80109d6 <__hexdig_fun>
 8010a80:	2301      	movs	r3, #1
 8010a82:	fab0 f480 	clz	r4, r0
 8010a86:	4635      	mov	r5, r6
 8010a88:	0964      	lsrs	r4, r4, #5
 8010a8a:	9301      	str	r3, [sp, #4]
 8010a8c:	463a      	mov	r2, r7
 8010a8e:	4616      	mov	r6, r2
 8010a90:	7830      	ldrb	r0, [r6, #0]
 8010a92:	3201      	adds	r2, #1
 8010a94:	f7ff ff9f 	bl	80109d6 <__hexdig_fun>
 8010a98:	2800      	cmp	r0, #0
 8010a9a:	d1f8      	bne.n	8010a8e <__gethex+0x8e>
 8010a9c:	4652      	mov	r2, sl
 8010a9e:	4630      	mov	r0, r6
 8010aa0:	9903      	ldr	r1, [sp, #12]
 8010aa2:	f001 fb49 	bl	8012138 <strncmp>
 8010aa6:	b980      	cbnz	r0, 8010aca <__gethex+0xca>
 8010aa8:	b94d      	cbnz	r5, 8010abe <__gethex+0xbe>
 8010aaa:	eb06 050a 	add.w	r5, r6, sl
 8010aae:	462a      	mov	r2, r5
 8010ab0:	4616      	mov	r6, r2
 8010ab2:	7830      	ldrb	r0, [r6, #0]
 8010ab4:	3201      	adds	r2, #1
 8010ab6:	f7ff ff8e 	bl	80109d6 <__hexdig_fun>
 8010aba:	2800      	cmp	r0, #0
 8010abc:	d1f8      	bne.n	8010ab0 <__gethex+0xb0>
 8010abe:	1bad      	subs	r5, r5, r6
 8010ac0:	00ad      	lsls	r5, r5, #2
 8010ac2:	e004      	b.n	8010ace <__gethex+0xce>
 8010ac4:	2400      	movs	r4, #0
 8010ac6:	4625      	mov	r5, r4
 8010ac8:	e7e0      	b.n	8010a8c <__gethex+0x8c>
 8010aca:	2d00      	cmp	r5, #0
 8010acc:	d1f7      	bne.n	8010abe <__gethex+0xbe>
 8010ace:	7833      	ldrb	r3, [r6, #0]
 8010ad0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010ad4:	2b50      	cmp	r3, #80	; 0x50
 8010ad6:	d139      	bne.n	8010b4c <__gethex+0x14c>
 8010ad8:	7873      	ldrb	r3, [r6, #1]
 8010ada:	2b2b      	cmp	r3, #43	; 0x2b
 8010adc:	d02a      	beq.n	8010b34 <__gethex+0x134>
 8010ade:	2b2d      	cmp	r3, #45	; 0x2d
 8010ae0:	d02c      	beq.n	8010b3c <__gethex+0x13c>
 8010ae2:	f04f 0900 	mov.w	r9, #0
 8010ae6:	1c71      	adds	r1, r6, #1
 8010ae8:	7808      	ldrb	r0, [r1, #0]
 8010aea:	f7ff ff74 	bl	80109d6 <__hexdig_fun>
 8010aee:	1e43      	subs	r3, r0, #1
 8010af0:	b2db      	uxtb	r3, r3
 8010af2:	2b18      	cmp	r3, #24
 8010af4:	d82a      	bhi.n	8010b4c <__gethex+0x14c>
 8010af6:	f1a0 0210 	sub.w	r2, r0, #16
 8010afa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010afe:	f7ff ff6a 	bl	80109d6 <__hexdig_fun>
 8010b02:	1e43      	subs	r3, r0, #1
 8010b04:	b2db      	uxtb	r3, r3
 8010b06:	2b18      	cmp	r3, #24
 8010b08:	d91b      	bls.n	8010b42 <__gethex+0x142>
 8010b0a:	f1b9 0f00 	cmp.w	r9, #0
 8010b0e:	d000      	beq.n	8010b12 <__gethex+0x112>
 8010b10:	4252      	negs	r2, r2
 8010b12:	4415      	add	r5, r2
 8010b14:	f8cb 1000 	str.w	r1, [fp]
 8010b18:	b1d4      	cbz	r4, 8010b50 <__gethex+0x150>
 8010b1a:	9b01      	ldr	r3, [sp, #4]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	bf14      	ite	ne
 8010b20:	2700      	movne	r7, #0
 8010b22:	2706      	moveq	r7, #6
 8010b24:	4638      	mov	r0, r7
 8010b26:	b00b      	add	sp, #44	; 0x2c
 8010b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b2c:	463e      	mov	r6, r7
 8010b2e:	4625      	mov	r5, r4
 8010b30:	2401      	movs	r4, #1
 8010b32:	e7cc      	b.n	8010ace <__gethex+0xce>
 8010b34:	f04f 0900 	mov.w	r9, #0
 8010b38:	1cb1      	adds	r1, r6, #2
 8010b3a:	e7d5      	b.n	8010ae8 <__gethex+0xe8>
 8010b3c:	f04f 0901 	mov.w	r9, #1
 8010b40:	e7fa      	b.n	8010b38 <__gethex+0x138>
 8010b42:	230a      	movs	r3, #10
 8010b44:	fb03 0202 	mla	r2, r3, r2, r0
 8010b48:	3a10      	subs	r2, #16
 8010b4a:	e7d6      	b.n	8010afa <__gethex+0xfa>
 8010b4c:	4631      	mov	r1, r6
 8010b4e:	e7e1      	b.n	8010b14 <__gethex+0x114>
 8010b50:	4621      	mov	r1, r4
 8010b52:	1bf3      	subs	r3, r6, r7
 8010b54:	3b01      	subs	r3, #1
 8010b56:	2b07      	cmp	r3, #7
 8010b58:	dc0a      	bgt.n	8010b70 <__gethex+0x170>
 8010b5a:	9802      	ldr	r0, [sp, #8]
 8010b5c:	f000 fa7a 	bl	8011054 <_Balloc>
 8010b60:	4604      	mov	r4, r0
 8010b62:	b940      	cbnz	r0, 8010b76 <__gethex+0x176>
 8010b64:	4602      	mov	r2, r0
 8010b66:	21de      	movs	r1, #222	; 0xde
 8010b68:	4b5b      	ldr	r3, [pc, #364]	; (8010cd8 <__gethex+0x2d8>)
 8010b6a:	485c      	ldr	r0, [pc, #368]	; (8010cdc <__gethex+0x2dc>)
 8010b6c:	f7ff f834 	bl	800fbd8 <__assert_func>
 8010b70:	3101      	adds	r1, #1
 8010b72:	105b      	asrs	r3, r3, #1
 8010b74:	e7ef      	b.n	8010b56 <__gethex+0x156>
 8010b76:	f04f 0b00 	mov.w	fp, #0
 8010b7a:	f100 0914 	add.w	r9, r0, #20
 8010b7e:	f1ca 0301 	rsb	r3, sl, #1
 8010b82:	f8cd 9010 	str.w	r9, [sp, #16]
 8010b86:	f8cd b004 	str.w	fp, [sp, #4]
 8010b8a:	9308      	str	r3, [sp, #32]
 8010b8c:	42b7      	cmp	r7, r6
 8010b8e:	d33f      	bcc.n	8010c10 <__gethex+0x210>
 8010b90:	9f04      	ldr	r7, [sp, #16]
 8010b92:	9b01      	ldr	r3, [sp, #4]
 8010b94:	f847 3b04 	str.w	r3, [r7], #4
 8010b98:	eba7 0709 	sub.w	r7, r7, r9
 8010b9c:	10bf      	asrs	r7, r7, #2
 8010b9e:	6127      	str	r7, [r4, #16]
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	f000 fb49 	bl	8011238 <__hi0bits>
 8010ba6:	017f      	lsls	r7, r7, #5
 8010ba8:	f8d8 6000 	ldr.w	r6, [r8]
 8010bac:	1a3f      	subs	r7, r7, r0
 8010bae:	42b7      	cmp	r7, r6
 8010bb0:	dd62      	ble.n	8010c78 <__gethex+0x278>
 8010bb2:	1bbf      	subs	r7, r7, r6
 8010bb4:	4639      	mov	r1, r7
 8010bb6:	4620      	mov	r0, r4
 8010bb8:	f000 fee3 	bl	8011982 <__any_on>
 8010bbc:	4682      	mov	sl, r0
 8010bbe:	b1a8      	cbz	r0, 8010bec <__gethex+0x1ec>
 8010bc0:	f04f 0a01 	mov.w	sl, #1
 8010bc4:	1e7b      	subs	r3, r7, #1
 8010bc6:	1159      	asrs	r1, r3, #5
 8010bc8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010bcc:	f003 021f 	and.w	r2, r3, #31
 8010bd0:	fa0a f202 	lsl.w	r2, sl, r2
 8010bd4:	420a      	tst	r2, r1
 8010bd6:	d009      	beq.n	8010bec <__gethex+0x1ec>
 8010bd8:	4553      	cmp	r3, sl
 8010bda:	dd05      	ble.n	8010be8 <__gethex+0x1e8>
 8010bdc:	4620      	mov	r0, r4
 8010bde:	1eb9      	subs	r1, r7, #2
 8010be0:	f000 fecf 	bl	8011982 <__any_on>
 8010be4:	2800      	cmp	r0, #0
 8010be6:	d144      	bne.n	8010c72 <__gethex+0x272>
 8010be8:	f04f 0a02 	mov.w	sl, #2
 8010bec:	4639      	mov	r1, r7
 8010bee:	4620      	mov	r0, r4
 8010bf0:	f7ff fe9e 	bl	8010930 <rshift>
 8010bf4:	443d      	add	r5, r7
 8010bf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010bfa:	42ab      	cmp	r3, r5
 8010bfc:	da4a      	bge.n	8010c94 <__gethex+0x294>
 8010bfe:	4621      	mov	r1, r4
 8010c00:	9802      	ldr	r0, [sp, #8]
 8010c02:	f000 fa67 	bl	80110d4 <_Bfree>
 8010c06:	2300      	movs	r3, #0
 8010c08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010c0a:	27a3      	movs	r7, #163	; 0xa3
 8010c0c:	6013      	str	r3, [r2, #0]
 8010c0e:	e789      	b.n	8010b24 <__gethex+0x124>
 8010c10:	1e73      	subs	r3, r6, #1
 8010c12:	9a06      	ldr	r2, [sp, #24]
 8010c14:	9307      	str	r3, [sp, #28]
 8010c16:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010c1a:	4293      	cmp	r3, r2
 8010c1c:	d019      	beq.n	8010c52 <__gethex+0x252>
 8010c1e:	f1bb 0f20 	cmp.w	fp, #32
 8010c22:	d107      	bne.n	8010c34 <__gethex+0x234>
 8010c24:	9b04      	ldr	r3, [sp, #16]
 8010c26:	9a01      	ldr	r2, [sp, #4]
 8010c28:	f843 2b04 	str.w	r2, [r3], #4
 8010c2c:	9304      	str	r3, [sp, #16]
 8010c2e:	2300      	movs	r3, #0
 8010c30:	469b      	mov	fp, r3
 8010c32:	9301      	str	r3, [sp, #4]
 8010c34:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010c38:	f7ff fecd 	bl	80109d6 <__hexdig_fun>
 8010c3c:	9b01      	ldr	r3, [sp, #4]
 8010c3e:	f000 000f 	and.w	r0, r0, #15
 8010c42:	fa00 f00b 	lsl.w	r0, r0, fp
 8010c46:	4303      	orrs	r3, r0
 8010c48:	9301      	str	r3, [sp, #4]
 8010c4a:	f10b 0b04 	add.w	fp, fp, #4
 8010c4e:	9b07      	ldr	r3, [sp, #28]
 8010c50:	e00d      	b.n	8010c6e <__gethex+0x26e>
 8010c52:	9a08      	ldr	r2, [sp, #32]
 8010c54:	1e73      	subs	r3, r6, #1
 8010c56:	4413      	add	r3, r2
 8010c58:	42bb      	cmp	r3, r7
 8010c5a:	d3e0      	bcc.n	8010c1e <__gethex+0x21e>
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	4652      	mov	r2, sl
 8010c60:	9903      	ldr	r1, [sp, #12]
 8010c62:	9309      	str	r3, [sp, #36]	; 0x24
 8010c64:	f001 fa68 	bl	8012138 <strncmp>
 8010c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c6a:	2800      	cmp	r0, #0
 8010c6c:	d1d7      	bne.n	8010c1e <__gethex+0x21e>
 8010c6e:	461e      	mov	r6, r3
 8010c70:	e78c      	b.n	8010b8c <__gethex+0x18c>
 8010c72:	f04f 0a03 	mov.w	sl, #3
 8010c76:	e7b9      	b.n	8010bec <__gethex+0x1ec>
 8010c78:	da09      	bge.n	8010c8e <__gethex+0x28e>
 8010c7a:	1bf7      	subs	r7, r6, r7
 8010c7c:	4621      	mov	r1, r4
 8010c7e:	463a      	mov	r2, r7
 8010c80:	9802      	ldr	r0, [sp, #8]
 8010c82:	f000 fc3f 	bl	8011504 <__lshift>
 8010c86:	4604      	mov	r4, r0
 8010c88:	1bed      	subs	r5, r5, r7
 8010c8a:	f100 0914 	add.w	r9, r0, #20
 8010c8e:	f04f 0a00 	mov.w	sl, #0
 8010c92:	e7b0      	b.n	8010bf6 <__gethex+0x1f6>
 8010c94:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010c98:	42a8      	cmp	r0, r5
 8010c9a:	dd72      	ble.n	8010d82 <__gethex+0x382>
 8010c9c:	1b45      	subs	r5, r0, r5
 8010c9e:	42ae      	cmp	r6, r5
 8010ca0:	dc35      	bgt.n	8010d0e <__gethex+0x30e>
 8010ca2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010ca6:	2b02      	cmp	r3, #2
 8010ca8:	d029      	beq.n	8010cfe <__gethex+0x2fe>
 8010caa:	2b03      	cmp	r3, #3
 8010cac:	d02b      	beq.n	8010d06 <__gethex+0x306>
 8010cae:	2b01      	cmp	r3, #1
 8010cb0:	d11c      	bne.n	8010cec <__gethex+0x2ec>
 8010cb2:	42ae      	cmp	r6, r5
 8010cb4:	d11a      	bne.n	8010cec <__gethex+0x2ec>
 8010cb6:	2e01      	cmp	r6, #1
 8010cb8:	d112      	bne.n	8010ce0 <__gethex+0x2e0>
 8010cba:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010cbe:	9a05      	ldr	r2, [sp, #20]
 8010cc0:	2762      	movs	r7, #98	; 0x62
 8010cc2:	6013      	str	r3, [r2, #0]
 8010cc4:	2301      	movs	r3, #1
 8010cc6:	6123      	str	r3, [r4, #16]
 8010cc8:	f8c9 3000 	str.w	r3, [r9]
 8010ccc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010cce:	601c      	str	r4, [r3, #0]
 8010cd0:	e728      	b.n	8010b24 <__gethex+0x124>
 8010cd2:	bf00      	nop
 8010cd4:	08012d48 	.word	0x08012d48
 8010cd8:	08012cd0 	.word	0x08012cd0
 8010cdc:	08012ce1 	.word	0x08012ce1
 8010ce0:	4620      	mov	r0, r4
 8010ce2:	1e71      	subs	r1, r6, #1
 8010ce4:	f000 fe4d 	bl	8011982 <__any_on>
 8010ce8:	2800      	cmp	r0, #0
 8010cea:	d1e6      	bne.n	8010cba <__gethex+0x2ba>
 8010cec:	4621      	mov	r1, r4
 8010cee:	9802      	ldr	r0, [sp, #8]
 8010cf0:	f000 f9f0 	bl	80110d4 <_Bfree>
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010cf8:	2750      	movs	r7, #80	; 0x50
 8010cfa:	6013      	str	r3, [r2, #0]
 8010cfc:	e712      	b.n	8010b24 <__gethex+0x124>
 8010cfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d1f3      	bne.n	8010cec <__gethex+0x2ec>
 8010d04:	e7d9      	b.n	8010cba <__gethex+0x2ba>
 8010d06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d1d6      	bne.n	8010cba <__gethex+0x2ba>
 8010d0c:	e7ee      	b.n	8010cec <__gethex+0x2ec>
 8010d0e:	1e6f      	subs	r7, r5, #1
 8010d10:	f1ba 0f00 	cmp.w	sl, #0
 8010d14:	d132      	bne.n	8010d7c <__gethex+0x37c>
 8010d16:	b127      	cbz	r7, 8010d22 <__gethex+0x322>
 8010d18:	4639      	mov	r1, r7
 8010d1a:	4620      	mov	r0, r4
 8010d1c:	f000 fe31 	bl	8011982 <__any_on>
 8010d20:	4682      	mov	sl, r0
 8010d22:	2101      	movs	r1, #1
 8010d24:	117b      	asrs	r3, r7, #5
 8010d26:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010d2a:	f007 071f 	and.w	r7, r7, #31
 8010d2e:	fa01 f707 	lsl.w	r7, r1, r7
 8010d32:	421f      	tst	r7, r3
 8010d34:	f04f 0702 	mov.w	r7, #2
 8010d38:	4629      	mov	r1, r5
 8010d3a:	4620      	mov	r0, r4
 8010d3c:	bf18      	it	ne
 8010d3e:	f04a 0a02 	orrne.w	sl, sl, #2
 8010d42:	1b76      	subs	r6, r6, r5
 8010d44:	f7ff fdf4 	bl	8010930 <rshift>
 8010d48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010d4c:	f1ba 0f00 	cmp.w	sl, #0
 8010d50:	d048      	beq.n	8010de4 <__gethex+0x3e4>
 8010d52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d56:	2b02      	cmp	r3, #2
 8010d58:	d015      	beq.n	8010d86 <__gethex+0x386>
 8010d5a:	2b03      	cmp	r3, #3
 8010d5c:	d017      	beq.n	8010d8e <__gethex+0x38e>
 8010d5e:	2b01      	cmp	r3, #1
 8010d60:	d109      	bne.n	8010d76 <__gethex+0x376>
 8010d62:	f01a 0f02 	tst.w	sl, #2
 8010d66:	d006      	beq.n	8010d76 <__gethex+0x376>
 8010d68:	f8d9 0000 	ldr.w	r0, [r9]
 8010d6c:	ea4a 0a00 	orr.w	sl, sl, r0
 8010d70:	f01a 0f01 	tst.w	sl, #1
 8010d74:	d10e      	bne.n	8010d94 <__gethex+0x394>
 8010d76:	f047 0710 	orr.w	r7, r7, #16
 8010d7a:	e033      	b.n	8010de4 <__gethex+0x3e4>
 8010d7c:	f04f 0a01 	mov.w	sl, #1
 8010d80:	e7cf      	b.n	8010d22 <__gethex+0x322>
 8010d82:	2701      	movs	r7, #1
 8010d84:	e7e2      	b.n	8010d4c <__gethex+0x34c>
 8010d86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d88:	f1c3 0301 	rsb	r3, r3, #1
 8010d8c:	9315      	str	r3, [sp, #84]	; 0x54
 8010d8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d0f0      	beq.n	8010d76 <__gethex+0x376>
 8010d94:	f04f 0c00 	mov.w	ip, #0
 8010d98:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010d9c:	f104 0314 	add.w	r3, r4, #20
 8010da0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010da4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010da8:	4618      	mov	r0, r3
 8010daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8010dae:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010db2:	d01c      	beq.n	8010dee <__gethex+0x3ee>
 8010db4:	3201      	adds	r2, #1
 8010db6:	6002      	str	r2, [r0, #0]
 8010db8:	2f02      	cmp	r7, #2
 8010dba:	f104 0314 	add.w	r3, r4, #20
 8010dbe:	d13d      	bne.n	8010e3c <__gethex+0x43c>
 8010dc0:	f8d8 2000 	ldr.w	r2, [r8]
 8010dc4:	3a01      	subs	r2, #1
 8010dc6:	42b2      	cmp	r2, r6
 8010dc8:	d10a      	bne.n	8010de0 <__gethex+0x3e0>
 8010dca:	2201      	movs	r2, #1
 8010dcc:	1171      	asrs	r1, r6, #5
 8010dce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010dd2:	f006 061f 	and.w	r6, r6, #31
 8010dd6:	fa02 f606 	lsl.w	r6, r2, r6
 8010dda:	421e      	tst	r6, r3
 8010ddc:	bf18      	it	ne
 8010dde:	4617      	movne	r7, r2
 8010de0:	f047 0720 	orr.w	r7, r7, #32
 8010de4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010de6:	601c      	str	r4, [r3, #0]
 8010de8:	9b05      	ldr	r3, [sp, #20]
 8010dea:	601d      	str	r5, [r3, #0]
 8010dec:	e69a      	b.n	8010b24 <__gethex+0x124>
 8010dee:	4299      	cmp	r1, r3
 8010df0:	f843 cc04 	str.w	ip, [r3, #-4]
 8010df4:	d8d8      	bhi.n	8010da8 <__gethex+0x3a8>
 8010df6:	68a3      	ldr	r3, [r4, #8]
 8010df8:	459b      	cmp	fp, r3
 8010dfa:	db17      	blt.n	8010e2c <__gethex+0x42c>
 8010dfc:	6861      	ldr	r1, [r4, #4]
 8010dfe:	9802      	ldr	r0, [sp, #8]
 8010e00:	3101      	adds	r1, #1
 8010e02:	f000 f927 	bl	8011054 <_Balloc>
 8010e06:	4681      	mov	r9, r0
 8010e08:	b918      	cbnz	r0, 8010e12 <__gethex+0x412>
 8010e0a:	4602      	mov	r2, r0
 8010e0c:	2184      	movs	r1, #132	; 0x84
 8010e0e:	4b19      	ldr	r3, [pc, #100]	; (8010e74 <__gethex+0x474>)
 8010e10:	e6ab      	b.n	8010b6a <__gethex+0x16a>
 8010e12:	6922      	ldr	r2, [r4, #16]
 8010e14:	f104 010c 	add.w	r1, r4, #12
 8010e18:	3202      	adds	r2, #2
 8010e1a:	0092      	lsls	r2, r2, #2
 8010e1c:	300c      	adds	r0, #12
 8010e1e:	f7fd fbc9 	bl	800e5b4 <memcpy>
 8010e22:	4621      	mov	r1, r4
 8010e24:	9802      	ldr	r0, [sp, #8]
 8010e26:	f000 f955 	bl	80110d4 <_Bfree>
 8010e2a:	464c      	mov	r4, r9
 8010e2c:	6923      	ldr	r3, [r4, #16]
 8010e2e:	1c5a      	adds	r2, r3, #1
 8010e30:	6122      	str	r2, [r4, #16]
 8010e32:	2201      	movs	r2, #1
 8010e34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010e38:	615a      	str	r2, [r3, #20]
 8010e3a:	e7bd      	b.n	8010db8 <__gethex+0x3b8>
 8010e3c:	6922      	ldr	r2, [r4, #16]
 8010e3e:	455a      	cmp	r2, fp
 8010e40:	dd0b      	ble.n	8010e5a <__gethex+0x45a>
 8010e42:	2101      	movs	r1, #1
 8010e44:	4620      	mov	r0, r4
 8010e46:	f7ff fd73 	bl	8010930 <rshift>
 8010e4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e4e:	3501      	adds	r5, #1
 8010e50:	42ab      	cmp	r3, r5
 8010e52:	f6ff aed4 	blt.w	8010bfe <__gethex+0x1fe>
 8010e56:	2701      	movs	r7, #1
 8010e58:	e7c2      	b.n	8010de0 <__gethex+0x3e0>
 8010e5a:	f016 061f 	ands.w	r6, r6, #31
 8010e5e:	d0fa      	beq.n	8010e56 <__gethex+0x456>
 8010e60:	4453      	add	r3, sl
 8010e62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010e66:	f000 f9e7 	bl	8011238 <__hi0bits>
 8010e6a:	f1c6 0620 	rsb	r6, r6, #32
 8010e6e:	42b0      	cmp	r0, r6
 8010e70:	dbe7      	blt.n	8010e42 <__gethex+0x442>
 8010e72:	e7f0      	b.n	8010e56 <__gethex+0x456>
 8010e74:	08012cd0 	.word	0x08012cd0

08010e78 <L_shift>:
 8010e78:	f1c2 0208 	rsb	r2, r2, #8
 8010e7c:	0092      	lsls	r2, r2, #2
 8010e7e:	b570      	push	{r4, r5, r6, lr}
 8010e80:	f1c2 0620 	rsb	r6, r2, #32
 8010e84:	6843      	ldr	r3, [r0, #4]
 8010e86:	6804      	ldr	r4, [r0, #0]
 8010e88:	fa03 f506 	lsl.w	r5, r3, r6
 8010e8c:	432c      	orrs	r4, r5
 8010e8e:	40d3      	lsrs	r3, r2
 8010e90:	6004      	str	r4, [r0, #0]
 8010e92:	f840 3f04 	str.w	r3, [r0, #4]!
 8010e96:	4288      	cmp	r0, r1
 8010e98:	d3f4      	bcc.n	8010e84 <L_shift+0xc>
 8010e9a:	bd70      	pop	{r4, r5, r6, pc}

08010e9c <__match>:
 8010e9c:	b530      	push	{r4, r5, lr}
 8010e9e:	6803      	ldr	r3, [r0, #0]
 8010ea0:	3301      	adds	r3, #1
 8010ea2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ea6:	b914      	cbnz	r4, 8010eae <__match+0x12>
 8010ea8:	6003      	str	r3, [r0, #0]
 8010eaa:	2001      	movs	r0, #1
 8010eac:	bd30      	pop	{r4, r5, pc}
 8010eae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010eb2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010eb6:	2d19      	cmp	r5, #25
 8010eb8:	bf98      	it	ls
 8010eba:	3220      	addls	r2, #32
 8010ebc:	42a2      	cmp	r2, r4
 8010ebe:	d0f0      	beq.n	8010ea2 <__match+0x6>
 8010ec0:	2000      	movs	r0, #0
 8010ec2:	e7f3      	b.n	8010eac <__match+0x10>

08010ec4 <__hexnan>:
 8010ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ec8:	2500      	movs	r5, #0
 8010eca:	680b      	ldr	r3, [r1, #0]
 8010ecc:	4682      	mov	sl, r0
 8010ece:	115e      	asrs	r6, r3, #5
 8010ed0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010ed4:	f013 031f 	ands.w	r3, r3, #31
 8010ed8:	bf18      	it	ne
 8010eda:	3604      	addne	r6, #4
 8010edc:	1f37      	subs	r7, r6, #4
 8010ede:	46b9      	mov	r9, r7
 8010ee0:	463c      	mov	r4, r7
 8010ee2:	46ab      	mov	fp, r5
 8010ee4:	b087      	sub	sp, #28
 8010ee6:	4690      	mov	r8, r2
 8010ee8:	6802      	ldr	r2, [r0, #0]
 8010eea:	9301      	str	r3, [sp, #4]
 8010eec:	f846 5c04 	str.w	r5, [r6, #-4]
 8010ef0:	9502      	str	r5, [sp, #8]
 8010ef2:	7851      	ldrb	r1, [r2, #1]
 8010ef4:	1c53      	adds	r3, r2, #1
 8010ef6:	9303      	str	r3, [sp, #12]
 8010ef8:	b341      	cbz	r1, 8010f4c <__hexnan+0x88>
 8010efa:	4608      	mov	r0, r1
 8010efc:	9205      	str	r2, [sp, #20]
 8010efe:	9104      	str	r1, [sp, #16]
 8010f00:	f7ff fd69 	bl	80109d6 <__hexdig_fun>
 8010f04:	2800      	cmp	r0, #0
 8010f06:	d14f      	bne.n	8010fa8 <__hexnan+0xe4>
 8010f08:	9904      	ldr	r1, [sp, #16]
 8010f0a:	9a05      	ldr	r2, [sp, #20]
 8010f0c:	2920      	cmp	r1, #32
 8010f0e:	d818      	bhi.n	8010f42 <__hexnan+0x7e>
 8010f10:	9b02      	ldr	r3, [sp, #8]
 8010f12:	459b      	cmp	fp, r3
 8010f14:	dd13      	ble.n	8010f3e <__hexnan+0x7a>
 8010f16:	454c      	cmp	r4, r9
 8010f18:	d206      	bcs.n	8010f28 <__hexnan+0x64>
 8010f1a:	2d07      	cmp	r5, #7
 8010f1c:	dc04      	bgt.n	8010f28 <__hexnan+0x64>
 8010f1e:	462a      	mov	r2, r5
 8010f20:	4649      	mov	r1, r9
 8010f22:	4620      	mov	r0, r4
 8010f24:	f7ff ffa8 	bl	8010e78 <L_shift>
 8010f28:	4544      	cmp	r4, r8
 8010f2a:	d950      	bls.n	8010fce <__hexnan+0x10a>
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	f1a4 0904 	sub.w	r9, r4, #4
 8010f32:	f844 3c04 	str.w	r3, [r4, #-4]
 8010f36:	461d      	mov	r5, r3
 8010f38:	464c      	mov	r4, r9
 8010f3a:	f8cd b008 	str.w	fp, [sp, #8]
 8010f3e:	9a03      	ldr	r2, [sp, #12]
 8010f40:	e7d7      	b.n	8010ef2 <__hexnan+0x2e>
 8010f42:	2929      	cmp	r1, #41	; 0x29
 8010f44:	d156      	bne.n	8010ff4 <__hexnan+0x130>
 8010f46:	3202      	adds	r2, #2
 8010f48:	f8ca 2000 	str.w	r2, [sl]
 8010f4c:	f1bb 0f00 	cmp.w	fp, #0
 8010f50:	d050      	beq.n	8010ff4 <__hexnan+0x130>
 8010f52:	454c      	cmp	r4, r9
 8010f54:	d206      	bcs.n	8010f64 <__hexnan+0xa0>
 8010f56:	2d07      	cmp	r5, #7
 8010f58:	dc04      	bgt.n	8010f64 <__hexnan+0xa0>
 8010f5a:	462a      	mov	r2, r5
 8010f5c:	4649      	mov	r1, r9
 8010f5e:	4620      	mov	r0, r4
 8010f60:	f7ff ff8a 	bl	8010e78 <L_shift>
 8010f64:	4544      	cmp	r4, r8
 8010f66:	d934      	bls.n	8010fd2 <__hexnan+0x10e>
 8010f68:	4623      	mov	r3, r4
 8010f6a:	f1a8 0204 	sub.w	r2, r8, #4
 8010f6e:	f853 1b04 	ldr.w	r1, [r3], #4
 8010f72:	429f      	cmp	r7, r3
 8010f74:	f842 1f04 	str.w	r1, [r2, #4]!
 8010f78:	d2f9      	bcs.n	8010f6e <__hexnan+0xaa>
 8010f7a:	1b3b      	subs	r3, r7, r4
 8010f7c:	f023 0303 	bic.w	r3, r3, #3
 8010f80:	3304      	adds	r3, #4
 8010f82:	3401      	adds	r4, #1
 8010f84:	3e03      	subs	r6, #3
 8010f86:	42b4      	cmp	r4, r6
 8010f88:	bf88      	it	hi
 8010f8a:	2304      	movhi	r3, #4
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	4443      	add	r3, r8
 8010f90:	f843 2b04 	str.w	r2, [r3], #4
 8010f94:	429f      	cmp	r7, r3
 8010f96:	d2fb      	bcs.n	8010f90 <__hexnan+0xcc>
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	b91b      	cbnz	r3, 8010fa4 <__hexnan+0xe0>
 8010f9c:	4547      	cmp	r7, r8
 8010f9e:	d127      	bne.n	8010ff0 <__hexnan+0x12c>
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	603b      	str	r3, [r7, #0]
 8010fa4:	2005      	movs	r0, #5
 8010fa6:	e026      	b.n	8010ff6 <__hexnan+0x132>
 8010fa8:	3501      	adds	r5, #1
 8010faa:	2d08      	cmp	r5, #8
 8010fac:	f10b 0b01 	add.w	fp, fp, #1
 8010fb0:	dd06      	ble.n	8010fc0 <__hexnan+0xfc>
 8010fb2:	4544      	cmp	r4, r8
 8010fb4:	d9c3      	bls.n	8010f3e <__hexnan+0x7a>
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	2501      	movs	r5, #1
 8010fba:	f844 3c04 	str.w	r3, [r4, #-4]
 8010fbe:	3c04      	subs	r4, #4
 8010fc0:	6822      	ldr	r2, [r4, #0]
 8010fc2:	f000 000f 	and.w	r0, r0, #15
 8010fc6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010fca:	6022      	str	r2, [r4, #0]
 8010fcc:	e7b7      	b.n	8010f3e <__hexnan+0x7a>
 8010fce:	2508      	movs	r5, #8
 8010fd0:	e7b5      	b.n	8010f3e <__hexnan+0x7a>
 8010fd2:	9b01      	ldr	r3, [sp, #4]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d0df      	beq.n	8010f98 <__hexnan+0xd4>
 8010fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8010fdc:	f1c3 0320 	rsb	r3, r3, #32
 8010fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8010fe4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010fe8:	401a      	ands	r2, r3
 8010fea:	f846 2c04 	str.w	r2, [r6, #-4]
 8010fee:	e7d3      	b.n	8010f98 <__hexnan+0xd4>
 8010ff0:	3f04      	subs	r7, #4
 8010ff2:	e7d1      	b.n	8010f98 <__hexnan+0xd4>
 8010ff4:	2004      	movs	r0, #4
 8010ff6:	b007      	add	sp, #28
 8010ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010ffc <_localeconv_r>:
 8010ffc:	4800      	ldr	r0, [pc, #0]	; (8011000 <_localeconv_r+0x4>)
 8010ffe:	4770      	bx	lr
 8011000:	20000990 	.word	0x20000990

08011004 <malloc>:
 8011004:	4b02      	ldr	r3, [pc, #8]	; (8011010 <malloc+0xc>)
 8011006:	4601      	mov	r1, r0
 8011008:	6818      	ldr	r0, [r3, #0]
 801100a:	f000 bd57 	b.w	8011abc <_malloc_r>
 801100e:	bf00      	nop
 8011010:	20000838 	.word	0x20000838

08011014 <__ascii_mbtowc>:
 8011014:	b082      	sub	sp, #8
 8011016:	b901      	cbnz	r1, 801101a <__ascii_mbtowc+0x6>
 8011018:	a901      	add	r1, sp, #4
 801101a:	b142      	cbz	r2, 801102e <__ascii_mbtowc+0x1a>
 801101c:	b14b      	cbz	r3, 8011032 <__ascii_mbtowc+0x1e>
 801101e:	7813      	ldrb	r3, [r2, #0]
 8011020:	600b      	str	r3, [r1, #0]
 8011022:	7812      	ldrb	r2, [r2, #0]
 8011024:	1e10      	subs	r0, r2, #0
 8011026:	bf18      	it	ne
 8011028:	2001      	movne	r0, #1
 801102a:	b002      	add	sp, #8
 801102c:	4770      	bx	lr
 801102e:	4610      	mov	r0, r2
 8011030:	e7fb      	b.n	801102a <__ascii_mbtowc+0x16>
 8011032:	f06f 0001 	mvn.w	r0, #1
 8011036:	e7f8      	b.n	801102a <__ascii_mbtowc+0x16>

08011038 <memchr>:
 8011038:	4603      	mov	r3, r0
 801103a:	b510      	push	{r4, lr}
 801103c:	b2c9      	uxtb	r1, r1
 801103e:	4402      	add	r2, r0
 8011040:	4293      	cmp	r3, r2
 8011042:	4618      	mov	r0, r3
 8011044:	d101      	bne.n	801104a <memchr+0x12>
 8011046:	2000      	movs	r0, #0
 8011048:	e003      	b.n	8011052 <memchr+0x1a>
 801104a:	7804      	ldrb	r4, [r0, #0]
 801104c:	3301      	adds	r3, #1
 801104e:	428c      	cmp	r4, r1
 8011050:	d1f6      	bne.n	8011040 <memchr+0x8>
 8011052:	bd10      	pop	{r4, pc}

08011054 <_Balloc>:
 8011054:	b570      	push	{r4, r5, r6, lr}
 8011056:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011058:	4604      	mov	r4, r0
 801105a:	460d      	mov	r5, r1
 801105c:	b976      	cbnz	r6, 801107c <_Balloc+0x28>
 801105e:	2010      	movs	r0, #16
 8011060:	f7ff ffd0 	bl	8011004 <malloc>
 8011064:	4602      	mov	r2, r0
 8011066:	6260      	str	r0, [r4, #36]	; 0x24
 8011068:	b920      	cbnz	r0, 8011074 <_Balloc+0x20>
 801106a:	2166      	movs	r1, #102	; 0x66
 801106c:	4b17      	ldr	r3, [pc, #92]	; (80110cc <_Balloc+0x78>)
 801106e:	4818      	ldr	r0, [pc, #96]	; (80110d0 <_Balloc+0x7c>)
 8011070:	f7fe fdb2 	bl	800fbd8 <__assert_func>
 8011074:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011078:	6006      	str	r6, [r0, #0]
 801107a:	60c6      	str	r6, [r0, #12]
 801107c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801107e:	68f3      	ldr	r3, [r6, #12]
 8011080:	b183      	cbz	r3, 80110a4 <_Balloc+0x50>
 8011082:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011084:	68db      	ldr	r3, [r3, #12]
 8011086:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801108a:	b9b8      	cbnz	r0, 80110bc <_Balloc+0x68>
 801108c:	2101      	movs	r1, #1
 801108e:	fa01 f605 	lsl.w	r6, r1, r5
 8011092:	1d72      	adds	r2, r6, #5
 8011094:	4620      	mov	r0, r4
 8011096:	0092      	lsls	r2, r2, #2
 8011098:	f000 fc94 	bl	80119c4 <_calloc_r>
 801109c:	b160      	cbz	r0, 80110b8 <_Balloc+0x64>
 801109e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80110a2:	e00e      	b.n	80110c2 <_Balloc+0x6e>
 80110a4:	2221      	movs	r2, #33	; 0x21
 80110a6:	2104      	movs	r1, #4
 80110a8:	4620      	mov	r0, r4
 80110aa:	f000 fc8b 	bl	80119c4 <_calloc_r>
 80110ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80110b0:	60f0      	str	r0, [r6, #12]
 80110b2:	68db      	ldr	r3, [r3, #12]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d1e4      	bne.n	8011082 <_Balloc+0x2e>
 80110b8:	2000      	movs	r0, #0
 80110ba:	bd70      	pop	{r4, r5, r6, pc}
 80110bc:	6802      	ldr	r2, [r0, #0]
 80110be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80110c2:	2300      	movs	r3, #0
 80110c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80110c8:	e7f7      	b.n	80110ba <_Balloc+0x66>
 80110ca:	bf00      	nop
 80110cc:	08012bb8 	.word	0x08012bb8
 80110d0:	08012d5c 	.word	0x08012d5c

080110d4 <_Bfree>:
 80110d4:	b570      	push	{r4, r5, r6, lr}
 80110d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80110d8:	4605      	mov	r5, r0
 80110da:	460c      	mov	r4, r1
 80110dc:	b976      	cbnz	r6, 80110fc <_Bfree+0x28>
 80110de:	2010      	movs	r0, #16
 80110e0:	f7ff ff90 	bl	8011004 <malloc>
 80110e4:	4602      	mov	r2, r0
 80110e6:	6268      	str	r0, [r5, #36]	; 0x24
 80110e8:	b920      	cbnz	r0, 80110f4 <_Bfree+0x20>
 80110ea:	218a      	movs	r1, #138	; 0x8a
 80110ec:	4b08      	ldr	r3, [pc, #32]	; (8011110 <_Bfree+0x3c>)
 80110ee:	4809      	ldr	r0, [pc, #36]	; (8011114 <_Bfree+0x40>)
 80110f0:	f7fe fd72 	bl	800fbd8 <__assert_func>
 80110f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80110f8:	6006      	str	r6, [r0, #0]
 80110fa:	60c6      	str	r6, [r0, #12]
 80110fc:	b13c      	cbz	r4, 801110e <_Bfree+0x3a>
 80110fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011100:	6862      	ldr	r2, [r4, #4]
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011108:	6021      	str	r1, [r4, #0]
 801110a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801110e:	bd70      	pop	{r4, r5, r6, pc}
 8011110:	08012bb8 	.word	0x08012bb8
 8011114:	08012d5c 	.word	0x08012d5c

08011118 <__multadd>:
 8011118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801111c:	4607      	mov	r7, r0
 801111e:	460c      	mov	r4, r1
 8011120:	461e      	mov	r6, r3
 8011122:	2000      	movs	r0, #0
 8011124:	690d      	ldr	r5, [r1, #16]
 8011126:	f101 0c14 	add.w	ip, r1, #20
 801112a:	f8dc 3000 	ldr.w	r3, [ip]
 801112e:	3001      	adds	r0, #1
 8011130:	b299      	uxth	r1, r3
 8011132:	fb02 6101 	mla	r1, r2, r1, r6
 8011136:	0c1e      	lsrs	r6, r3, #16
 8011138:	0c0b      	lsrs	r3, r1, #16
 801113a:	fb02 3306 	mla	r3, r2, r6, r3
 801113e:	b289      	uxth	r1, r1
 8011140:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011144:	4285      	cmp	r5, r0
 8011146:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801114a:	f84c 1b04 	str.w	r1, [ip], #4
 801114e:	dcec      	bgt.n	801112a <__multadd+0x12>
 8011150:	b30e      	cbz	r6, 8011196 <__multadd+0x7e>
 8011152:	68a3      	ldr	r3, [r4, #8]
 8011154:	42ab      	cmp	r3, r5
 8011156:	dc19      	bgt.n	801118c <__multadd+0x74>
 8011158:	6861      	ldr	r1, [r4, #4]
 801115a:	4638      	mov	r0, r7
 801115c:	3101      	adds	r1, #1
 801115e:	f7ff ff79 	bl	8011054 <_Balloc>
 8011162:	4680      	mov	r8, r0
 8011164:	b928      	cbnz	r0, 8011172 <__multadd+0x5a>
 8011166:	4602      	mov	r2, r0
 8011168:	21b5      	movs	r1, #181	; 0xb5
 801116a:	4b0c      	ldr	r3, [pc, #48]	; (801119c <__multadd+0x84>)
 801116c:	480c      	ldr	r0, [pc, #48]	; (80111a0 <__multadd+0x88>)
 801116e:	f7fe fd33 	bl	800fbd8 <__assert_func>
 8011172:	6922      	ldr	r2, [r4, #16]
 8011174:	f104 010c 	add.w	r1, r4, #12
 8011178:	3202      	adds	r2, #2
 801117a:	0092      	lsls	r2, r2, #2
 801117c:	300c      	adds	r0, #12
 801117e:	f7fd fa19 	bl	800e5b4 <memcpy>
 8011182:	4621      	mov	r1, r4
 8011184:	4638      	mov	r0, r7
 8011186:	f7ff ffa5 	bl	80110d4 <_Bfree>
 801118a:	4644      	mov	r4, r8
 801118c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011190:	3501      	adds	r5, #1
 8011192:	615e      	str	r6, [r3, #20]
 8011194:	6125      	str	r5, [r4, #16]
 8011196:	4620      	mov	r0, r4
 8011198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801119c:	08012cd0 	.word	0x08012cd0
 80111a0:	08012d5c 	.word	0x08012d5c

080111a4 <__s2b>:
 80111a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111a8:	4615      	mov	r5, r2
 80111aa:	2209      	movs	r2, #9
 80111ac:	461f      	mov	r7, r3
 80111ae:	3308      	adds	r3, #8
 80111b0:	460c      	mov	r4, r1
 80111b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80111b6:	4606      	mov	r6, r0
 80111b8:	2201      	movs	r2, #1
 80111ba:	2100      	movs	r1, #0
 80111bc:	429a      	cmp	r2, r3
 80111be:	db09      	blt.n	80111d4 <__s2b+0x30>
 80111c0:	4630      	mov	r0, r6
 80111c2:	f7ff ff47 	bl	8011054 <_Balloc>
 80111c6:	b940      	cbnz	r0, 80111da <__s2b+0x36>
 80111c8:	4602      	mov	r2, r0
 80111ca:	21ce      	movs	r1, #206	; 0xce
 80111cc:	4b18      	ldr	r3, [pc, #96]	; (8011230 <__s2b+0x8c>)
 80111ce:	4819      	ldr	r0, [pc, #100]	; (8011234 <__s2b+0x90>)
 80111d0:	f7fe fd02 	bl	800fbd8 <__assert_func>
 80111d4:	0052      	lsls	r2, r2, #1
 80111d6:	3101      	adds	r1, #1
 80111d8:	e7f0      	b.n	80111bc <__s2b+0x18>
 80111da:	9b08      	ldr	r3, [sp, #32]
 80111dc:	2d09      	cmp	r5, #9
 80111de:	6143      	str	r3, [r0, #20]
 80111e0:	f04f 0301 	mov.w	r3, #1
 80111e4:	6103      	str	r3, [r0, #16]
 80111e6:	dd16      	ble.n	8011216 <__s2b+0x72>
 80111e8:	f104 0909 	add.w	r9, r4, #9
 80111ec:	46c8      	mov	r8, r9
 80111ee:	442c      	add	r4, r5
 80111f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80111f4:	4601      	mov	r1, r0
 80111f6:	220a      	movs	r2, #10
 80111f8:	4630      	mov	r0, r6
 80111fa:	3b30      	subs	r3, #48	; 0x30
 80111fc:	f7ff ff8c 	bl	8011118 <__multadd>
 8011200:	45a0      	cmp	r8, r4
 8011202:	d1f5      	bne.n	80111f0 <__s2b+0x4c>
 8011204:	f1a5 0408 	sub.w	r4, r5, #8
 8011208:	444c      	add	r4, r9
 801120a:	1b2d      	subs	r5, r5, r4
 801120c:	1963      	adds	r3, r4, r5
 801120e:	42bb      	cmp	r3, r7
 8011210:	db04      	blt.n	801121c <__s2b+0x78>
 8011212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011216:	2509      	movs	r5, #9
 8011218:	340a      	adds	r4, #10
 801121a:	e7f6      	b.n	801120a <__s2b+0x66>
 801121c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011220:	4601      	mov	r1, r0
 8011222:	220a      	movs	r2, #10
 8011224:	4630      	mov	r0, r6
 8011226:	3b30      	subs	r3, #48	; 0x30
 8011228:	f7ff ff76 	bl	8011118 <__multadd>
 801122c:	e7ee      	b.n	801120c <__s2b+0x68>
 801122e:	bf00      	nop
 8011230:	08012cd0 	.word	0x08012cd0
 8011234:	08012d5c 	.word	0x08012d5c

08011238 <__hi0bits>:
 8011238:	0c02      	lsrs	r2, r0, #16
 801123a:	0412      	lsls	r2, r2, #16
 801123c:	4603      	mov	r3, r0
 801123e:	b9ca      	cbnz	r2, 8011274 <__hi0bits+0x3c>
 8011240:	0403      	lsls	r3, r0, #16
 8011242:	2010      	movs	r0, #16
 8011244:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011248:	bf04      	itt	eq
 801124a:	021b      	lsleq	r3, r3, #8
 801124c:	3008      	addeq	r0, #8
 801124e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011252:	bf04      	itt	eq
 8011254:	011b      	lsleq	r3, r3, #4
 8011256:	3004      	addeq	r0, #4
 8011258:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801125c:	bf04      	itt	eq
 801125e:	009b      	lsleq	r3, r3, #2
 8011260:	3002      	addeq	r0, #2
 8011262:	2b00      	cmp	r3, #0
 8011264:	db05      	blt.n	8011272 <__hi0bits+0x3a>
 8011266:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801126a:	f100 0001 	add.w	r0, r0, #1
 801126e:	bf08      	it	eq
 8011270:	2020      	moveq	r0, #32
 8011272:	4770      	bx	lr
 8011274:	2000      	movs	r0, #0
 8011276:	e7e5      	b.n	8011244 <__hi0bits+0xc>

08011278 <__lo0bits>:
 8011278:	6803      	ldr	r3, [r0, #0]
 801127a:	4602      	mov	r2, r0
 801127c:	f013 0007 	ands.w	r0, r3, #7
 8011280:	d00b      	beq.n	801129a <__lo0bits+0x22>
 8011282:	07d9      	lsls	r1, r3, #31
 8011284:	d421      	bmi.n	80112ca <__lo0bits+0x52>
 8011286:	0798      	lsls	r0, r3, #30
 8011288:	bf49      	itett	mi
 801128a:	085b      	lsrmi	r3, r3, #1
 801128c:	089b      	lsrpl	r3, r3, #2
 801128e:	2001      	movmi	r0, #1
 8011290:	6013      	strmi	r3, [r2, #0]
 8011292:	bf5c      	itt	pl
 8011294:	2002      	movpl	r0, #2
 8011296:	6013      	strpl	r3, [r2, #0]
 8011298:	4770      	bx	lr
 801129a:	b299      	uxth	r1, r3
 801129c:	b909      	cbnz	r1, 80112a2 <__lo0bits+0x2a>
 801129e:	2010      	movs	r0, #16
 80112a0:	0c1b      	lsrs	r3, r3, #16
 80112a2:	b2d9      	uxtb	r1, r3
 80112a4:	b909      	cbnz	r1, 80112aa <__lo0bits+0x32>
 80112a6:	3008      	adds	r0, #8
 80112a8:	0a1b      	lsrs	r3, r3, #8
 80112aa:	0719      	lsls	r1, r3, #28
 80112ac:	bf04      	itt	eq
 80112ae:	091b      	lsreq	r3, r3, #4
 80112b0:	3004      	addeq	r0, #4
 80112b2:	0799      	lsls	r1, r3, #30
 80112b4:	bf04      	itt	eq
 80112b6:	089b      	lsreq	r3, r3, #2
 80112b8:	3002      	addeq	r0, #2
 80112ba:	07d9      	lsls	r1, r3, #31
 80112bc:	d403      	bmi.n	80112c6 <__lo0bits+0x4e>
 80112be:	085b      	lsrs	r3, r3, #1
 80112c0:	f100 0001 	add.w	r0, r0, #1
 80112c4:	d003      	beq.n	80112ce <__lo0bits+0x56>
 80112c6:	6013      	str	r3, [r2, #0]
 80112c8:	4770      	bx	lr
 80112ca:	2000      	movs	r0, #0
 80112cc:	4770      	bx	lr
 80112ce:	2020      	movs	r0, #32
 80112d0:	4770      	bx	lr
	...

080112d4 <__i2b>:
 80112d4:	b510      	push	{r4, lr}
 80112d6:	460c      	mov	r4, r1
 80112d8:	2101      	movs	r1, #1
 80112da:	f7ff febb 	bl	8011054 <_Balloc>
 80112de:	4602      	mov	r2, r0
 80112e0:	b928      	cbnz	r0, 80112ee <__i2b+0x1a>
 80112e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80112e6:	4b04      	ldr	r3, [pc, #16]	; (80112f8 <__i2b+0x24>)
 80112e8:	4804      	ldr	r0, [pc, #16]	; (80112fc <__i2b+0x28>)
 80112ea:	f7fe fc75 	bl	800fbd8 <__assert_func>
 80112ee:	2301      	movs	r3, #1
 80112f0:	6144      	str	r4, [r0, #20]
 80112f2:	6103      	str	r3, [r0, #16]
 80112f4:	bd10      	pop	{r4, pc}
 80112f6:	bf00      	nop
 80112f8:	08012cd0 	.word	0x08012cd0
 80112fc:	08012d5c 	.word	0x08012d5c

08011300 <__multiply>:
 8011300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011304:	4691      	mov	r9, r2
 8011306:	690a      	ldr	r2, [r1, #16]
 8011308:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801130c:	460c      	mov	r4, r1
 801130e:	429a      	cmp	r2, r3
 8011310:	bfbe      	ittt	lt
 8011312:	460b      	movlt	r3, r1
 8011314:	464c      	movlt	r4, r9
 8011316:	4699      	movlt	r9, r3
 8011318:	6927      	ldr	r7, [r4, #16]
 801131a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801131e:	68a3      	ldr	r3, [r4, #8]
 8011320:	6861      	ldr	r1, [r4, #4]
 8011322:	eb07 060a 	add.w	r6, r7, sl
 8011326:	42b3      	cmp	r3, r6
 8011328:	b085      	sub	sp, #20
 801132a:	bfb8      	it	lt
 801132c:	3101      	addlt	r1, #1
 801132e:	f7ff fe91 	bl	8011054 <_Balloc>
 8011332:	b930      	cbnz	r0, 8011342 <__multiply+0x42>
 8011334:	4602      	mov	r2, r0
 8011336:	f240 115d 	movw	r1, #349	; 0x15d
 801133a:	4b43      	ldr	r3, [pc, #268]	; (8011448 <__multiply+0x148>)
 801133c:	4843      	ldr	r0, [pc, #268]	; (801144c <__multiply+0x14c>)
 801133e:	f7fe fc4b 	bl	800fbd8 <__assert_func>
 8011342:	f100 0514 	add.w	r5, r0, #20
 8011346:	462b      	mov	r3, r5
 8011348:	2200      	movs	r2, #0
 801134a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801134e:	4543      	cmp	r3, r8
 8011350:	d321      	bcc.n	8011396 <__multiply+0x96>
 8011352:	f104 0314 	add.w	r3, r4, #20
 8011356:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801135a:	f109 0314 	add.w	r3, r9, #20
 801135e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011362:	9202      	str	r2, [sp, #8]
 8011364:	1b3a      	subs	r2, r7, r4
 8011366:	3a15      	subs	r2, #21
 8011368:	f022 0203 	bic.w	r2, r2, #3
 801136c:	3204      	adds	r2, #4
 801136e:	f104 0115 	add.w	r1, r4, #21
 8011372:	428f      	cmp	r7, r1
 8011374:	bf38      	it	cc
 8011376:	2204      	movcc	r2, #4
 8011378:	9201      	str	r2, [sp, #4]
 801137a:	9a02      	ldr	r2, [sp, #8]
 801137c:	9303      	str	r3, [sp, #12]
 801137e:	429a      	cmp	r2, r3
 8011380:	d80c      	bhi.n	801139c <__multiply+0x9c>
 8011382:	2e00      	cmp	r6, #0
 8011384:	dd03      	ble.n	801138e <__multiply+0x8e>
 8011386:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801138a:	2b00      	cmp	r3, #0
 801138c:	d059      	beq.n	8011442 <__multiply+0x142>
 801138e:	6106      	str	r6, [r0, #16]
 8011390:	b005      	add	sp, #20
 8011392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011396:	f843 2b04 	str.w	r2, [r3], #4
 801139a:	e7d8      	b.n	801134e <__multiply+0x4e>
 801139c:	f8b3 a000 	ldrh.w	sl, [r3]
 80113a0:	f1ba 0f00 	cmp.w	sl, #0
 80113a4:	d023      	beq.n	80113ee <__multiply+0xee>
 80113a6:	46a9      	mov	r9, r5
 80113a8:	f04f 0c00 	mov.w	ip, #0
 80113ac:	f104 0e14 	add.w	lr, r4, #20
 80113b0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80113b4:	f8d9 1000 	ldr.w	r1, [r9]
 80113b8:	fa1f fb82 	uxth.w	fp, r2
 80113bc:	b289      	uxth	r1, r1
 80113be:	fb0a 110b 	mla	r1, sl, fp, r1
 80113c2:	4461      	add	r1, ip
 80113c4:	f8d9 c000 	ldr.w	ip, [r9]
 80113c8:	0c12      	lsrs	r2, r2, #16
 80113ca:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80113ce:	fb0a c202 	mla	r2, sl, r2, ip
 80113d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80113d6:	b289      	uxth	r1, r1
 80113d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80113dc:	4577      	cmp	r7, lr
 80113de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80113e2:	f849 1b04 	str.w	r1, [r9], #4
 80113e6:	d8e3      	bhi.n	80113b0 <__multiply+0xb0>
 80113e8:	9a01      	ldr	r2, [sp, #4]
 80113ea:	f845 c002 	str.w	ip, [r5, r2]
 80113ee:	9a03      	ldr	r2, [sp, #12]
 80113f0:	3304      	adds	r3, #4
 80113f2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80113f6:	f1b9 0f00 	cmp.w	r9, #0
 80113fa:	d020      	beq.n	801143e <__multiply+0x13e>
 80113fc:	46ae      	mov	lr, r5
 80113fe:	f04f 0a00 	mov.w	sl, #0
 8011402:	6829      	ldr	r1, [r5, #0]
 8011404:	f104 0c14 	add.w	ip, r4, #20
 8011408:	f8bc b000 	ldrh.w	fp, [ip]
 801140c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011410:	b289      	uxth	r1, r1
 8011412:	fb09 220b 	mla	r2, r9, fp, r2
 8011416:	4492      	add	sl, r2
 8011418:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801141c:	f84e 1b04 	str.w	r1, [lr], #4
 8011420:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011424:	f8be 1000 	ldrh.w	r1, [lr]
 8011428:	0c12      	lsrs	r2, r2, #16
 801142a:	fb09 1102 	mla	r1, r9, r2, r1
 801142e:	4567      	cmp	r7, ip
 8011430:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011434:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011438:	d8e6      	bhi.n	8011408 <__multiply+0x108>
 801143a:	9a01      	ldr	r2, [sp, #4]
 801143c:	50a9      	str	r1, [r5, r2]
 801143e:	3504      	adds	r5, #4
 8011440:	e79b      	b.n	801137a <__multiply+0x7a>
 8011442:	3e01      	subs	r6, #1
 8011444:	e79d      	b.n	8011382 <__multiply+0x82>
 8011446:	bf00      	nop
 8011448:	08012cd0 	.word	0x08012cd0
 801144c:	08012d5c 	.word	0x08012d5c

08011450 <__pow5mult>:
 8011450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011454:	4615      	mov	r5, r2
 8011456:	f012 0203 	ands.w	r2, r2, #3
 801145a:	4606      	mov	r6, r0
 801145c:	460f      	mov	r7, r1
 801145e:	d007      	beq.n	8011470 <__pow5mult+0x20>
 8011460:	4c25      	ldr	r4, [pc, #148]	; (80114f8 <__pow5mult+0xa8>)
 8011462:	3a01      	subs	r2, #1
 8011464:	2300      	movs	r3, #0
 8011466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801146a:	f7ff fe55 	bl	8011118 <__multadd>
 801146e:	4607      	mov	r7, r0
 8011470:	10ad      	asrs	r5, r5, #2
 8011472:	d03d      	beq.n	80114f0 <__pow5mult+0xa0>
 8011474:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011476:	b97c      	cbnz	r4, 8011498 <__pow5mult+0x48>
 8011478:	2010      	movs	r0, #16
 801147a:	f7ff fdc3 	bl	8011004 <malloc>
 801147e:	4602      	mov	r2, r0
 8011480:	6270      	str	r0, [r6, #36]	; 0x24
 8011482:	b928      	cbnz	r0, 8011490 <__pow5mult+0x40>
 8011484:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011488:	4b1c      	ldr	r3, [pc, #112]	; (80114fc <__pow5mult+0xac>)
 801148a:	481d      	ldr	r0, [pc, #116]	; (8011500 <__pow5mult+0xb0>)
 801148c:	f7fe fba4 	bl	800fbd8 <__assert_func>
 8011490:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011494:	6004      	str	r4, [r0, #0]
 8011496:	60c4      	str	r4, [r0, #12]
 8011498:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801149c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80114a0:	b94c      	cbnz	r4, 80114b6 <__pow5mult+0x66>
 80114a2:	f240 2171 	movw	r1, #625	; 0x271
 80114a6:	4630      	mov	r0, r6
 80114a8:	f7ff ff14 	bl	80112d4 <__i2b>
 80114ac:	2300      	movs	r3, #0
 80114ae:	4604      	mov	r4, r0
 80114b0:	f8c8 0008 	str.w	r0, [r8, #8]
 80114b4:	6003      	str	r3, [r0, #0]
 80114b6:	f04f 0900 	mov.w	r9, #0
 80114ba:	07eb      	lsls	r3, r5, #31
 80114bc:	d50a      	bpl.n	80114d4 <__pow5mult+0x84>
 80114be:	4639      	mov	r1, r7
 80114c0:	4622      	mov	r2, r4
 80114c2:	4630      	mov	r0, r6
 80114c4:	f7ff ff1c 	bl	8011300 <__multiply>
 80114c8:	4680      	mov	r8, r0
 80114ca:	4639      	mov	r1, r7
 80114cc:	4630      	mov	r0, r6
 80114ce:	f7ff fe01 	bl	80110d4 <_Bfree>
 80114d2:	4647      	mov	r7, r8
 80114d4:	106d      	asrs	r5, r5, #1
 80114d6:	d00b      	beq.n	80114f0 <__pow5mult+0xa0>
 80114d8:	6820      	ldr	r0, [r4, #0]
 80114da:	b938      	cbnz	r0, 80114ec <__pow5mult+0x9c>
 80114dc:	4622      	mov	r2, r4
 80114de:	4621      	mov	r1, r4
 80114e0:	4630      	mov	r0, r6
 80114e2:	f7ff ff0d 	bl	8011300 <__multiply>
 80114e6:	6020      	str	r0, [r4, #0]
 80114e8:	f8c0 9000 	str.w	r9, [r0]
 80114ec:	4604      	mov	r4, r0
 80114ee:	e7e4      	b.n	80114ba <__pow5mult+0x6a>
 80114f0:	4638      	mov	r0, r7
 80114f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114f6:	bf00      	nop
 80114f8:	08012ea8 	.word	0x08012ea8
 80114fc:	08012bb8 	.word	0x08012bb8
 8011500:	08012d5c 	.word	0x08012d5c

08011504 <__lshift>:
 8011504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011508:	460c      	mov	r4, r1
 801150a:	4607      	mov	r7, r0
 801150c:	4691      	mov	r9, r2
 801150e:	6923      	ldr	r3, [r4, #16]
 8011510:	6849      	ldr	r1, [r1, #4]
 8011512:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011516:	68a3      	ldr	r3, [r4, #8]
 8011518:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801151c:	f108 0601 	add.w	r6, r8, #1
 8011520:	42b3      	cmp	r3, r6
 8011522:	db0b      	blt.n	801153c <__lshift+0x38>
 8011524:	4638      	mov	r0, r7
 8011526:	f7ff fd95 	bl	8011054 <_Balloc>
 801152a:	4605      	mov	r5, r0
 801152c:	b948      	cbnz	r0, 8011542 <__lshift+0x3e>
 801152e:	4602      	mov	r2, r0
 8011530:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011534:	4b29      	ldr	r3, [pc, #164]	; (80115dc <__lshift+0xd8>)
 8011536:	482a      	ldr	r0, [pc, #168]	; (80115e0 <__lshift+0xdc>)
 8011538:	f7fe fb4e 	bl	800fbd8 <__assert_func>
 801153c:	3101      	adds	r1, #1
 801153e:	005b      	lsls	r3, r3, #1
 8011540:	e7ee      	b.n	8011520 <__lshift+0x1c>
 8011542:	2300      	movs	r3, #0
 8011544:	f100 0114 	add.w	r1, r0, #20
 8011548:	f100 0210 	add.w	r2, r0, #16
 801154c:	4618      	mov	r0, r3
 801154e:	4553      	cmp	r3, sl
 8011550:	db37      	blt.n	80115c2 <__lshift+0xbe>
 8011552:	6920      	ldr	r0, [r4, #16]
 8011554:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011558:	f104 0314 	add.w	r3, r4, #20
 801155c:	f019 091f 	ands.w	r9, r9, #31
 8011560:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011564:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011568:	d02f      	beq.n	80115ca <__lshift+0xc6>
 801156a:	468a      	mov	sl, r1
 801156c:	f04f 0c00 	mov.w	ip, #0
 8011570:	f1c9 0e20 	rsb	lr, r9, #32
 8011574:	681a      	ldr	r2, [r3, #0]
 8011576:	fa02 f209 	lsl.w	r2, r2, r9
 801157a:	ea42 020c 	orr.w	r2, r2, ip
 801157e:	f84a 2b04 	str.w	r2, [sl], #4
 8011582:	f853 2b04 	ldr.w	r2, [r3], #4
 8011586:	4298      	cmp	r0, r3
 8011588:	fa22 fc0e 	lsr.w	ip, r2, lr
 801158c:	d8f2      	bhi.n	8011574 <__lshift+0x70>
 801158e:	1b03      	subs	r3, r0, r4
 8011590:	3b15      	subs	r3, #21
 8011592:	f023 0303 	bic.w	r3, r3, #3
 8011596:	3304      	adds	r3, #4
 8011598:	f104 0215 	add.w	r2, r4, #21
 801159c:	4290      	cmp	r0, r2
 801159e:	bf38      	it	cc
 80115a0:	2304      	movcc	r3, #4
 80115a2:	f841 c003 	str.w	ip, [r1, r3]
 80115a6:	f1bc 0f00 	cmp.w	ip, #0
 80115aa:	d001      	beq.n	80115b0 <__lshift+0xac>
 80115ac:	f108 0602 	add.w	r6, r8, #2
 80115b0:	3e01      	subs	r6, #1
 80115b2:	4638      	mov	r0, r7
 80115b4:	4621      	mov	r1, r4
 80115b6:	612e      	str	r6, [r5, #16]
 80115b8:	f7ff fd8c 	bl	80110d4 <_Bfree>
 80115bc:	4628      	mov	r0, r5
 80115be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80115c6:	3301      	adds	r3, #1
 80115c8:	e7c1      	b.n	801154e <__lshift+0x4a>
 80115ca:	3904      	subs	r1, #4
 80115cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80115d0:	4298      	cmp	r0, r3
 80115d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80115d6:	d8f9      	bhi.n	80115cc <__lshift+0xc8>
 80115d8:	e7ea      	b.n	80115b0 <__lshift+0xac>
 80115da:	bf00      	nop
 80115dc:	08012cd0 	.word	0x08012cd0
 80115e0:	08012d5c 	.word	0x08012d5c

080115e4 <__mcmp>:
 80115e4:	4603      	mov	r3, r0
 80115e6:	690a      	ldr	r2, [r1, #16]
 80115e8:	6900      	ldr	r0, [r0, #16]
 80115ea:	b530      	push	{r4, r5, lr}
 80115ec:	1a80      	subs	r0, r0, r2
 80115ee:	d10d      	bne.n	801160c <__mcmp+0x28>
 80115f0:	3314      	adds	r3, #20
 80115f2:	3114      	adds	r1, #20
 80115f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80115f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80115fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011600:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011604:	4295      	cmp	r5, r2
 8011606:	d002      	beq.n	801160e <__mcmp+0x2a>
 8011608:	d304      	bcc.n	8011614 <__mcmp+0x30>
 801160a:	2001      	movs	r0, #1
 801160c:	bd30      	pop	{r4, r5, pc}
 801160e:	42a3      	cmp	r3, r4
 8011610:	d3f4      	bcc.n	80115fc <__mcmp+0x18>
 8011612:	e7fb      	b.n	801160c <__mcmp+0x28>
 8011614:	f04f 30ff 	mov.w	r0, #4294967295
 8011618:	e7f8      	b.n	801160c <__mcmp+0x28>
	...

0801161c <__mdiff>:
 801161c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011620:	460d      	mov	r5, r1
 8011622:	4607      	mov	r7, r0
 8011624:	4611      	mov	r1, r2
 8011626:	4628      	mov	r0, r5
 8011628:	4614      	mov	r4, r2
 801162a:	f7ff ffdb 	bl	80115e4 <__mcmp>
 801162e:	1e06      	subs	r6, r0, #0
 8011630:	d111      	bne.n	8011656 <__mdiff+0x3a>
 8011632:	4631      	mov	r1, r6
 8011634:	4638      	mov	r0, r7
 8011636:	f7ff fd0d 	bl	8011054 <_Balloc>
 801163a:	4602      	mov	r2, r0
 801163c:	b928      	cbnz	r0, 801164a <__mdiff+0x2e>
 801163e:	f240 2132 	movw	r1, #562	; 0x232
 8011642:	4b3a      	ldr	r3, [pc, #232]	; (801172c <__mdiff+0x110>)
 8011644:	483a      	ldr	r0, [pc, #232]	; (8011730 <__mdiff+0x114>)
 8011646:	f7fe fac7 	bl	800fbd8 <__assert_func>
 801164a:	2301      	movs	r3, #1
 801164c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011650:	4610      	mov	r0, r2
 8011652:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011656:	bfa4      	itt	ge
 8011658:	4623      	movge	r3, r4
 801165a:	462c      	movge	r4, r5
 801165c:	4638      	mov	r0, r7
 801165e:	6861      	ldr	r1, [r4, #4]
 8011660:	bfa6      	itte	ge
 8011662:	461d      	movge	r5, r3
 8011664:	2600      	movge	r6, #0
 8011666:	2601      	movlt	r6, #1
 8011668:	f7ff fcf4 	bl	8011054 <_Balloc>
 801166c:	4602      	mov	r2, r0
 801166e:	b918      	cbnz	r0, 8011678 <__mdiff+0x5c>
 8011670:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011674:	4b2d      	ldr	r3, [pc, #180]	; (801172c <__mdiff+0x110>)
 8011676:	e7e5      	b.n	8011644 <__mdiff+0x28>
 8011678:	f102 0814 	add.w	r8, r2, #20
 801167c:	46c2      	mov	sl, r8
 801167e:	f04f 0c00 	mov.w	ip, #0
 8011682:	6927      	ldr	r7, [r4, #16]
 8011684:	60c6      	str	r6, [r0, #12]
 8011686:	692e      	ldr	r6, [r5, #16]
 8011688:	f104 0014 	add.w	r0, r4, #20
 801168c:	f105 0914 	add.w	r9, r5, #20
 8011690:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8011694:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011698:	3410      	adds	r4, #16
 801169a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 801169e:	f859 3b04 	ldr.w	r3, [r9], #4
 80116a2:	fa1f f18b 	uxth.w	r1, fp
 80116a6:	448c      	add	ip, r1
 80116a8:	b299      	uxth	r1, r3
 80116aa:	0c1b      	lsrs	r3, r3, #16
 80116ac:	ebac 0101 	sub.w	r1, ip, r1
 80116b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80116b4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80116b8:	b289      	uxth	r1, r1
 80116ba:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80116be:	454e      	cmp	r6, r9
 80116c0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80116c4:	f84a 3b04 	str.w	r3, [sl], #4
 80116c8:	d8e7      	bhi.n	801169a <__mdiff+0x7e>
 80116ca:	1b73      	subs	r3, r6, r5
 80116cc:	3b15      	subs	r3, #21
 80116ce:	f023 0303 	bic.w	r3, r3, #3
 80116d2:	3515      	adds	r5, #21
 80116d4:	3304      	adds	r3, #4
 80116d6:	42ae      	cmp	r6, r5
 80116d8:	bf38      	it	cc
 80116da:	2304      	movcc	r3, #4
 80116dc:	4418      	add	r0, r3
 80116de:	4443      	add	r3, r8
 80116e0:	461e      	mov	r6, r3
 80116e2:	4605      	mov	r5, r0
 80116e4:	4575      	cmp	r5, lr
 80116e6:	d30e      	bcc.n	8011706 <__mdiff+0xea>
 80116e8:	f10e 0103 	add.w	r1, lr, #3
 80116ec:	1a09      	subs	r1, r1, r0
 80116ee:	f021 0103 	bic.w	r1, r1, #3
 80116f2:	3803      	subs	r0, #3
 80116f4:	4586      	cmp	lr, r0
 80116f6:	bf38      	it	cc
 80116f8:	2100      	movcc	r1, #0
 80116fa:	4419      	add	r1, r3
 80116fc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8011700:	b18b      	cbz	r3, 8011726 <__mdiff+0x10a>
 8011702:	6117      	str	r7, [r2, #16]
 8011704:	e7a4      	b.n	8011650 <__mdiff+0x34>
 8011706:	f855 8b04 	ldr.w	r8, [r5], #4
 801170a:	fa1f f188 	uxth.w	r1, r8
 801170e:	4461      	add	r1, ip
 8011710:	140c      	asrs	r4, r1, #16
 8011712:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011716:	b289      	uxth	r1, r1
 8011718:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801171c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8011720:	f846 1b04 	str.w	r1, [r6], #4
 8011724:	e7de      	b.n	80116e4 <__mdiff+0xc8>
 8011726:	3f01      	subs	r7, #1
 8011728:	e7e8      	b.n	80116fc <__mdiff+0xe0>
 801172a:	bf00      	nop
 801172c:	08012cd0 	.word	0x08012cd0
 8011730:	08012d5c 	.word	0x08012d5c

08011734 <__ulp>:
 8011734:	4b11      	ldr	r3, [pc, #68]	; (801177c <__ulp+0x48>)
 8011736:	400b      	ands	r3, r1
 8011738:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801173c:	2b00      	cmp	r3, #0
 801173e:	dd02      	ble.n	8011746 <__ulp+0x12>
 8011740:	2000      	movs	r0, #0
 8011742:	4619      	mov	r1, r3
 8011744:	4770      	bx	lr
 8011746:	425b      	negs	r3, r3
 8011748:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801174c:	f04f 0000 	mov.w	r0, #0
 8011750:	f04f 0100 	mov.w	r1, #0
 8011754:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011758:	da04      	bge.n	8011764 <__ulp+0x30>
 801175a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801175e:	fa43 f102 	asr.w	r1, r3, r2
 8011762:	4770      	bx	lr
 8011764:	f1a2 0314 	sub.w	r3, r2, #20
 8011768:	2b1e      	cmp	r3, #30
 801176a:	bfd6      	itet	le
 801176c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8011770:	2301      	movgt	r3, #1
 8011772:	fa22 f303 	lsrle.w	r3, r2, r3
 8011776:	4618      	mov	r0, r3
 8011778:	4770      	bx	lr
 801177a:	bf00      	nop
 801177c:	7ff00000 	.word	0x7ff00000

08011780 <__b2d>:
 8011780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011784:	6907      	ldr	r7, [r0, #16]
 8011786:	f100 0914 	add.w	r9, r0, #20
 801178a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 801178e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8011792:	f1a7 0804 	sub.w	r8, r7, #4
 8011796:	4630      	mov	r0, r6
 8011798:	f7ff fd4e 	bl	8011238 <__hi0bits>
 801179c:	f1c0 0320 	rsb	r3, r0, #32
 80117a0:	280a      	cmp	r0, #10
 80117a2:	600b      	str	r3, [r1, #0]
 80117a4:	491f      	ldr	r1, [pc, #124]	; (8011824 <__b2d+0xa4>)
 80117a6:	dc17      	bgt.n	80117d8 <__b2d+0x58>
 80117a8:	45c1      	cmp	r9, r8
 80117aa:	bf28      	it	cs
 80117ac:	2200      	movcs	r2, #0
 80117ae:	f1c0 0c0b 	rsb	ip, r0, #11
 80117b2:	fa26 f30c 	lsr.w	r3, r6, ip
 80117b6:	bf38      	it	cc
 80117b8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80117bc:	ea43 0501 	orr.w	r5, r3, r1
 80117c0:	f100 0315 	add.w	r3, r0, #21
 80117c4:	fa06 f303 	lsl.w	r3, r6, r3
 80117c8:	fa22 f20c 	lsr.w	r2, r2, ip
 80117cc:	ea43 0402 	orr.w	r4, r3, r2
 80117d0:	4620      	mov	r0, r4
 80117d2:	4629      	mov	r1, r5
 80117d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117d8:	45c1      	cmp	r9, r8
 80117da:	bf2e      	itee	cs
 80117dc:	2200      	movcs	r2, #0
 80117de:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80117e2:	f1a7 0808 	subcc.w	r8, r7, #8
 80117e6:	f1b0 030b 	subs.w	r3, r0, #11
 80117ea:	d016      	beq.n	801181a <__b2d+0x9a>
 80117ec:	f1c3 0720 	rsb	r7, r3, #32
 80117f0:	fa22 f107 	lsr.w	r1, r2, r7
 80117f4:	45c8      	cmp	r8, r9
 80117f6:	fa06 f603 	lsl.w	r6, r6, r3
 80117fa:	ea46 0601 	orr.w	r6, r6, r1
 80117fe:	bf94      	ite	ls
 8011800:	2100      	movls	r1, #0
 8011802:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8011806:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 801180a:	fa02 f003 	lsl.w	r0, r2, r3
 801180e:	40f9      	lsrs	r1, r7
 8011810:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011814:	ea40 0401 	orr.w	r4, r0, r1
 8011818:	e7da      	b.n	80117d0 <__b2d+0x50>
 801181a:	4614      	mov	r4, r2
 801181c:	ea46 0501 	orr.w	r5, r6, r1
 8011820:	e7d6      	b.n	80117d0 <__b2d+0x50>
 8011822:	bf00      	nop
 8011824:	3ff00000 	.word	0x3ff00000

08011828 <__d2b>:
 8011828:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801182c:	2101      	movs	r1, #1
 801182e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8011832:	4690      	mov	r8, r2
 8011834:	461d      	mov	r5, r3
 8011836:	f7ff fc0d 	bl	8011054 <_Balloc>
 801183a:	4604      	mov	r4, r0
 801183c:	b930      	cbnz	r0, 801184c <__d2b+0x24>
 801183e:	4602      	mov	r2, r0
 8011840:	f240 310a 	movw	r1, #778	; 0x30a
 8011844:	4b24      	ldr	r3, [pc, #144]	; (80118d8 <__d2b+0xb0>)
 8011846:	4825      	ldr	r0, [pc, #148]	; (80118dc <__d2b+0xb4>)
 8011848:	f7fe f9c6 	bl	800fbd8 <__assert_func>
 801184c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8011850:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8011854:	bb2d      	cbnz	r5, 80118a2 <__d2b+0x7a>
 8011856:	9301      	str	r3, [sp, #4]
 8011858:	f1b8 0300 	subs.w	r3, r8, #0
 801185c:	d026      	beq.n	80118ac <__d2b+0x84>
 801185e:	4668      	mov	r0, sp
 8011860:	9300      	str	r3, [sp, #0]
 8011862:	f7ff fd09 	bl	8011278 <__lo0bits>
 8011866:	9900      	ldr	r1, [sp, #0]
 8011868:	b1f0      	cbz	r0, 80118a8 <__d2b+0x80>
 801186a:	9a01      	ldr	r2, [sp, #4]
 801186c:	f1c0 0320 	rsb	r3, r0, #32
 8011870:	fa02 f303 	lsl.w	r3, r2, r3
 8011874:	430b      	orrs	r3, r1
 8011876:	40c2      	lsrs	r2, r0
 8011878:	6163      	str	r3, [r4, #20]
 801187a:	9201      	str	r2, [sp, #4]
 801187c:	9b01      	ldr	r3, [sp, #4]
 801187e:	2b00      	cmp	r3, #0
 8011880:	bf14      	ite	ne
 8011882:	2102      	movne	r1, #2
 8011884:	2101      	moveq	r1, #1
 8011886:	61a3      	str	r3, [r4, #24]
 8011888:	6121      	str	r1, [r4, #16]
 801188a:	b1c5      	cbz	r5, 80118be <__d2b+0x96>
 801188c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011890:	4405      	add	r5, r0
 8011892:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011896:	603d      	str	r5, [r7, #0]
 8011898:	6030      	str	r0, [r6, #0]
 801189a:	4620      	mov	r0, r4
 801189c:	b002      	add	sp, #8
 801189e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80118a6:	e7d6      	b.n	8011856 <__d2b+0x2e>
 80118a8:	6161      	str	r1, [r4, #20]
 80118aa:	e7e7      	b.n	801187c <__d2b+0x54>
 80118ac:	a801      	add	r0, sp, #4
 80118ae:	f7ff fce3 	bl	8011278 <__lo0bits>
 80118b2:	2101      	movs	r1, #1
 80118b4:	9b01      	ldr	r3, [sp, #4]
 80118b6:	6121      	str	r1, [r4, #16]
 80118b8:	6163      	str	r3, [r4, #20]
 80118ba:	3020      	adds	r0, #32
 80118bc:	e7e5      	b.n	801188a <__d2b+0x62>
 80118be:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80118c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80118c6:	6038      	str	r0, [r7, #0]
 80118c8:	6918      	ldr	r0, [r3, #16]
 80118ca:	f7ff fcb5 	bl	8011238 <__hi0bits>
 80118ce:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80118d2:	6031      	str	r1, [r6, #0]
 80118d4:	e7e1      	b.n	801189a <__d2b+0x72>
 80118d6:	bf00      	nop
 80118d8:	08012cd0 	.word	0x08012cd0
 80118dc:	08012d5c 	.word	0x08012d5c

080118e0 <__ratio>:
 80118e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118e4:	4688      	mov	r8, r1
 80118e6:	4669      	mov	r1, sp
 80118e8:	4681      	mov	r9, r0
 80118ea:	f7ff ff49 	bl	8011780 <__b2d>
 80118ee:	460f      	mov	r7, r1
 80118f0:	4604      	mov	r4, r0
 80118f2:	460d      	mov	r5, r1
 80118f4:	4640      	mov	r0, r8
 80118f6:	a901      	add	r1, sp, #4
 80118f8:	f7ff ff42 	bl	8011780 <__b2d>
 80118fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011900:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011904:	468b      	mov	fp, r1
 8011906:	eba3 0c02 	sub.w	ip, r3, r2
 801190a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801190e:	1a9b      	subs	r3, r3, r2
 8011910:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011914:	2b00      	cmp	r3, #0
 8011916:	bfd5      	itete	le
 8011918:	460a      	movle	r2, r1
 801191a:	462a      	movgt	r2, r5
 801191c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011920:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011924:	bfd8      	it	le
 8011926:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801192a:	465b      	mov	r3, fp
 801192c:	4602      	mov	r2, r0
 801192e:	4639      	mov	r1, r7
 8011930:	4620      	mov	r0, r4
 8011932:	f7ee ff1d 	bl	8000770 <__aeabi_ddiv>
 8011936:	b003      	add	sp, #12
 8011938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801193c <__copybits>:
 801193c:	3901      	subs	r1, #1
 801193e:	b570      	push	{r4, r5, r6, lr}
 8011940:	1149      	asrs	r1, r1, #5
 8011942:	6914      	ldr	r4, [r2, #16]
 8011944:	3101      	adds	r1, #1
 8011946:	f102 0314 	add.w	r3, r2, #20
 801194a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801194e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011952:	1f05      	subs	r5, r0, #4
 8011954:	42a3      	cmp	r3, r4
 8011956:	d30c      	bcc.n	8011972 <__copybits+0x36>
 8011958:	1aa3      	subs	r3, r4, r2
 801195a:	3b11      	subs	r3, #17
 801195c:	f023 0303 	bic.w	r3, r3, #3
 8011960:	3211      	adds	r2, #17
 8011962:	42a2      	cmp	r2, r4
 8011964:	bf88      	it	hi
 8011966:	2300      	movhi	r3, #0
 8011968:	4418      	add	r0, r3
 801196a:	2300      	movs	r3, #0
 801196c:	4288      	cmp	r0, r1
 801196e:	d305      	bcc.n	801197c <__copybits+0x40>
 8011970:	bd70      	pop	{r4, r5, r6, pc}
 8011972:	f853 6b04 	ldr.w	r6, [r3], #4
 8011976:	f845 6f04 	str.w	r6, [r5, #4]!
 801197a:	e7eb      	b.n	8011954 <__copybits+0x18>
 801197c:	f840 3b04 	str.w	r3, [r0], #4
 8011980:	e7f4      	b.n	801196c <__copybits+0x30>

08011982 <__any_on>:
 8011982:	f100 0214 	add.w	r2, r0, #20
 8011986:	6900      	ldr	r0, [r0, #16]
 8011988:	114b      	asrs	r3, r1, #5
 801198a:	4298      	cmp	r0, r3
 801198c:	b510      	push	{r4, lr}
 801198e:	db11      	blt.n	80119b4 <__any_on+0x32>
 8011990:	dd0a      	ble.n	80119a8 <__any_on+0x26>
 8011992:	f011 011f 	ands.w	r1, r1, #31
 8011996:	d007      	beq.n	80119a8 <__any_on+0x26>
 8011998:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801199c:	fa24 f001 	lsr.w	r0, r4, r1
 80119a0:	fa00 f101 	lsl.w	r1, r0, r1
 80119a4:	428c      	cmp	r4, r1
 80119a6:	d10b      	bne.n	80119c0 <__any_on+0x3e>
 80119a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80119ac:	4293      	cmp	r3, r2
 80119ae:	d803      	bhi.n	80119b8 <__any_on+0x36>
 80119b0:	2000      	movs	r0, #0
 80119b2:	bd10      	pop	{r4, pc}
 80119b4:	4603      	mov	r3, r0
 80119b6:	e7f7      	b.n	80119a8 <__any_on+0x26>
 80119b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80119bc:	2900      	cmp	r1, #0
 80119be:	d0f5      	beq.n	80119ac <__any_on+0x2a>
 80119c0:	2001      	movs	r0, #1
 80119c2:	e7f6      	b.n	80119b2 <__any_on+0x30>

080119c4 <_calloc_r>:
 80119c4:	b570      	push	{r4, r5, r6, lr}
 80119c6:	fba1 5402 	umull	r5, r4, r1, r2
 80119ca:	b934      	cbnz	r4, 80119da <_calloc_r+0x16>
 80119cc:	4629      	mov	r1, r5
 80119ce:	f000 f875 	bl	8011abc <_malloc_r>
 80119d2:	4606      	mov	r6, r0
 80119d4:	b928      	cbnz	r0, 80119e2 <_calloc_r+0x1e>
 80119d6:	4630      	mov	r0, r6
 80119d8:	bd70      	pop	{r4, r5, r6, pc}
 80119da:	220c      	movs	r2, #12
 80119dc:	2600      	movs	r6, #0
 80119de:	6002      	str	r2, [r0, #0]
 80119e0:	e7f9      	b.n	80119d6 <_calloc_r+0x12>
 80119e2:	462a      	mov	r2, r5
 80119e4:	4621      	mov	r1, r4
 80119e6:	f7fc fdf3 	bl	800e5d0 <memset>
 80119ea:	e7f4      	b.n	80119d6 <_calloc_r+0x12>

080119ec <_free_r>:
 80119ec:	b538      	push	{r3, r4, r5, lr}
 80119ee:	4605      	mov	r5, r0
 80119f0:	2900      	cmp	r1, #0
 80119f2:	d040      	beq.n	8011a76 <_free_r+0x8a>
 80119f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80119f8:	1f0c      	subs	r4, r1, #4
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	bfb8      	it	lt
 80119fe:	18e4      	addlt	r4, r4, r3
 8011a00:	f000 feba 	bl	8012778 <__malloc_lock>
 8011a04:	4a1c      	ldr	r2, [pc, #112]	; (8011a78 <_free_r+0x8c>)
 8011a06:	6813      	ldr	r3, [r2, #0]
 8011a08:	b933      	cbnz	r3, 8011a18 <_free_r+0x2c>
 8011a0a:	6063      	str	r3, [r4, #4]
 8011a0c:	6014      	str	r4, [r2, #0]
 8011a0e:	4628      	mov	r0, r5
 8011a10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a14:	f000 beb6 	b.w	8012784 <__malloc_unlock>
 8011a18:	42a3      	cmp	r3, r4
 8011a1a:	d908      	bls.n	8011a2e <_free_r+0x42>
 8011a1c:	6820      	ldr	r0, [r4, #0]
 8011a1e:	1821      	adds	r1, r4, r0
 8011a20:	428b      	cmp	r3, r1
 8011a22:	bf01      	itttt	eq
 8011a24:	6819      	ldreq	r1, [r3, #0]
 8011a26:	685b      	ldreq	r3, [r3, #4]
 8011a28:	1809      	addeq	r1, r1, r0
 8011a2a:	6021      	streq	r1, [r4, #0]
 8011a2c:	e7ed      	b.n	8011a0a <_free_r+0x1e>
 8011a2e:	461a      	mov	r2, r3
 8011a30:	685b      	ldr	r3, [r3, #4]
 8011a32:	b10b      	cbz	r3, 8011a38 <_free_r+0x4c>
 8011a34:	42a3      	cmp	r3, r4
 8011a36:	d9fa      	bls.n	8011a2e <_free_r+0x42>
 8011a38:	6811      	ldr	r1, [r2, #0]
 8011a3a:	1850      	adds	r0, r2, r1
 8011a3c:	42a0      	cmp	r0, r4
 8011a3e:	d10b      	bne.n	8011a58 <_free_r+0x6c>
 8011a40:	6820      	ldr	r0, [r4, #0]
 8011a42:	4401      	add	r1, r0
 8011a44:	1850      	adds	r0, r2, r1
 8011a46:	4283      	cmp	r3, r0
 8011a48:	6011      	str	r1, [r2, #0]
 8011a4a:	d1e0      	bne.n	8011a0e <_free_r+0x22>
 8011a4c:	6818      	ldr	r0, [r3, #0]
 8011a4e:	685b      	ldr	r3, [r3, #4]
 8011a50:	4401      	add	r1, r0
 8011a52:	6011      	str	r1, [r2, #0]
 8011a54:	6053      	str	r3, [r2, #4]
 8011a56:	e7da      	b.n	8011a0e <_free_r+0x22>
 8011a58:	d902      	bls.n	8011a60 <_free_r+0x74>
 8011a5a:	230c      	movs	r3, #12
 8011a5c:	602b      	str	r3, [r5, #0]
 8011a5e:	e7d6      	b.n	8011a0e <_free_r+0x22>
 8011a60:	6820      	ldr	r0, [r4, #0]
 8011a62:	1821      	adds	r1, r4, r0
 8011a64:	428b      	cmp	r3, r1
 8011a66:	bf01      	itttt	eq
 8011a68:	6819      	ldreq	r1, [r3, #0]
 8011a6a:	685b      	ldreq	r3, [r3, #4]
 8011a6c:	1809      	addeq	r1, r1, r0
 8011a6e:	6021      	streq	r1, [r4, #0]
 8011a70:	6063      	str	r3, [r4, #4]
 8011a72:	6054      	str	r4, [r2, #4]
 8011a74:	e7cb      	b.n	8011a0e <_free_r+0x22>
 8011a76:	bd38      	pop	{r3, r4, r5, pc}
 8011a78:	2000186c 	.word	0x2000186c

08011a7c <sbrk_aligned>:
 8011a7c:	b570      	push	{r4, r5, r6, lr}
 8011a7e:	4e0e      	ldr	r6, [pc, #56]	; (8011ab8 <sbrk_aligned+0x3c>)
 8011a80:	460c      	mov	r4, r1
 8011a82:	6831      	ldr	r1, [r6, #0]
 8011a84:	4605      	mov	r5, r0
 8011a86:	b911      	cbnz	r1, 8011a8e <sbrk_aligned+0x12>
 8011a88:	f000 fb46 	bl	8012118 <_sbrk_r>
 8011a8c:	6030      	str	r0, [r6, #0]
 8011a8e:	4621      	mov	r1, r4
 8011a90:	4628      	mov	r0, r5
 8011a92:	f000 fb41 	bl	8012118 <_sbrk_r>
 8011a96:	1c43      	adds	r3, r0, #1
 8011a98:	d00a      	beq.n	8011ab0 <sbrk_aligned+0x34>
 8011a9a:	1cc4      	adds	r4, r0, #3
 8011a9c:	f024 0403 	bic.w	r4, r4, #3
 8011aa0:	42a0      	cmp	r0, r4
 8011aa2:	d007      	beq.n	8011ab4 <sbrk_aligned+0x38>
 8011aa4:	1a21      	subs	r1, r4, r0
 8011aa6:	4628      	mov	r0, r5
 8011aa8:	f000 fb36 	bl	8012118 <_sbrk_r>
 8011aac:	3001      	adds	r0, #1
 8011aae:	d101      	bne.n	8011ab4 <sbrk_aligned+0x38>
 8011ab0:	f04f 34ff 	mov.w	r4, #4294967295
 8011ab4:	4620      	mov	r0, r4
 8011ab6:	bd70      	pop	{r4, r5, r6, pc}
 8011ab8:	20001870 	.word	0x20001870

08011abc <_malloc_r>:
 8011abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ac0:	1ccd      	adds	r5, r1, #3
 8011ac2:	f025 0503 	bic.w	r5, r5, #3
 8011ac6:	3508      	adds	r5, #8
 8011ac8:	2d0c      	cmp	r5, #12
 8011aca:	bf38      	it	cc
 8011acc:	250c      	movcc	r5, #12
 8011ace:	2d00      	cmp	r5, #0
 8011ad0:	4607      	mov	r7, r0
 8011ad2:	db01      	blt.n	8011ad8 <_malloc_r+0x1c>
 8011ad4:	42a9      	cmp	r1, r5
 8011ad6:	d905      	bls.n	8011ae4 <_malloc_r+0x28>
 8011ad8:	230c      	movs	r3, #12
 8011ada:	2600      	movs	r6, #0
 8011adc:	603b      	str	r3, [r7, #0]
 8011ade:	4630      	mov	r0, r6
 8011ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ae4:	4e2e      	ldr	r6, [pc, #184]	; (8011ba0 <_malloc_r+0xe4>)
 8011ae6:	f000 fe47 	bl	8012778 <__malloc_lock>
 8011aea:	6833      	ldr	r3, [r6, #0]
 8011aec:	461c      	mov	r4, r3
 8011aee:	bb34      	cbnz	r4, 8011b3e <_malloc_r+0x82>
 8011af0:	4629      	mov	r1, r5
 8011af2:	4638      	mov	r0, r7
 8011af4:	f7ff ffc2 	bl	8011a7c <sbrk_aligned>
 8011af8:	1c43      	adds	r3, r0, #1
 8011afa:	4604      	mov	r4, r0
 8011afc:	d14d      	bne.n	8011b9a <_malloc_r+0xde>
 8011afe:	6834      	ldr	r4, [r6, #0]
 8011b00:	4626      	mov	r6, r4
 8011b02:	2e00      	cmp	r6, #0
 8011b04:	d140      	bne.n	8011b88 <_malloc_r+0xcc>
 8011b06:	6823      	ldr	r3, [r4, #0]
 8011b08:	4631      	mov	r1, r6
 8011b0a:	4638      	mov	r0, r7
 8011b0c:	eb04 0803 	add.w	r8, r4, r3
 8011b10:	f000 fb02 	bl	8012118 <_sbrk_r>
 8011b14:	4580      	cmp	r8, r0
 8011b16:	d13a      	bne.n	8011b8e <_malloc_r+0xd2>
 8011b18:	6821      	ldr	r1, [r4, #0]
 8011b1a:	3503      	adds	r5, #3
 8011b1c:	1a6d      	subs	r5, r5, r1
 8011b1e:	f025 0503 	bic.w	r5, r5, #3
 8011b22:	3508      	adds	r5, #8
 8011b24:	2d0c      	cmp	r5, #12
 8011b26:	bf38      	it	cc
 8011b28:	250c      	movcc	r5, #12
 8011b2a:	4638      	mov	r0, r7
 8011b2c:	4629      	mov	r1, r5
 8011b2e:	f7ff ffa5 	bl	8011a7c <sbrk_aligned>
 8011b32:	3001      	adds	r0, #1
 8011b34:	d02b      	beq.n	8011b8e <_malloc_r+0xd2>
 8011b36:	6823      	ldr	r3, [r4, #0]
 8011b38:	442b      	add	r3, r5
 8011b3a:	6023      	str	r3, [r4, #0]
 8011b3c:	e00e      	b.n	8011b5c <_malloc_r+0xa0>
 8011b3e:	6822      	ldr	r2, [r4, #0]
 8011b40:	1b52      	subs	r2, r2, r5
 8011b42:	d41e      	bmi.n	8011b82 <_malloc_r+0xc6>
 8011b44:	2a0b      	cmp	r2, #11
 8011b46:	d916      	bls.n	8011b76 <_malloc_r+0xba>
 8011b48:	1961      	adds	r1, r4, r5
 8011b4a:	42a3      	cmp	r3, r4
 8011b4c:	6025      	str	r5, [r4, #0]
 8011b4e:	bf18      	it	ne
 8011b50:	6059      	strne	r1, [r3, #4]
 8011b52:	6863      	ldr	r3, [r4, #4]
 8011b54:	bf08      	it	eq
 8011b56:	6031      	streq	r1, [r6, #0]
 8011b58:	5162      	str	r2, [r4, r5]
 8011b5a:	604b      	str	r3, [r1, #4]
 8011b5c:	4638      	mov	r0, r7
 8011b5e:	f104 060b 	add.w	r6, r4, #11
 8011b62:	f000 fe0f 	bl	8012784 <__malloc_unlock>
 8011b66:	f026 0607 	bic.w	r6, r6, #7
 8011b6a:	1d23      	adds	r3, r4, #4
 8011b6c:	1af2      	subs	r2, r6, r3
 8011b6e:	d0b6      	beq.n	8011ade <_malloc_r+0x22>
 8011b70:	1b9b      	subs	r3, r3, r6
 8011b72:	50a3      	str	r3, [r4, r2]
 8011b74:	e7b3      	b.n	8011ade <_malloc_r+0x22>
 8011b76:	6862      	ldr	r2, [r4, #4]
 8011b78:	42a3      	cmp	r3, r4
 8011b7a:	bf0c      	ite	eq
 8011b7c:	6032      	streq	r2, [r6, #0]
 8011b7e:	605a      	strne	r2, [r3, #4]
 8011b80:	e7ec      	b.n	8011b5c <_malloc_r+0xa0>
 8011b82:	4623      	mov	r3, r4
 8011b84:	6864      	ldr	r4, [r4, #4]
 8011b86:	e7b2      	b.n	8011aee <_malloc_r+0x32>
 8011b88:	4634      	mov	r4, r6
 8011b8a:	6876      	ldr	r6, [r6, #4]
 8011b8c:	e7b9      	b.n	8011b02 <_malloc_r+0x46>
 8011b8e:	230c      	movs	r3, #12
 8011b90:	4638      	mov	r0, r7
 8011b92:	603b      	str	r3, [r7, #0]
 8011b94:	f000 fdf6 	bl	8012784 <__malloc_unlock>
 8011b98:	e7a1      	b.n	8011ade <_malloc_r+0x22>
 8011b9a:	6025      	str	r5, [r4, #0]
 8011b9c:	e7de      	b.n	8011b5c <_malloc_r+0xa0>
 8011b9e:	bf00      	nop
 8011ba0:	2000186c 	.word	0x2000186c

08011ba4 <__ssputs_r>:
 8011ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ba8:	688e      	ldr	r6, [r1, #8]
 8011baa:	4682      	mov	sl, r0
 8011bac:	429e      	cmp	r6, r3
 8011bae:	460c      	mov	r4, r1
 8011bb0:	4690      	mov	r8, r2
 8011bb2:	461f      	mov	r7, r3
 8011bb4:	d838      	bhi.n	8011c28 <__ssputs_r+0x84>
 8011bb6:	898a      	ldrh	r2, [r1, #12]
 8011bb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011bbc:	d032      	beq.n	8011c24 <__ssputs_r+0x80>
 8011bbe:	6825      	ldr	r5, [r4, #0]
 8011bc0:	6909      	ldr	r1, [r1, #16]
 8011bc2:	3301      	adds	r3, #1
 8011bc4:	eba5 0901 	sub.w	r9, r5, r1
 8011bc8:	6965      	ldr	r5, [r4, #20]
 8011bca:	444b      	add	r3, r9
 8011bcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011bd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011bd4:	106d      	asrs	r5, r5, #1
 8011bd6:	429d      	cmp	r5, r3
 8011bd8:	bf38      	it	cc
 8011bda:	461d      	movcc	r5, r3
 8011bdc:	0553      	lsls	r3, r2, #21
 8011bde:	d531      	bpl.n	8011c44 <__ssputs_r+0xa0>
 8011be0:	4629      	mov	r1, r5
 8011be2:	f7ff ff6b 	bl	8011abc <_malloc_r>
 8011be6:	4606      	mov	r6, r0
 8011be8:	b950      	cbnz	r0, 8011c00 <__ssputs_r+0x5c>
 8011bea:	230c      	movs	r3, #12
 8011bec:	f04f 30ff 	mov.w	r0, #4294967295
 8011bf0:	f8ca 3000 	str.w	r3, [sl]
 8011bf4:	89a3      	ldrh	r3, [r4, #12]
 8011bf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011bfa:	81a3      	strh	r3, [r4, #12]
 8011bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c00:	464a      	mov	r2, r9
 8011c02:	6921      	ldr	r1, [r4, #16]
 8011c04:	f7fc fcd6 	bl	800e5b4 <memcpy>
 8011c08:	89a3      	ldrh	r3, [r4, #12]
 8011c0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011c0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c12:	81a3      	strh	r3, [r4, #12]
 8011c14:	6126      	str	r6, [r4, #16]
 8011c16:	444e      	add	r6, r9
 8011c18:	6026      	str	r6, [r4, #0]
 8011c1a:	463e      	mov	r6, r7
 8011c1c:	6165      	str	r5, [r4, #20]
 8011c1e:	eba5 0509 	sub.w	r5, r5, r9
 8011c22:	60a5      	str	r5, [r4, #8]
 8011c24:	42be      	cmp	r6, r7
 8011c26:	d900      	bls.n	8011c2a <__ssputs_r+0x86>
 8011c28:	463e      	mov	r6, r7
 8011c2a:	4632      	mov	r2, r6
 8011c2c:	4641      	mov	r1, r8
 8011c2e:	6820      	ldr	r0, [r4, #0]
 8011c30:	f000 fd88 	bl	8012744 <memmove>
 8011c34:	68a3      	ldr	r3, [r4, #8]
 8011c36:	2000      	movs	r0, #0
 8011c38:	1b9b      	subs	r3, r3, r6
 8011c3a:	60a3      	str	r3, [r4, #8]
 8011c3c:	6823      	ldr	r3, [r4, #0]
 8011c3e:	4433      	add	r3, r6
 8011c40:	6023      	str	r3, [r4, #0]
 8011c42:	e7db      	b.n	8011bfc <__ssputs_r+0x58>
 8011c44:	462a      	mov	r2, r5
 8011c46:	f000 fda3 	bl	8012790 <_realloc_r>
 8011c4a:	4606      	mov	r6, r0
 8011c4c:	2800      	cmp	r0, #0
 8011c4e:	d1e1      	bne.n	8011c14 <__ssputs_r+0x70>
 8011c50:	4650      	mov	r0, sl
 8011c52:	6921      	ldr	r1, [r4, #16]
 8011c54:	f7ff feca 	bl	80119ec <_free_r>
 8011c58:	e7c7      	b.n	8011bea <__ssputs_r+0x46>
	...

08011c5c <_svfiprintf_r>:
 8011c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c60:	4698      	mov	r8, r3
 8011c62:	898b      	ldrh	r3, [r1, #12]
 8011c64:	4607      	mov	r7, r0
 8011c66:	061b      	lsls	r3, r3, #24
 8011c68:	460d      	mov	r5, r1
 8011c6a:	4614      	mov	r4, r2
 8011c6c:	b09d      	sub	sp, #116	; 0x74
 8011c6e:	d50e      	bpl.n	8011c8e <_svfiprintf_r+0x32>
 8011c70:	690b      	ldr	r3, [r1, #16]
 8011c72:	b963      	cbnz	r3, 8011c8e <_svfiprintf_r+0x32>
 8011c74:	2140      	movs	r1, #64	; 0x40
 8011c76:	f7ff ff21 	bl	8011abc <_malloc_r>
 8011c7a:	6028      	str	r0, [r5, #0]
 8011c7c:	6128      	str	r0, [r5, #16]
 8011c7e:	b920      	cbnz	r0, 8011c8a <_svfiprintf_r+0x2e>
 8011c80:	230c      	movs	r3, #12
 8011c82:	603b      	str	r3, [r7, #0]
 8011c84:	f04f 30ff 	mov.w	r0, #4294967295
 8011c88:	e0d1      	b.n	8011e2e <_svfiprintf_r+0x1d2>
 8011c8a:	2340      	movs	r3, #64	; 0x40
 8011c8c:	616b      	str	r3, [r5, #20]
 8011c8e:	2300      	movs	r3, #0
 8011c90:	9309      	str	r3, [sp, #36]	; 0x24
 8011c92:	2320      	movs	r3, #32
 8011c94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c98:	2330      	movs	r3, #48	; 0x30
 8011c9a:	f04f 0901 	mov.w	r9, #1
 8011c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ca2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011e48 <_svfiprintf_r+0x1ec>
 8011ca6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011caa:	4623      	mov	r3, r4
 8011cac:	469a      	mov	sl, r3
 8011cae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011cb2:	b10a      	cbz	r2, 8011cb8 <_svfiprintf_r+0x5c>
 8011cb4:	2a25      	cmp	r2, #37	; 0x25
 8011cb6:	d1f9      	bne.n	8011cac <_svfiprintf_r+0x50>
 8011cb8:	ebba 0b04 	subs.w	fp, sl, r4
 8011cbc:	d00b      	beq.n	8011cd6 <_svfiprintf_r+0x7a>
 8011cbe:	465b      	mov	r3, fp
 8011cc0:	4622      	mov	r2, r4
 8011cc2:	4629      	mov	r1, r5
 8011cc4:	4638      	mov	r0, r7
 8011cc6:	f7ff ff6d 	bl	8011ba4 <__ssputs_r>
 8011cca:	3001      	adds	r0, #1
 8011ccc:	f000 80aa 	beq.w	8011e24 <_svfiprintf_r+0x1c8>
 8011cd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011cd2:	445a      	add	r2, fp
 8011cd4:	9209      	str	r2, [sp, #36]	; 0x24
 8011cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	f000 80a2 	beq.w	8011e24 <_svfiprintf_r+0x1c8>
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8011ce6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011cea:	f10a 0a01 	add.w	sl, sl, #1
 8011cee:	9304      	str	r3, [sp, #16]
 8011cf0:	9307      	str	r3, [sp, #28]
 8011cf2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011cf6:	931a      	str	r3, [sp, #104]	; 0x68
 8011cf8:	4654      	mov	r4, sl
 8011cfa:	2205      	movs	r2, #5
 8011cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d00:	4851      	ldr	r0, [pc, #324]	; (8011e48 <_svfiprintf_r+0x1ec>)
 8011d02:	f7ff f999 	bl	8011038 <memchr>
 8011d06:	9a04      	ldr	r2, [sp, #16]
 8011d08:	b9d8      	cbnz	r0, 8011d42 <_svfiprintf_r+0xe6>
 8011d0a:	06d0      	lsls	r0, r2, #27
 8011d0c:	bf44      	itt	mi
 8011d0e:	2320      	movmi	r3, #32
 8011d10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011d14:	0711      	lsls	r1, r2, #28
 8011d16:	bf44      	itt	mi
 8011d18:	232b      	movmi	r3, #43	; 0x2b
 8011d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011d1e:	f89a 3000 	ldrb.w	r3, [sl]
 8011d22:	2b2a      	cmp	r3, #42	; 0x2a
 8011d24:	d015      	beq.n	8011d52 <_svfiprintf_r+0xf6>
 8011d26:	4654      	mov	r4, sl
 8011d28:	2000      	movs	r0, #0
 8011d2a:	f04f 0c0a 	mov.w	ip, #10
 8011d2e:	9a07      	ldr	r2, [sp, #28]
 8011d30:	4621      	mov	r1, r4
 8011d32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d36:	3b30      	subs	r3, #48	; 0x30
 8011d38:	2b09      	cmp	r3, #9
 8011d3a:	d94e      	bls.n	8011dda <_svfiprintf_r+0x17e>
 8011d3c:	b1b0      	cbz	r0, 8011d6c <_svfiprintf_r+0x110>
 8011d3e:	9207      	str	r2, [sp, #28]
 8011d40:	e014      	b.n	8011d6c <_svfiprintf_r+0x110>
 8011d42:	eba0 0308 	sub.w	r3, r0, r8
 8011d46:	fa09 f303 	lsl.w	r3, r9, r3
 8011d4a:	4313      	orrs	r3, r2
 8011d4c:	46a2      	mov	sl, r4
 8011d4e:	9304      	str	r3, [sp, #16]
 8011d50:	e7d2      	b.n	8011cf8 <_svfiprintf_r+0x9c>
 8011d52:	9b03      	ldr	r3, [sp, #12]
 8011d54:	1d19      	adds	r1, r3, #4
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	9103      	str	r1, [sp, #12]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	bfbb      	ittet	lt
 8011d5e:	425b      	neglt	r3, r3
 8011d60:	f042 0202 	orrlt.w	r2, r2, #2
 8011d64:	9307      	strge	r3, [sp, #28]
 8011d66:	9307      	strlt	r3, [sp, #28]
 8011d68:	bfb8      	it	lt
 8011d6a:	9204      	strlt	r2, [sp, #16]
 8011d6c:	7823      	ldrb	r3, [r4, #0]
 8011d6e:	2b2e      	cmp	r3, #46	; 0x2e
 8011d70:	d10c      	bne.n	8011d8c <_svfiprintf_r+0x130>
 8011d72:	7863      	ldrb	r3, [r4, #1]
 8011d74:	2b2a      	cmp	r3, #42	; 0x2a
 8011d76:	d135      	bne.n	8011de4 <_svfiprintf_r+0x188>
 8011d78:	9b03      	ldr	r3, [sp, #12]
 8011d7a:	3402      	adds	r4, #2
 8011d7c:	1d1a      	adds	r2, r3, #4
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	9203      	str	r2, [sp, #12]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	bfb8      	it	lt
 8011d86:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d8a:	9305      	str	r3, [sp, #20]
 8011d8c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8011e4c <_svfiprintf_r+0x1f0>
 8011d90:	2203      	movs	r2, #3
 8011d92:	4650      	mov	r0, sl
 8011d94:	7821      	ldrb	r1, [r4, #0]
 8011d96:	f7ff f94f 	bl	8011038 <memchr>
 8011d9a:	b140      	cbz	r0, 8011dae <_svfiprintf_r+0x152>
 8011d9c:	2340      	movs	r3, #64	; 0x40
 8011d9e:	eba0 000a 	sub.w	r0, r0, sl
 8011da2:	fa03 f000 	lsl.w	r0, r3, r0
 8011da6:	9b04      	ldr	r3, [sp, #16]
 8011da8:	3401      	adds	r4, #1
 8011daa:	4303      	orrs	r3, r0
 8011dac:	9304      	str	r3, [sp, #16]
 8011dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011db2:	2206      	movs	r2, #6
 8011db4:	4826      	ldr	r0, [pc, #152]	; (8011e50 <_svfiprintf_r+0x1f4>)
 8011db6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011dba:	f7ff f93d 	bl	8011038 <memchr>
 8011dbe:	2800      	cmp	r0, #0
 8011dc0:	d038      	beq.n	8011e34 <_svfiprintf_r+0x1d8>
 8011dc2:	4b24      	ldr	r3, [pc, #144]	; (8011e54 <_svfiprintf_r+0x1f8>)
 8011dc4:	bb1b      	cbnz	r3, 8011e0e <_svfiprintf_r+0x1b2>
 8011dc6:	9b03      	ldr	r3, [sp, #12]
 8011dc8:	3307      	adds	r3, #7
 8011dca:	f023 0307 	bic.w	r3, r3, #7
 8011dce:	3308      	adds	r3, #8
 8011dd0:	9303      	str	r3, [sp, #12]
 8011dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011dd4:	4433      	add	r3, r6
 8011dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8011dd8:	e767      	b.n	8011caa <_svfiprintf_r+0x4e>
 8011dda:	460c      	mov	r4, r1
 8011ddc:	2001      	movs	r0, #1
 8011dde:	fb0c 3202 	mla	r2, ip, r2, r3
 8011de2:	e7a5      	b.n	8011d30 <_svfiprintf_r+0xd4>
 8011de4:	2300      	movs	r3, #0
 8011de6:	f04f 0c0a 	mov.w	ip, #10
 8011dea:	4619      	mov	r1, r3
 8011dec:	3401      	adds	r4, #1
 8011dee:	9305      	str	r3, [sp, #20]
 8011df0:	4620      	mov	r0, r4
 8011df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011df6:	3a30      	subs	r2, #48	; 0x30
 8011df8:	2a09      	cmp	r2, #9
 8011dfa:	d903      	bls.n	8011e04 <_svfiprintf_r+0x1a8>
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d0c5      	beq.n	8011d8c <_svfiprintf_r+0x130>
 8011e00:	9105      	str	r1, [sp, #20]
 8011e02:	e7c3      	b.n	8011d8c <_svfiprintf_r+0x130>
 8011e04:	4604      	mov	r4, r0
 8011e06:	2301      	movs	r3, #1
 8011e08:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e0c:	e7f0      	b.n	8011df0 <_svfiprintf_r+0x194>
 8011e0e:	ab03      	add	r3, sp, #12
 8011e10:	9300      	str	r3, [sp, #0]
 8011e12:	462a      	mov	r2, r5
 8011e14:	4638      	mov	r0, r7
 8011e16:	4b10      	ldr	r3, [pc, #64]	; (8011e58 <_svfiprintf_r+0x1fc>)
 8011e18:	a904      	add	r1, sp, #16
 8011e1a:	f7fc fc7f 	bl	800e71c <_printf_float>
 8011e1e:	1c42      	adds	r2, r0, #1
 8011e20:	4606      	mov	r6, r0
 8011e22:	d1d6      	bne.n	8011dd2 <_svfiprintf_r+0x176>
 8011e24:	89ab      	ldrh	r3, [r5, #12]
 8011e26:	065b      	lsls	r3, r3, #25
 8011e28:	f53f af2c 	bmi.w	8011c84 <_svfiprintf_r+0x28>
 8011e2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011e2e:	b01d      	add	sp, #116	; 0x74
 8011e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e34:	ab03      	add	r3, sp, #12
 8011e36:	9300      	str	r3, [sp, #0]
 8011e38:	462a      	mov	r2, r5
 8011e3a:	4638      	mov	r0, r7
 8011e3c:	4b06      	ldr	r3, [pc, #24]	; (8011e58 <_svfiprintf_r+0x1fc>)
 8011e3e:	a904      	add	r1, sp, #16
 8011e40:	f7fc ff08 	bl	800ec54 <_printf_i>
 8011e44:	e7eb      	b.n	8011e1e <_svfiprintf_r+0x1c2>
 8011e46:	bf00      	nop
 8011e48:	08012eb4 	.word	0x08012eb4
 8011e4c:	08012eba 	.word	0x08012eba
 8011e50:	08012ebe 	.word	0x08012ebe
 8011e54:	0800e71d 	.word	0x0800e71d
 8011e58:	08011ba5 	.word	0x08011ba5

08011e5c <__sfputc_r>:
 8011e5c:	6893      	ldr	r3, [r2, #8]
 8011e5e:	b410      	push	{r4}
 8011e60:	3b01      	subs	r3, #1
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	6093      	str	r3, [r2, #8]
 8011e66:	da07      	bge.n	8011e78 <__sfputc_r+0x1c>
 8011e68:	6994      	ldr	r4, [r2, #24]
 8011e6a:	42a3      	cmp	r3, r4
 8011e6c:	db01      	blt.n	8011e72 <__sfputc_r+0x16>
 8011e6e:	290a      	cmp	r1, #10
 8011e70:	d102      	bne.n	8011e78 <__sfputc_r+0x1c>
 8011e72:	bc10      	pop	{r4}
 8011e74:	f000 b974 	b.w	8012160 <__swbuf_r>
 8011e78:	6813      	ldr	r3, [r2, #0]
 8011e7a:	1c58      	adds	r0, r3, #1
 8011e7c:	6010      	str	r0, [r2, #0]
 8011e7e:	7019      	strb	r1, [r3, #0]
 8011e80:	4608      	mov	r0, r1
 8011e82:	bc10      	pop	{r4}
 8011e84:	4770      	bx	lr

08011e86 <__sfputs_r>:
 8011e86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e88:	4606      	mov	r6, r0
 8011e8a:	460f      	mov	r7, r1
 8011e8c:	4614      	mov	r4, r2
 8011e8e:	18d5      	adds	r5, r2, r3
 8011e90:	42ac      	cmp	r4, r5
 8011e92:	d101      	bne.n	8011e98 <__sfputs_r+0x12>
 8011e94:	2000      	movs	r0, #0
 8011e96:	e007      	b.n	8011ea8 <__sfputs_r+0x22>
 8011e98:	463a      	mov	r2, r7
 8011e9a:	4630      	mov	r0, r6
 8011e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ea0:	f7ff ffdc 	bl	8011e5c <__sfputc_r>
 8011ea4:	1c43      	adds	r3, r0, #1
 8011ea6:	d1f3      	bne.n	8011e90 <__sfputs_r+0xa>
 8011ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011eac <_vfiprintf_r>:
 8011eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011eb0:	460d      	mov	r5, r1
 8011eb2:	4614      	mov	r4, r2
 8011eb4:	4698      	mov	r8, r3
 8011eb6:	4606      	mov	r6, r0
 8011eb8:	b09d      	sub	sp, #116	; 0x74
 8011eba:	b118      	cbz	r0, 8011ec4 <_vfiprintf_r+0x18>
 8011ebc:	6983      	ldr	r3, [r0, #24]
 8011ebe:	b90b      	cbnz	r3, 8011ec4 <_vfiprintf_r+0x18>
 8011ec0:	f000 fb3a 	bl	8012538 <__sinit>
 8011ec4:	4b89      	ldr	r3, [pc, #548]	; (80120ec <_vfiprintf_r+0x240>)
 8011ec6:	429d      	cmp	r5, r3
 8011ec8:	d11b      	bne.n	8011f02 <_vfiprintf_r+0x56>
 8011eca:	6875      	ldr	r5, [r6, #4]
 8011ecc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ece:	07d9      	lsls	r1, r3, #31
 8011ed0:	d405      	bmi.n	8011ede <_vfiprintf_r+0x32>
 8011ed2:	89ab      	ldrh	r3, [r5, #12]
 8011ed4:	059a      	lsls	r2, r3, #22
 8011ed6:	d402      	bmi.n	8011ede <_vfiprintf_r+0x32>
 8011ed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011eda:	f000 fbcb 	bl	8012674 <__retarget_lock_acquire_recursive>
 8011ede:	89ab      	ldrh	r3, [r5, #12]
 8011ee0:	071b      	lsls	r3, r3, #28
 8011ee2:	d501      	bpl.n	8011ee8 <_vfiprintf_r+0x3c>
 8011ee4:	692b      	ldr	r3, [r5, #16]
 8011ee6:	b9eb      	cbnz	r3, 8011f24 <_vfiprintf_r+0x78>
 8011ee8:	4629      	mov	r1, r5
 8011eea:	4630      	mov	r0, r6
 8011eec:	f000 f998 	bl	8012220 <__swsetup_r>
 8011ef0:	b1c0      	cbz	r0, 8011f24 <_vfiprintf_r+0x78>
 8011ef2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ef4:	07dc      	lsls	r4, r3, #31
 8011ef6:	d50e      	bpl.n	8011f16 <_vfiprintf_r+0x6a>
 8011ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8011efc:	b01d      	add	sp, #116	; 0x74
 8011efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f02:	4b7b      	ldr	r3, [pc, #492]	; (80120f0 <_vfiprintf_r+0x244>)
 8011f04:	429d      	cmp	r5, r3
 8011f06:	d101      	bne.n	8011f0c <_vfiprintf_r+0x60>
 8011f08:	68b5      	ldr	r5, [r6, #8]
 8011f0a:	e7df      	b.n	8011ecc <_vfiprintf_r+0x20>
 8011f0c:	4b79      	ldr	r3, [pc, #484]	; (80120f4 <_vfiprintf_r+0x248>)
 8011f0e:	429d      	cmp	r5, r3
 8011f10:	bf08      	it	eq
 8011f12:	68f5      	ldreq	r5, [r6, #12]
 8011f14:	e7da      	b.n	8011ecc <_vfiprintf_r+0x20>
 8011f16:	89ab      	ldrh	r3, [r5, #12]
 8011f18:	0598      	lsls	r0, r3, #22
 8011f1a:	d4ed      	bmi.n	8011ef8 <_vfiprintf_r+0x4c>
 8011f1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f1e:	f000 fbaa 	bl	8012676 <__retarget_lock_release_recursive>
 8011f22:	e7e9      	b.n	8011ef8 <_vfiprintf_r+0x4c>
 8011f24:	2300      	movs	r3, #0
 8011f26:	9309      	str	r3, [sp, #36]	; 0x24
 8011f28:	2320      	movs	r3, #32
 8011f2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f2e:	2330      	movs	r3, #48	; 0x30
 8011f30:	f04f 0901 	mov.w	r9, #1
 8011f34:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f38:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80120f8 <_vfiprintf_r+0x24c>
 8011f3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f40:	4623      	mov	r3, r4
 8011f42:	469a      	mov	sl, r3
 8011f44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f48:	b10a      	cbz	r2, 8011f4e <_vfiprintf_r+0xa2>
 8011f4a:	2a25      	cmp	r2, #37	; 0x25
 8011f4c:	d1f9      	bne.n	8011f42 <_vfiprintf_r+0x96>
 8011f4e:	ebba 0b04 	subs.w	fp, sl, r4
 8011f52:	d00b      	beq.n	8011f6c <_vfiprintf_r+0xc0>
 8011f54:	465b      	mov	r3, fp
 8011f56:	4622      	mov	r2, r4
 8011f58:	4629      	mov	r1, r5
 8011f5a:	4630      	mov	r0, r6
 8011f5c:	f7ff ff93 	bl	8011e86 <__sfputs_r>
 8011f60:	3001      	adds	r0, #1
 8011f62:	f000 80aa 	beq.w	80120ba <_vfiprintf_r+0x20e>
 8011f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f68:	445a      	add	r2, fp
 8011f6a:	9209      	str	r2, [sp, #36]	; 0x24
 8011f6c:	f89a 3000 	ldrb.w	r3, [sl]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	f000 80a2 	beq.w	80120ba <_vfiprintf_r+0x20e>
 8011f76:	2300      	movs	r3, #0
 8011f78:	f04f 32ff 	mov.w	r2, #4294967295
 8011f7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f80:	f10a 0a01 	add.w	sl, sl, #1
 8011f84:	9304      	str	r3, [sp, #16]
 8011f86:	9307      	str	r3, [sp, #28]
 8011f88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011f8c:	931a      	str	r3, [sp, #104]	; 0x68
 8011f8e:	4654      	mov	r4, sl
 8011f90:	2205      	movs	r2, #5
 8011f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f96:	4858      	ldr	r0, [pc, #352]	; (80120f8 <_vfiprintf_r+0x24c>)
 8011f98:	f7ff f84e 	bl	8011038 <memchr>
 8011f9c:	9a04      	ldr	r2, [sp, #16]
 8011f9e:	b9d8      	cbnz	r0, 8011fd8 <_vfiprintf_r+0x12c>
 8011fa0:	06d1      	lsls	r1, r2, #27
 8011fa2:	bf44      	itt	mi
 8011fa4:	2320      	movmi	r3, #32
 8011fa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011faa:	0713      	lsls	r3, r2, #28
 8011fac:	bf44      	itt	mi
 8011fae:	232b      	movmi	r3, #43	; 0x2b
 8011fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fb4:	f89a 3000 	ldrb.w	r3, [sl]
 8011fb8:	2b2a      	cmp	r3, #42	; 0x2a
 8011fba:	d015      	beq.n	8011fe8 <_vfiprintf_r+0x13c>
 8011fbc:	4654      	mov	r4, sl
 8011fbe:	2000      	movs	r0, #0
 8011fc0:	f04f 0c0a 	mov.w	ip, #10
 8011fc4:	9a07      	ldr	r2, [sp, #28]
 8011fc6:	4621      	mov	r1, r4
 8011fc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fcc:	3b30      	subs	r3, #48	; 0x30
 8011fce:	2b09      	cmp	r3, #9
 8011fd0:	d94e      	bls.n	8012070 <_vfiprintf_r+0x1c4>
 8011fd2:	b1b0      	cbz	r0, 8012002 <_vfiprintf_r+0x156>
 8011fd4:	9207      	str	r2, [sp, #28]
 8011fd6:	e014      	b.n	8012002 <_vfiprintf_r+0x156>
 8011fd8:	eba0 0308 	sub.w	r3, r0, r8
 8011fdc:	fa09 f303 	lsl.w	r3, r9, r3
 8011fe0:	4313      	orrs	r3, r2
 8011fe2:	46a2      	mov	sl, r4
 8011fe4:	9304      	str	r3, [sp, #16]
 8011fe6:	e7d2      	b.n	8011f8e <_vfiprintf_r+0xe2>
 8011fe8:	9b03      	ldr	r3, [sp, #12]
 8011fea:	1d19      	adds	r1, r3, #4
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	9103      	str	r1, [sp, #12]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	bfbb      	ittet	lt
 8011ff4:	425b      	neglt	r3, r3
 8011ff6:	f042 0202 	orrlt.w	r2, r2, #2
 8011ffa:	9307      	strge	r3, [sp, #28]
 8011ffc:	9307      	strlt	r3, [sp, #28]
 8011ffe:	bfb8      	it	lt
 8012000:	9204      	strlt	r2, [sp, #16]
 8012002:	7823      	ldrb	r3, [r4, #0]
 8012004:	2b2e      	cmp	r3, #46	; 0x2e
 8012006:	d10c      	bne.n	8012022 <_vfiprintf_r+0x176>
 8012008:	7863      	ldrb	r3, [r4, #1]
 801200a:	2b2a      	cmp	r3, #42	; 0x2a
 801200c:	d135      	bne.n	801207a <_vfiprintf_r+0x1ce>
 801200e:	9b03      	ldr	r3, [sp, #12]
 8012010:	3402      	adds	r4, #2
 8012012:	1d1a      	adds	r2, r3, #4
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	9203      	str	r2, [sp, #12]
 8012018:	2b00      	cmp	r3, #0
 801201a:	bfb8      	it	lt
 801201c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012020:	9305      	str	r3, [sp, #20]
 8012022:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80120fc <_vfiprintf_r+0x250>
 8012026:	2203      	movs	r2, #3
 8012028:	4650      	mov	r0, sl
 801202a:	7821      	ldrb	r1, [r4, #0]
 801202c:	f7ff f804 	bl	8011038 <memchr>
 8012030:	b140      	cbz	r0, 8012044 <_vfiprintf_r+0x198>
 8012032:	2340      	movs	r3, #64	; 0x40
 8012034:	eba0 000a 	sub.w	r0, r0, sl
 8012038:	fa03 f000 	lsl.w	r0, r3, r0
 801203c:	9b04      	ldr	r3, [sp, #16]
 801203e:	3401      	adds	r4, #1
 8012040:	4303      	orrs	r3, r0
 8012042:	9304      	str	r3, [sp, #16]
 8012044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012048:	2206      	movs	r2, #6
 801204a:	482d      	ldr	r0, [pc, #180]	; (8012100 <_vfiprintf_r+0x254>)
 801204c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012050:	f7fe fff2 	bl	8011038 <memchr>
 8012054:	2800      	cmp	r0, #0
 8012056:	d03f      	beq.n	80120d8 <_vfiprintf_r+0x22c>
 8012058:	4b2a      	ldr	r3, [pc, #168]	; (8012104 <_vfiprintf_r+0x258>)
 801205a:	bb1b      	cbnz	r3, 80120a4 <_vfiprintf_r+0x1f8>
 801205c:	9b03      	ldr	r3, [sp, #12]
 801205e:	3307      	adds	r3, #7
 8012060:	f023 0307 	bic.w	r3, r3, #7
 8012064:	3308      	adds	r3, #8
 8012066:	9303      	str	r3, [sp, #12]
 8012068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801206a:	443b      	add	r3, r7
 801206c:	9309      	str	r3, [sp, #36]	; 0x24
 801206e:	e767      	b.n	8011f40 <_vfiprintf_r+0x94>
 8012070:	460c      	mov	r4, r1
 8012072:	2001      	movs	r0, #1
 8012074:	fb0c 3202 	mla	r2, ip, r2, r3
 8012078:	e7a5      	b.n	8011fc6 <_vfiprintf_r+0x11a>
 801207a:	2300      	movs	r3, #0
 801207c:	f04f 0c0a 	mov.w	ip, #10
 8012080:	4619      	mov	r1, r3
 8012082:	3401      	adds	r4, #1
 8012084:	9305      	str	r3, [sp, #20]
 8012086:	4620      	mov	r0, r4
 8012088:	f810 2b01 	ldrb.w	r2, [r0], #1
 801208c:	3a30      	subs	r2, #48	; 0x30
 801208e:	2a09      	cmp	r2, #9
 8012090:	d903      	bls.n	801209a <_vfiprintf_r+0x1ee>
 8012092:	2b00      	cmp	r3, #0
 8012094:	d0c5      	beq.n	8012022 <_vfiprintf_r+0x176>
 8012096:	9105      	str	r1, [sp, #20]
 8012098:	e7c3      	b.n	8012022 <_vfiprintf_r+0x176>
 801209a:	4604      	mov	r4, r0
 801209c:	2301      	movs	r3, #1
 801209e:	fb0c 2101 	mla	r1, ip, r1, r2
 80120a2:	e7f0      	b.n	8012086 <_vfiprintf_r+0x1da>
 80120a4:	ab03      	add	r3, sp, #12
 80120a6:	9300      	str	r3, [sp, #0]
 80120a8:	462a      	mov	r2, r5
 80120aa:	4630      	mov	r0, r6
 80120ac:	4b16      	ldr	r3, [pc, #88]	; (8012108 <_vfiprintf_r+0x25c>)
 80120ae:	a904      	add	r1, sp, #16
 80120b0:	f7fc fb34 	bl	800e71c <_printf_float>
 80120b4:	4607      	mov	r7, r0
 80120b6:	1c78      	adds	r0, r7, #1
 80120b8:	d1d6      	bne.n	8012068 <_vfiprintf_r+0x1bc>
 80120ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80120bc:	07d9      	lsls	r1, r3, #31
 80120be:	d405      	bmi.n	80120cc <_vfiprintf_r+0x220>
 80120c0:	89ab      	ldrh	r3, [r5, #12]
 80120c2:	059a      	lsls	r2, r3, #22
 80120c4:	d402      	bmi.n	80120cc <_vfiprintf_r+0x220>
 80120c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80120c8:	f000 fad5 	bl	8012676 <__retarget_lock_release_recursive>
 80120cc:	89ab      	ldrh	r3, [r5, #12]
 80120ce:	065b      	lsls	r3, r3, #25
 80120d0:	f53f af12 	bmi.w	8011ef8 <_vfiprintf_r+0x4c>
 80120d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80120d6:	e711      	b.n	8011efc <_vfiprintf_r+0x50>
 80120d8:	ab03      	add	r3, sp, #12
 80120da:	9300      	str	r3, [sp, #0]
 80120dc:	462a      	mov	r2, r5
 80120de:	4630      	mov	r0, r6
 80120e0:	4b09      	ldr	r3, [pc, #36]	; (8012108 <_vfiprintf_r+0x25c>)
 80120e2:	a904      	add	r1, sp, #16
 80120e4:	f7fc fdb6 	bl	800ec54 <_printf_i>
 80120e8:	e7e4      	b.n	80120b4 <_vfiprintf_r+0x208>
 80120ea:	bf00      	nop
 80120ec:	08012fe8 	.word	0x08012fe8
 80120f0:	08013008 	.word	0x08013008
 80120f4:	08012fc8 	.word	0x08012fc8
 80120f8:	08012eb4 	.word	0x08012eb4
 80120fc:	08012eba 	.word	0x08012eba
 8012100:	08012ebe 	.word	0x08012ebe
 8012104:	0800e71d 	.word	0x0800e71d
 8012108:	08011e87 	.word	0x08011e87

0801210c <nan>:
 801210c:	2000      	movs	r0, #0
 801210e:	4901      	ldr	r1, [pc, #4]	; (8012114 <nan+0x8>)
 8012110:	4770      	bx	lr
 8012112:	bf00      	nop
 8012114:	7ff80000 	.word	0x7ff80000

08012118 <_sbrk_r>:
 8012118:	b538      	push	{r3, r4, r5, lr}
 801211a:	2300      	movs	r3, #0
 801211c:	4d05      	ldr	r5, [pc, #20]	; (8012134 <_sbrk_r+0x1c>)
 801211e:	4604      	mov	r4, r0
 8012120:	4608      	mov	r0, r1
 8012122:	602b      	str	r3, [r5, #0]
 8012124:	f7f1 fde0 	bl	8003ce8 <_sbrk>
 8012128:	1c43      	adds	r3, r0, #1
 801212a:	d102      	bne.n	8012132 <_sbrk_r+0x1a>
 801212c:	682b      	ldr	r3, [r5, #0]
 801212e:	b103      	cbz	r3, 8012132 <_sbrk_r+0x1a>
 8012130:	6023      	str	r3, [r4, #0]
 8012132:	bd38      	pop	{r3, r4, r5, pc}
 8012134:	20001878 	.word	0x20001878

08012138 <strncmp>:
 8012138:	4603      	mov	r3, r0
 801213a:	b510      	push	{r4, lr}
 801213c:	b172      	cbz	r2, 801215c <strncmp+0x24>
 801213e:	3901      	subs	r1, #1
 8012140:	1884      	adds	r4, r0, r2
 8012142:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012146:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801214a:	4290      	cmp	r0, r2
 801214c:	d101      	bne.n	8012152 <strncmp+0x1a>
 801214e:	42a3      	cmp	r3, r4
 8012150:	d101      	bne.n	8012156 <strncmp+0x1e>
 8012152:	1a80      	subs	r0, r0, r2
 8012154:	bd10      	pop	{r4, pc}
 8012156:	2800      	cmp	r0, #0
 8012158:	d1f3      	bne.n	8012142 <strncmp+0xa>
 801215a:	e7fa      	b.n	8012152 <strncmp+0x1a>
 801215c:	4610      	mov	r0, r2
 801215e:	e7f9      	b.n	8012154 <strncmp+0x1c>

08012160 <__swbuf_r>:
 8012160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012162:	460e      	mov	r6, r1
 8012164:	4614      	mov	r4, r2
 8012166:	4605      	mov	r5, r0
 8012168:	b118      	cbz	r0, 8012172 <__swbuf_r+0x12>
 801216a:	6983      	ldr	r3, [r0, #24]
 801216c:	b90b      	cbnz	r3, 8012172 <__swbuf_r+0x12>
 801216e:	f000 f9e3 	bl	8012538 <__sinit>
 8012172:	4b21      	ldr	r3, [pc, #132]	; (80121f8 <__swbuf_r+0x98>)
 8012174:	429c      	cmp	r4, r3
 8012176:	d12b      	bne.n	80121d0 <__swbuf_r+0x70>
 8012178:	686c      	ldr	r4, [r5, #4]
 801217a:	69a3      	ldr	r3, [r4, #24]
 801217c:	60a3      	str	r3, [r4, #8]
 801217e:	89a3      	ldrh	r3, [r4, #12]
 8012180:	071a      	lsls	r2, r3, #28
 8012182:	d52f      	bpl.n	80121e4 <__swbuf_r+0x84>
 8012184:	6923      	ldr	r3, [r4, #16]
 8012186:	b36b      	cbz	r3, 80121e4 <__swbuf_r+0x84>
 8012188:	6923      	ldr	r3, [r4, #16]
 801218a:	6820      	ldr	r0, [r4, #0]
 801218c:	b2f6      	uxtb	r6, r6
 801218e:	1ac0      	subs	r0, r0, r3
 8012190:	6963      	ldr	r3, [r4, #20]
 8012192:	4637      	mov	r7, r6
 8012194:	4283      	cmp	r3, r0
 8012196:	dc04      	bgt.n	80121a2 <__swbuf_r+0x42>
 8012198:	4621      	mov	r1, r4
 801219a:	4628      	mov	r0, r5
 801219c:	f000 f938 	bl	8012410 <_fflush_r>
 80121a0:	bb30      	cbnz	r0, 80121f0 <__swbuf_r+0x90>
 80121a2:	68a3      	ldr	r3, [r4, #8]
 80121a4:	3001      	adds	r0, #1
 80121a6:	3b01      	subs	r3, #1
 80121a8:	60a3      	str	r3, [r4, #8]
 80121aa:	6823      	ldr	r3, [r4, #0]
 80121ac:	1c5a      	adds	r2, r3, #1
 80121ae:	6022      	str	r2, [r4, #0]
 80121b0:	701e      	strb	r6, [r3, #0]
 80121b2:	6963      	ldr	r3, [r4, #20]
 80121b4:	4283      	cmp	r3, r0
 80121b6:	d004      	beq.n	80121c2 <__swbuf_r+0x62>
 80121b8:	89a3      	ldrh	r3, [r4, #12]
 80121ba:	07db      	lsls	r3, r3, #31
 80121bc:	d506      	bpl.n	80121cc <__swbuf_r+0x6c>
 80121be:	2e0a      	cmp	r6, #10
 80121c0:	d104      	bne.n	80121cc <__swbuf_r+0x6c>
 80121c2:	4621      	mov	r1, r4
 80121c4:	4628      	mov	r0, r5
 80121c6:	f000 f923 	bl	8012410 <_fflush_r>
 80121ca:	b988      	cbnz	r0, 80121f0 <__swbuf_r+0x90>
 80121cc:	4638      	mov	r0, r7
 80121ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121d0:	4b0a      	ldr	r3, [pc, #40]	; (80121fc <__swbuf_r+0x9c>)
 80121d2:	429c      	cmp	r4, r3
 80121d4:	d101      	bne.n	80121da <__swbuf_r+0x7a>
 80121d6:	68ac      	ldr	r4, [r5, #8]
 80121d8:	e7cf      	b.n	801217a <__swbuf_r+0x1a>
 80121da:	4b09      	ldr	r3, [pc, #36]	; (8012200 <__swbuf_r+0xa0>)
 80121dc:	429c      	cmp	r4, r3
 80121de:	bf08      	it	eq
 80121e0:	68ec      	ldreq	r4, [r5, #12]
 80121e2:	e7ca      	b.n	801217a <__swbuf_r+0x1a>
 80121e4:	4621      	mov	r1, r4
 80121e6:	4628      	mov	r0, r5
 80121e8:	f000 f81a 	bl	8012220 <__swsetup_r>
 80121ec:	2800      	cmp	r0, #0
 80121ee:	d0cb      	beq.n	8012188 <__swbuf_r+0x28>
 80121f0:	f04f 37ff 	mov.w	r7, #4294967295
 80121f4:	e7ea      	b.n	80121cc <__swbuf_r+0x6c>
 80121f6:	bf00      	nop
 80121f8:	08012fe8 	.word	0x08012fe8
 80121fc:	08013008 	.word	0x08013008
 8012200:	08012fc8 	.word	0x08012fc8

08012204 <__ascii_wctomb>:
 8012204:	4603      	mov	r3, r0
 8012206:	4608      	mov	r0, r1
 8012208:	b141      	cbz	r1, 801221c <__ascii_wctomb+0x18>
 801220a:	2aff      	cmp	r2, #255	; 0xff
 801220c:	d904      	bls.n	8012218 <__ascii_wctomb+0x14>
 801220e:	228a      	movs	r2, #138	; 0x8a
 8012210:	f04f 30ff 	mov.w	r0, #4294967295
 8012214:	601a      	str	r2, [r3, #0]
 8012216:	4770      	bx	lr
 8012218:	2001      	movs	r0, #1
 801221a:	700a      	strb	r2, [r1, #0]
 801221c:	4770      	bx	lr
	...

08012220 <__swsetup_r>:
 8012220:	4b32      	ldr	r3, [pc, #200]	; (80122ec <__swsetup_r+0xcc>)
 8012222:	b570      	push	{r4, r5, r6, lr}
 8012224:	681d      	ldr	r5, [r3, #0]
 8012226:	4606      	mov	r6, r0
 8012228:	460c      	mov	r4, r1
 801222a:	b125      	cbz	r5, 8012236 <__swsetup_r+0x16>
 801222c:	69ab      	ldr	r3, [r5, #24]
 801222e:	b913      	cbnz	r3, 8012236 <__swsetup_r+0x16>
 8012230:	4628      	mov	r0, r5
 8012232:	f000 f981 	bl	8012538 <__sinit>
 8012236:	4b2e      	ldr	r3, [pc, #184]	; (80122f0 <__swsetup_r+0xd0>)
 8012238:	429c      	cmp	r4, r3
 801223a:	d10f      	bne.n	801225c <__swsetup_r+0x3c>
 801223c:	686c      	ldr	r4, [r5, #4]
 801223e:	89a3      	ldrh	r3, [r4, #12]
 8012240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012244:	0719      	lsls	r1, r3, #28
 8012246:	d42c      	bmi.n	80122a2 <__swsetup_r+0x82>
 8012248:	06dd      	lsls	r5, r3, #27
 801224a:	d411      	bmi.n	8012270 <__swsetup_r+0x50>
 801224c:	2309      	movs	r3, #9
 801224e:	6033      	str	r3, [r6, #0]
 8012250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012254:	f04f 30ff 	mov.w	r0, #4294967295
 8012258:	81a3      	strh	r3, [r4, #12]
 801225a:	e03e      	b.n	80122da <__swsetup_r+0xba>
 801225c:	4b25      	ldr	r3, [pc, #148]	; (80122f4 <__swsetup_r+0xd4>)
 801225e:	429c      	cmp	r4, r3
 8012260:	d101      	bne.n	8012266 <__swsetup_r+0x46>
 8012262:	68ac      	ldr	r4, [r5, #8]
 8012264:	e7eb      	b.n	801223e <__swsetup_r+0x1e>
 8012266:	4b24      	ldr	r3, [pc, #144]	; (80122f8 <__swsetup_r+0xd8>)
 8012268:	429c      	cmp	r4, r3
 801226a:	bf08      	it	eq
 801226c:	68ec      	ldreq	r4, [r5, #12]
 801226e:	e7e6      	b.n	801223e <__swsetup_r+0x1e>
 8012270:	0758      	lsls	r0, r3, #29
 8012272:	d512      	bpl.n	801229a <__swsetup_r+0x7a>
 8012274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012276:	b141      	cbz	r1, 801228a <__swsetup_r+0x6a>
 8012278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801227c:	4299      	cmp	r1, r3
 801227e:	d002      	beq.n	8012286 <__swsetup_r+0x66>
 8012280:	4630      	mov	r0, r6
 8012282:	f7ff fbb3 	bl	80119ec <_free_r>
 8012286:	2300      	movs	r3, #0
 8012288:	6363      	str	r3, [r4, #52]	; 0x34
 801228a:	89a3      	ldrh	r3, [r4, #12]
 801228c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012290:	81a3      	strh	r3, [r4, #12]
 8012292:	2300      	movs	r3, #0
 8012294:	6063      	str	r3, [r4, #4]
 8012296:	6923      	ldr	r3, [r4, #16]
 8012298:	6023      	str	r3, [r4, #0]
 801229a:	89a3      	ldrh	r3, [r4, #12]
 801229c:	f043 0308 	orr.w	r3, r3, #8
 80122a0:	81a3      	strh	r3, [r4, #12]
 80122a2:	6923      	ldr	r3, [r4, #16]
 80122a4:	b94b      	cbnz	r3, 80122ba <__swsetup_r+0x9a>
 80122a6:	89a3      	ldrh	r3, [r4, #12]
 80122a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80122ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80122b0:	d003      	beq.n	80122ba <__swsetup_r+0x9a>
 80122b2:	4621      	mov	r1, r4
 80122b4:	4630      	mov	r0, r6
 80122b6:	f000 fa05 	bl	80126c4 <__smakebuf_r>
 80122ba:	89a0      	ldrh	r0, [r4, #12]
 80122bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80122c0:	f010 0301 	ands.w	r3, r0, #1
 80122c4:	d00a      	beq.n	80122dc <__swsetup_r+0xbc>
 80122c6:	2300      	movs	r3, #0
 80122c8:	60a3      	str	r3, [r4, #8]
 80122ca:	6963      	ldr	r3, [r4, #20]
 80122cc:	425b      	negs	r3, r3
 80122ce:	61a3      	str	r3, [r4, #24]
 80122d0:	6923      	ldr	r3, [r4, #16]
 80122d2:	b943      	cbnz	r3, 80122e6 <__swsetup_r+0xc6>
 80122d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80122d8:	d1ba      	bne.n	8012250 <__swsetup_r+0x30>
 80122da:	bd70      	pop	{r4, r5, r6, pc}
 80122dc:	0781      	lsls	r1, r0, #30
 80122de:	bf58      	it	pl
 80122e0:	6963      	ldrpl	r3, [r4, #20]
 80122e2:	60a3      	str	r3, [r4, #8]
 80122e4:	e7f4      	b.n	80122d0 <__swsetup_r+0xb0>
 80122e6:	2000      	movs	r0, #0
 80122e8:	e7f7      	b.n	80122da <__swsetup_r+0xba>
 80122ea:	bf00      	nop
 80122ec:	20000838 	.word	0x20000838
 80122f0:	08012fe8 	.word	0x08012fe8
 80122f4:	08013008 	.word	0x08013008
 80122f8:	08012fc8 	.word	0x08012fc8

080122fc <abort>:
 80122fc:	2006      	movs	r0, #6
 80122fe:	b508      	push	{r3, lr}
 8012300:	f000 fa9e 	bl	8012840 <raise>
 8012304:	2001      	movs	r0, #1
 8012306:	f7f1 fc7c 	bl	8003c02 <_exit>
	...

0801230c <__sflush_r>:
 801230c:	898a      	ldrh	r2, [r1, #12]
 801230e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012310:	4605      	mov	r5, r0
 8012312:	0710      	lsls	r0, r2, #28
 8012314:	460c      	mov	r4, r1
 8012316:	d457      	bmi.n	80123c8 <__sflush_r+0xbc>
 8012318:	684b      	ldr	r3, [r1, #4]
 801231a:	2b00      	cmp	r3, #0
 801231c:	dc04      	bgt.n	8012328 <__sflush_r+0x1c>
 801231e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012320:	2b00      	cmp	r3, #0
 8012322:	dc01      	bgt.n	8012328 <__sflush_r+0x1c>
 8012324:	2000      	movs	r0, #0
 8012326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012328:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801232a:	2e00      	cmp	r6, #0
 801232c:	d0fa      	beq.n	8012324 <__sflush_r+0x18>
 801232e:	2300      	movs	r3, #0
 8012330:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012334:	682f      	ldr	r7, [r5, #0]
 8012336:	602b      	str	r3, [r5, #0]
 8012338:	d032      	beq.n	80123a0 <__sflush_r+0x94>
 801233a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801233c:	89a3      	ldrh	r3, [r4, #12]
 801233e:	075a      	lsls	r2, r3, #29
 8012340:	d505      	bpl.n	801234e <__sflush_r+0x42>
 8012342:	6863      	ldr	r3, [r4, #4]
 8012344:	1ac0      	subs	r0, r0, r3
 8012346:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012348:	b10b      	cbz	r3, 801234e <__sflush_r+0x42>
 801234a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801234c:	1ac0      	subs	r0, r0, r3
 801234e:	2300      	movs	r3, #0
 8012350:	4602      	mov	r2, r0
 8012352:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012354:	4628      	mov	r0, r5
 8012356:	6a21      	ldr	r1, [r4, #32]
 8012358:	47b0      	blx	r6
 801235a:	1c43      	adds	r3, r0, #1
 801235c:	89a3      	ldrh	r3, [r4, #12]
 801235e:	d106      	bne.n	801236e <__sflush_r+0x62>
 8012360:	6829      	ldr	r1, [r5, #0]
 8012362:	291d      	cmp	r1, #29
 8012364:	d82c      	bhi.n	80123c0 <__sflush_r+0xb4>
 8012366:	4a29      	ldr	r2, [pc, #164]	; (801240c <__sflush_r+0x100>)
 8012368:	40ca      	lsrs	r2, r1
 801236a:	07d6      	lsls	r6, r2, #31
 801236c:	d528      	bpl.n	80123c0 <__sflush_r+0xb4>
 801236e:	2200      	movs	r2, #0
 8012370:	6062      	str	r2, [r4, #4]
 8012372:	6922      	ldr	r2, [r4, #16]
 8012374:	04d9      	lsls	r1, r3, #19
 8012376:	6022      	str	r2, [r4, #0]
 8012378:	d504      	bpl.n	8012384 <__sflush_r+0x78>
 801237a:	1c42      	adds	r2, r0, #1
 801237c:	d101      	bne.n	8012382 <__sflush_r+0x76>
 801237e:	682b      	ldr	r3, [r5, #0]
 8012380:	b903      	cbnz	r3, 8012384 <__sflush_r+0x78>
 8012382:	6560      	str	r0, [r4, #84]	; 0x54
 8012384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012386:	602f      	str	r7, [r5, #0]
 8012388:	2900      	cmp	r1, #0
 801238a:	d0cb      	beq.n	8012324 <__sflush_r+0x18>
 801238c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012390:	4299      	cmp	r1, r3
 8012392:	d002      	beq.n	801239a <__sflush_r+0x8e>
 8012394:	4628      	mov	r0, r5
 8012396:	f7ff fb29 	bl	80119ec <_free_r>
 801239a:	2000      	movs	r0, #0
 801239c:	6360      	str	r0, [r4, #52]	; 0x34
 801239e:	e7c2      	b.n	8012326 <__sflush_r+0x1a>
 80123a0:	6a21      	ldr	r1, [r4, #32]
 80123a2:	2301      	movs	r3, #1
 80123a4:	4628      	mov	r0, r5
 80123a6:	47b0      	blx	r6
 80123a8:	1c41      	adds	r1, r0, #1
 80123aa:	d1c7      	bne.n	801233c <__sflush_r+0x30>
 80123ac:	682b      	ldr	r3, [r5, #0]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d0c4      	beq.n	801233c <__sflush_r+0x30>
 80123b2:	2b1d      	cmp	r3, #29
 80123b4:	d001      	beq.n	80123ba <__sflush_r+0xae>
 80123b6:	2b16      	cmp	r3, #22
 80123b8:	d101      	bne.n	80123be <__sflush_r+0xb2>
 80123ba:	602f      	str	r7, [r5, #0]
 80123bc:	e7b2      	b.n	8012324 <__sflush_r+0x18>
 80123be:	89a3      	ldrh	r3, [r4, #12]
 80123c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80123c4:	81a3      	strh	r3, [r4, #12]
 80123c6:	e7ae      	b.n	8012326 <__sflush_r+0x1a>
 80123c8:	690f      	ldr	r7, [r1, #16]
 80123ca:	2f00      	cmp	r7, #0
 80123cc:	d0aa      	beq.n	8012324 <__sflush_r+0x18>
 80123ce:	0793      	lsls	r3, r2, #30
 80123d0:	bf18      	it	ne
 80123d2:	2300      	movne	r3, #0
 80123d4:	680e      	ldr	r6, [r1, #0]
 80123d6:	bf08      	it	eq
 80123d8:	694b      	ldreq	r3, [r1, #20]
 80123da:	1bf6      	subs	r6, r6, r7
 80123dc:	600f      	str	r7, [r1, #0]
 80123de:	608b      	str	r3, [r1, #8]
 80123e0:	2e00      	cmp	r6, #0
 80123e2:	dd9f      	ble.n	8012324 <__sflush_r+0x18>
 80123e4:	4633      	mov	r3, r6
 80123e6:	463a      	mov	r2, r7
 80123e8:	4628      	mov	r0, r5
 80123ea:	6a21      	ldr	r1, [r4, #32]
 80123ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80123f0:	47e0      	blx	ip
 80123f2:	2800      	cmp	r0, #0
 80123f4:	dc06      	bgt.n	8012404 <__sflush_r+0xf8>
 80123f6:	89a3      	ldrh	r3, [r4, #12]
 80123f8:	f04f 30ff 	mov.w	r0, #4294967295
 80123fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012400:	81a3      	strh	r3, [r4, #12]
 8012402:	e790      	b.n	8012326 <__sflush_r+0x1a>
 8012404:	4407      	add	r7, r0
 8012406:	1a36      	subs	r6, r6, r0
 8012408:	e7ea      	b.n	80123e0 <__sflush_r+0xd4>
 801240a:	bf00      	nop
 801240c:	20400001 	.word	0x20400001

08012410 <_fflush_r>:
 8012410:	b538      	push	{r3, r4, r5, lr}
 8012412:	690b      	ldr	r3, [r1, #16]
 8012414:	4605      	mov	r5, r0
 8012416:	460c      	mov	r4, r1
 8012418:	b913      	cbnz	r3, 8012420 <_fflush_r+0x10>
 801241a:	2500      	movs	r5, #0
 801241c:	4628      	mov	r0, r5
 801241e:	bd38      	pop	{r3, r4, r5, pc}
 8012420:	b118      	cbz	r0, 801242a <_fflush_r+0x1a>
 8012422:	6983      	ldr	r3, [r0, #24]
 8012424:	b90b      	cbnz	r3, 801242a <_fflush_r+0x1a>
 8012426:	f000 f887 	bl	8012538 <__sinit>
 801242a:	4b14      	ldr	r3, [pc, #80]	; (801247c <_fflush_r+0x6c>)
 801242c:	429c      	cmp	r4, r3
 801242e:	d11b      	bne.n	8012468 <_fflush_r+0x58>
 8012430:	686c      	ldr	r4, [r5, #4]
 8012432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012436:	2b00      	cmp	r3, #0
 8012438:	d0ef      	beq.n	801241a <_fflush_r+0xa>
 801243a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801243c:	07d0      	lsls	r0, r2, #31
 801243e:	d404      	bmi.n	801244a <_fflush_r+0x3a>
 8012440:	0599      	lsls	r1, r3, #22
 8012442:	d402      	bmi.n	801244a <_fflush_r+0x3a>
 8012444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012446:	f000 f915 	bl	8012674 <__retarget_lock_acquire_recursive>
 801244a:	4628      	mov	r0, r5
 801244c:	4621      	mov	r1, r4
 801244e:	f7ff ff5d 	bl	801230c <__sflush_r>
 8012452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012454:	4605      	mov	r5, r0
 8012456:	07da      	lsls	r2, r3, #31
 8012458:	d4e0      	bmi.n	801241c <_fflush_r+0xc>
 801245a:	89a3      	ldrh	r3, [r4, #12]
 801245c:	059b      	lsls	r3, r3, #22
 801245e:	d4dd      	bmi.n	801241c <_fflush_r+0xc>
 8012460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012462:	f000 f908 	bl	8012676 <__retarget_lock_release_recursive>
 8012466:	e7d9      	b.n	801241c <_fflush_r+0xc>
 8012468:	4b05      	ldr	r3, [pc, #20]	; (8012480 <_fflush_r+0x70>)
 801246a:	429c      	cmp	r4, r3
 801246c:	d101      	bne.n	8012472 <_fflush_r+0x62>
 801246e:	68ac      	ldr	r4, [r5, #8]
 8012470:	e7df      	b.n	8012432 <_fflush_r+0x22>
 8012472:	4b04      	ldr	r3, [pc, #16]	; (8012484 <_fflush_r+0x74>)
 8012474:	429c      	cmp	r4, r3
 8012476:	bf08      	it	eq
 8012478:	68ec      	ldreq	r4, [r5, #12]
 801247a:	e7da      	b.n	8012432 <_fflush_r+0x22>
 801247c:	08012fe8 	.word	0x08012fe8
 8012480:	08013008 	.word	0x08013008
 8012484:	08012fc8 	.word	0x08012fc8

08012488 <std>:
 8012488:	2300      	movs	r3, #0
 801248a:	b510      	push	{r4, lr}
 801248c:	4604      	mov	r4, r0
 801248e:	e9c0 3300 	strd	r3, r3, [r0]
 8012492:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012496:	6083      	str	r3, [r0, #8]
 8012498:	8181      	strh	r1, [r0, #12]
 801249a:	6643      	str	r3, [r0, #100]	; 0x64
 801249c:	81c2      	strh	r2, [r0, #14]
 801249e:	6183      	str	r3, [r0, #24]
 80124a0:	4619      	mov	r1, r3
 80124a2:	2208      	movs	r2, #8
 80124a4:	305c      	adds	r0, #92	; 0x5c
 80124a6:	f7fc f893 	bl	800e5d0 <memset>
 80124aa:	4b05      	ldr	r3, [pc, #20]	; (80124c0 <std+0x38>)
 80124ac:	6224      	str	r4, [r4, #32]
 80124ae:	6263      	str	r3, [r4, #36]	; 0x24
 80124b0:	4b04      	ldr	r3, [pc, #16]	; (80124c4 <std+0x3c>)
 80124b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80124b4:	4b04      	ldr	r3, [pc, #16]	; (80124c8 <std+0x40>)
 80124b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80124b8:	4b04      	ldr	r3, [pc, #16]	; (80124cc <std+0x44>)
 80124ba:	6323      	str	r3, [r4, #48]	; 0x30
 80124bc:	bd10      	pop	{r4, pc}
 80124be:	bf00      	nop
 80124c0:	08012879 	.word	0x08012879
 80124c4:	0801289b 	.word	0x0801289b
 80124c8:	080128d3 	.word	0x080128d3
 80124cc:	080128f7 	.word	0x080128f7

080124d0 <_cleanup_r>:
 80124d0:	4901      	ldr	r1, [pc, #4]	; (80124d8 <_cleanup_r+0x8>)
 80124d2:	f000 b8af 	b.w	8012634 <_fwalk_reent>
 80124d6:	bf00      	nop
 80124d8:	08012411 	.word	0x08012411

080124dc <__sfmoreglue>:
 80124dc:	2268      	movs	r2, #104	; 0x68
 80124de:	b570      	push	{r4, r5, r6, lr}
 80124e0:	1e4d      	subs	r5, r1, #1
 80124e2:	4355      	muls	r5, r2
 80124e4:	460e      	mov	r6, r1
 80124e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80124ea:	f7ff fae7 	bl	8011abc <_malloc_r>
 80124ee:	4604      	mov	r4, r0
 80124f0:	b140      	cbz	r0, 8012504 <__sfmoreglue+0x28>
 80124f2:	2100      	movs	r1, #0
 80124f4:	e9c0 1600 	strd	r1, r6, [r0]
 80124f8:	300c      	adds	r0, #12
 80124fa:	60a0      	str	r0, [r4, #8]
 80124fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012500:	f7fc f866 	bl	800e5d0 <memset>
 8012504:	4620      	mov	r0, r4
 8012506:	bd70      	pop	{r4, r5, r6, pc}

08012508 <__sfp_lock_acquire>:
 8012508:	4801      	ldr	r0, [pc, #4]	; (8012510 <__sfp_lock_acquire+0x8>)
 801250a:	f000 b8b3 	b.w	8012674 <__retarget_lock_acquire_recursive>
 801250e:	bf00      	nop
 8012510:	20001875 	.word	0x20001875

08012514 <__sfp_lock_release>:
 8012514:	4801      	ldr	r0, [pc, #4]	; (801251c <__sfp_lock_release+0x8>)
 8012516:	f000 b8ae 	b.w	8012676 <__retarget_lock_release_recursive>
 801251a:	bf00      	nop
 801251c:	20001875 	.word	0x20001875

08012520 <__sinit_lock_acquire>:
 8012520:	4801      	ldr	r0, [pc, #4]	; (8012528 <__sinit_lock_acquire+0x8>)
 8012522:	f000 b8a7 	b.w	8012674 <__retarget_lock_acquire_recursive>
 8012526:	bf00      	nop
 8012528:	20001876 	.word	0x20001876

0801252c <__sinit_lock_release>:
 801252c:	4801      	ldr	r0, [pc, #4]	; (8012534 <__sinit_lock_release+0x8>)
 801252e:	f000 b8a2 	b.w	8012676 <__retarget_lock_release_recursive>
 8012532:	bf00      	nop
 8012534:	20001876 	.word	0x20001876

08012538 <__sinit>:
 8012538:	b510      	push	{r4, lr}
 801253a:	4604      	mov	r4, r0
 801253c:	f7ff fff0 	bl	8012520 <__sinit_lock_acquire>
 8012540:	69a3      	ldr	r3, [r4, #24]
 8012542:	b11b      	cbz	r3, 801254c <__sinit+0x14>
 8012544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012548:	f7ff bff0 	b.w	801252c <__sinit_lock_release>
 801254c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012550:	6523      	str	r3, [r4, #80]	; 0x50
 8012552:	4b13      	ldr	r3, [pc, #76]	; (80125a0 <__sinit+0x68>)
 8012554:	4a13      	ldr	r2, [pc, #76]	; (80125a4 <__sinit+0x6c>)
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	62a2      	str	r2, [r4, #40]	; 0x28
 801255a:	42a3      	cmp	r3, r4
 801255c:	bf08      	it	eq
 801255e:	2301      	moveq	r3, #1
 8012560:	4620      	mov	r0, r4
 8012562:	bf08      	it	eq
 8012564:	61a3      	streq	r3, [r4, #24]
 8012566:	f000 f81f 	bl	80125a8 <__sfp>
 801256a:	6060      	str	r0, [r4, #4]
 801256c:	4620      	mov	r0, r4
 801256e:	f000 f81b 	bl	80125a8 <__sfp>
 8012572:	60a0      	str	r0, [r4, #8]
 8012574:	4620      	mov	r0, r4
 8012576:	f000 f817 	bl	80125a8 <__sfp>
 801257a:	2200      	movs	r2, #0
 801257c:	2104      	movs	r1, #4
 801257e:	60e0      	str	r0, [r4, #12]
 8012580:	6860      	ldr	r0, [r4, #4]
 8012582:	f7ff ff81 	bl	8012488 <std>
 8012586:	2201      	movs	r2, #1
 8012588:	2109      	movs	r1, #9
 801258a:	68a0      	ldr	r0, [r4, #8]
 801258c:	f7ff ff7c 	bl	8012488 <std>
 8012590:	2202      	movs	r2, #2
 8012592:	2112      	movs	r1, #18
 8012594:	68e0      	ldr	r0, [r4, #12]
 8012596:	f7ff ff77 	bl	8012488 <std>
 801259a:	2301      	movs	r3, #1
 801259c:	61a3      	str	r3, [r4, #24]
 801259e:	e7d1      	b.n	8012544 <__sinit+0xc>
 80125a0:	08012b30 	.word	0x08012b30
 80125a4:	080124d1 	.word	0x080124d1

080125a8 <__sfp>:
 80125a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125aa:	4607      	mov	r7, r0
 80125ac:	f7ff ffac 	bl	8012508 <__sfp_lock_acquire>
 80125b0:	4b1e      	ldr	r3, [pc, #120]	; (801262c <__sfp+0x84>)
 80125b2:	681e      	ldr	r6, [r3, #0]
 80125b4:	69b3      	ldr	r3, [r6, #24]
 80125b6:	b913      	cbnz	r3, 80125be <__sfp+0x16>
 80125b8:	4630      	mov	r0, r6
 80125ba:	f7ff ffbd 	bl	8012538 <__sinit>
 80125be:	3648      	adds	r6, #72	; 0x48
 80125c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80125c4:	3b01      	subs	r3, #1
 80125c6:	d503      	bpl.n	80125d0 <__sfp+0x28>
 80125c8:	6833      	ldr	r3, [r6, #0]
 80125ca:	b30b      	cbz	r3, 8012610 <__sfp+0x68>
 80125cc:	6836      	ldr	r6, [r6, #0]
 80125ce:	e7f7      	b.n	80125c0 <__sfp+0x18>
 80125d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80125d4:	b9d5      	cbnz	r5, 801260c <__sfp+0x64>
 80125d6:	4b16      	ldr	r3, [pc, #88]	; (8012630 <__sfp+0x88>)
 80125d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80125dc:	60e3      	str	r3, [r4, #12]
 80125de:	6665      	str	r5, [r4, #100]	; 0x64
 80125e0:	f000 f847 	bl	8012672 <__retarget_lock_init_recursive>
 80125e4:	f7ff ff96 	bl	8012514 <__sfp_lock_release>
 80125e8:	2208      	movs	r2, #8
 80125ea:	4629      	mov	r1, r5
 80125ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80125f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80125f4:	6025      	str	r5, [r4, #0]
 80125f6:	61a5      	str	r5, [r4, #24]
 80125f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80125fc:	f7fb ffe8 	bl	800e5d0 <memset>
 8012600:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012604:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012608:	4620      	mov	r0, r4
 801260a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801260c:	3468      	adds	r4, #104	; 0x68
 801260e:	e7d9      	b.n	80125c4 <__sfp+0x1c>
 8012610:	2104      	movs	r1, #4
 8012612:	4638      	mov	r0, r7
 8012614:	f7ff ff62 	bl	80124dc <__sfmoreglue>
 8012618:	4604      	mov	r4, r0
 801261a:	6030      	str	r0, [r6, #0]
 801261c:	2800      	cmp	r0, #0
 801261e:	d1d5      	bne.n	80125cc <__sfp+0x24>
 8012620:	f7ff ff78 	bl	8012514 <__sfp_lock_release>
 8012624:	230c      	movs	r3, #12
 8012626:	603b      	str	r3, [r7, #0]
 8012628:	e7ee      	b.n	8012608 <__sfp+0x60>
 801262a:	bf00      	nop
 801262c:	08012b30 	.word	0x08012b30
 8012630:	ffff0001 	.word	0xffff0001

08012634 <_fwalk_reent>:
 8012634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012638:	4606      	mov	r6, r0
 801263a:	4688      	mov	r8, r1
 801263c:	2700      	movs	r7, #0
 801263e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012642:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012646:	f1b9 0901 	subs.w	r9, r9, #1
 801264a:	d505      	bpl.n	8012658 <_fwalk_reent+0x24>
 801264c:	6824      	ldr	r4, [r4, #0]
 801264e:	2c00      	cmp	r4, #0
 8012650:	d1f7      	bne.n	8012642 <_fwalk_reent+0xe>
 8012652:	4638      	mov	r0, r7
 8012654:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012658:	89ab      	ldrh	r3, [r5, #12]
 801265a:	2b01      	cmp	r3, #1
 801265c:	d907      	bls.n	801266e <_fwalk_reent+0x3a>
 801265e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012662:	3301      	adds	r3, #1
 8012664:	d003      	beq.n	801266e <_fwalk_reent+0x3a>
 8012666:	4629      	mov	r1, r5
 8012668:	4630      	mov	r0, r6
 801266a:	47c0      	blx	r8
 801266c:	4307      	orrs	r7, r0
 801266e:	3568      	adds	r5, #104	; 0x68
 8012670:	e7e9      	b.n	8012646 <_fwalk_reent+0x12>

08012672 <__retarget_lock_init_recursive>:
 8012672:	4770      	bx	lr

08012674 <__retarget_lock_acquire_recursive>:
 8012674:	4770      	bx	lr

08012676 <__retarget_lock_release_recursive>:
 8012676:	4770      	bx	lr

08012678 <__swhatbuf_r>:
 8012678:	b570      	push	{r4, r5, r6, lr}
 801267a:	460e      	mov	r6, r1
 801267c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012680:	4614      	mov	r4, r2
 8012682:	2900      	cmp	r1, #0
 8012684:	461d      	mov	r5, r3
 8012686:	b096      	sub	sp, #88	; 0x58
 8012688:	da08      	bge.n	801269c <__swhatbuf_r+0x24>
 801268a:	2200      	movs	r2, #0
 801268c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012690:	602a      	str	r2, [r5, #0]
 8012692:	061a      	lsls	r2, r3, #24
 8012694:	d410      	bmi.n	80126b8 <__swhatbuf_r+0x40>
 8012696:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801269a:	e00e      	b.n	80126ba <__swhatbuf_r+0x42>
 801269c:	466a      	mov	r2, sp
 801269e:	f000 f951 	bl	8012944 <_fstat_r>
 80126a2:	2800      	cmp	r0, #0
 80126a4:	dbf1      	blt.n	801268a <__swhatbuf_r+0x12>
 80126a6:	9a01      	ldr	r2, [sp, #4]
 80126a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80126ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80126b0:	425a      	negs	r2, r3
 80126b2:	415a      	adcs	r2, r3
 80126b4:	602a      	str	r2, [r5, #0]
 80126b6:	e7ee      	b.n	8012696 <__swhatbuf_r+0x1e>
 80126b8:	2340      	movs	r3, #64	; 0x40
 80126ba:	2000      	movs	r0, #0
 80126bc:	6023      	str	r3, [r4, #0]
 80126be:	b016      	add	sp, #88	; 0x58
 80126c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080126c4 <__smakebuf_r>:
 80126c4:	898b      	ldrh	r3, [r1, #12]
 80126c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80126c8:	079d      	lsls	r5, r3, #30
 80126ca:	4606      	mov	r6, r0
 80126cc:	460c      	mov	r4, r1
 80126ce:	d507      	bpl.n	80126e0 <__smakebuf_r+0x1c>
 80126d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80126d4:	6023      	str	r3, [r4, #0]
 80126d6:	6123      	str	r3, [r4, #16]
 80126d8:	2301      	movs	r3, #1
 80126da:	6163      	str	r3, [r4, #20]
 80126dc:	b002      	add	sp, #8
 80126de:	bd70      	pop	{r4, r5, r6, pc}
 80126e0:	466a      	mov	r2, sp
 80126e2:	ab01      	add	r3, sp, #4
 80126e4:	f7ff ffc8 	bl	8012678 <__swhatbuf_r>
 80126e8:	9900      	ldr	r1, [sp, #0]
 80126ea:	4605      	mov	r5, r0
 80126ec:	4630      	mov	r0, r6
 80126ee:	f7ff f9e5 	bl	8011abc <_malloc_r>
 80126f2:	b948      	cbnz	r0, 8012708 <__smakebuf_r+0x44>
 80126f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126f8:	059a      	lsls	r2, r3, #22
 80126fa:	d4ef      	bmi.n	80126dc <__smakebuf_r+0x18>
 80126fc:	f023 0303 	bic.w	r3, r3, #3
 8012700:	f043 0302 	orr.w	r3, r3, #2
 8012704:	81a3      	strh	r3, [r4, #12]
 8012706:	e7e3      	b.n	80126d0 <__smakebuf_r+0xc>
 8012708:	4b0d      	ldr	r3, [pc, #52]	; (8012740 <__smakebuf_r+0x7c>)
 801270a:	62b3      	str	r3, [r6, #40]	; 0x28
 801270c:	89a3      	ldrh	r3, [r4, #12]
 801270e:	6020      	str	r0, [r4, #0]
 8012710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012714:	81a3      	strh	r3, [r4, #12]
 8012716:	9b00      	ldr	r3, [sp, #0]
 8012718:	6120      	str	r0, [r4, #16]
 801271a:	6163      	str	r3, [r4, #20]
 801271c:	9b01      	ldr	r3, [sp, #4]
 801271e:	b15b      	cbz	r3, 8012738 <__smakebuf_r+0x74>
 8012720:	4630      	mov	r0, r6
 8012722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012726:	f000 f91f 	bl	8012968 <_isatty_r>
 801272a:	b128      	cbz	r0, 8012738 <__smakebuf_r+0x74>
 801272c:	89a3      	ldrh	r3, [r4, #12]
 801272e:	f023 0303 	bic.w	r3, r3, #3
 8012732:	f043 0301 	orr.w	r3, r3, #1
 8012736:	81a3      	strh	r3, [r4, #12]
 8012738:	89a0      	ldrh	r0, [r4, #12]
 801273a:	4305      	orrs	r5, r0
 801273c:	81a5      	strh	r5, [r4, #12]
 801273e:	e7cd      	b.n	80126dc <__smakebuf_r+0x18>
 8012740:	080124d1 	.word	0x080124d1

08012744 <memmove>:
 8012744:	4288      	cmp	r0, r1
 8012746:	b510      	push	{r4, lr}
 8012748:	eb01 0402 	add.w	r4, r1, r2
 801274c:	d902      	bls.n	8012754 <memmove+0x10>
 801274e:	4284      	cmp	r4, r0
 8012750:	4623      	mov	r3, r4
 8012752:	d807      	bhi.n	8012764 <memmove+0x20>
 8012754:	1e43      	subs	r3, r0, #1
 8012756:	42a1      	cmp	r1, r4
 8012758:	d008      	beq.n	801276c <memmove+0x28>
 801275a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801275e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012762:	e7f8      	b.n	8012756 <memmove+0x12>
 8012764:	4601      	mov	r1, r0
 8012766:	4402      	add	r2, r0
 8012768:	428a      	cmp	r2, r1
 801276a:	d100      	bne.n	801276e <memmove+0x2a>
 801276c:	bd10      	pop	{r4, pc}
 801276e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012772:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012776:	e7f7      	b.n	8012768 <memmove+0x24>

08012778 <__malloc_lock>:
 8012778:	4801      	ldr	r0, [pc, #4]	; (8012780 <__malloc_lock+0x8>)
 801277a:	f7ff bf7b 	b.w	8012674 <__retarget_lock_acquire_recursive>
 801277e:	bf00      	nop
 8012780:	20001874 	.word	0x20001874

08012784 <__malloc_unlock>:
 8012784:	4801      	ldr	r0, [pc, #4]	; (801278c <__malloc_unlock+0x8>)
 8012786:	f7ff bf76 	b.w	8012676 <__retarget_lock_release_recursive>
 801278a:	bf00      	nop
 801278c:	20001874 	.word	0x20001874

08012790 <_realloc_r>:
 8012790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012794:	4680      	mov	r8, r0
 8012796:	4614      	mov	r4, r2
 8012798:	460e      	mov	r6, r1
 801279a:	b921      	cbnz	r1, 80127a6 <_realloc_r+0x16>
 801279c:	4611      	mov	r1, r2
 801279e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80127a2:	f7ff b98b 	b.w	8011abc <_malloc_r>
 80127a6:	b92a      	cbnz	r2, 80127b4 <_realloc_r+0x24>
 80127a8:	f7ff f920 	bl	80119ec <_free_r>
 80127ac:	4625      	mov	r5, r4
 80127ae:	4628      	mov	r0, r5
 80127b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127b4:	f000 f8fa 	bl	80129ac <_malloc_usable_size_r>
 80127b8:	4284      	cmp	r4, r0
 80127ba:	4607      	mov	r7, r0
 80127bc:	d802      	bhi.n	80127c4 <_realloc_r+0x34>
 80127be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80127c2:	d812      	bhi.n	80127ea <_realloc_r+0x5a>
 80127c4:	4621      	mov	r1, r4
 80127c6:	4640      	mov	r0, r8
 80127c8:	f7ff f978 	bl	8011abc <_malloc_r>
 80127cc:	4605      	mov	r5, r0
 80127ce:	2800      	cmp	r0, #0
 80127d0:	d0ed      	beq.n	80127ae <_realloc_r+0x1e>
 80127d2:	42bc      	cmp	r4, r7
 80127d4:	4622      	mov	r2, r4
 80127d6:	4631      	mov	r1, r6
 80127d8:	bf28      	it	cs
 80127da:	463a      	movcs	r2, r7
 80127dc:	f7fb feea 	bl	800e5b4 <memcpy>
 80127e0:	4631      	mov	r1, r6
 80127e2:	4640      	mov	r0, r8
 80127e4:	f7ff f902 	bl	80119ec <_free_r>
 80127e8:	e7e1      	b.n	80127ae <_realloc_r+0x1e>
 80127ea:	4635      	mov	r5, r6
 80127ec:	e7df      	b.n	80127ae <_realloc_r+0x1e>

080127ee <_raise_r>:
 80127ee:	291f      	cmp	r1, #31
 80127f0:	b538      	push	{r3, r4, r5, lr}
 80127f2:	4604      	mov	r4, r0
 80127f4:	460d      	mov	r5, r1
 80127f6:	d904      	bls.n	8012802 <_raise_r+0x14>
 80127f8:	2316      	movs	r3, #22
 80127fa:	6003      	str	r3, [r0, #0]
 80127fc:	f04f 30ff 	mov.w	r0, #4294967295
 8012800:	bd38      	pop	{r3, r4, r5, pc}
 8012802:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012804:	b112      	cbz	r2, 801280c <_raise_r+0x1e>
 8012806:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801280a:	b94b      	cbnz	r3, 8012820 <_raise_r+0x32>
 801280c:	4620      	mov	r0, r4
 801280e:	f000 f831 	bl	8012874 <_getpid_r>
 8012812:	462a      	mov	r2, r5
 8012814:	4601      	mov	r1, r0
 8012816:	4620      	mov	r0, r4
 8012818:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801281c:	f000 b818 	b.w	8012850 <_kill_r>
 8012820:	2b01      	cmp	r3, #1
 8012822:	d00a      	beq.n	801283a <_raise_r+0x4c>
 8012824:	1c59      	adds	r1, r3, #1
 8012826:	d103      	bne.n	8012830 <_raise_r+0x42>
 8012828:	2316      	movs	r3, #22
 801282a:	6003      	str	r3, [r0, #0]
 801282c:	2001      	movs	r0, #1
 801282e:	e7e7      	b.n	8012800 <_raise_r+0x12>
 8012830:	2400      	movs	r4, #0
 8012832:	4628      	mov	r0, r5
 8012834:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012838:	4798      	blx	r3
 801283a:	2000      	movs	r0, #0
 801283c:	e7e0      	b.n	8012800 <_raise_r+0x12>
	...

08012840 <raise>:
 8012840:	4b02      	ldr	r3, [pc, #8]	; (801284c <raise+0xc>)
 8012842:	4601      	mov	r1, r0
 8012844:	6818      	ldr	r0, [r3, #0]
 8012846:	f7ff bfd2 	b.w	80127ee <_raise_r>
 801284a:	bf00      	nop
 801284c:	20000838 	.word	0x20000838

08012850 <_kill_r>:
 8012850:	b538      	push	{r3, r4, r5, lr}
 8012852:	2300      	movs	r3, #0
 8012854:	4d06      	ldr	r5, [pc, #24]	; (8012870 <_kill_r+0x20>)
 8012856:	4604      	mov	r4, r0
 8012858:	4608      	mov	r0, r1
 801285a:	4611      	mov	r1, r2
 801285c:	602b      	str	r3, [r5, #0]
 801285e:	f7f1 f9c0 	bl	8003be2 <_kill>
 8012862:	1c43      	adds	r3, r0, #1
 8012864:	d102      	bne.n	801286c <_kill_r+0x1c>
 8012866:	682b      	ldr	r3, [r5, #0]
 8012868:	b103      	cbz	r3, 801286c <_kill_r+0x1c>
 801286a:	6023      	str	r3, [r4, #0]
 801286c:	bd38      	pop	{r3, r4, r5, pc}
 801286e:	bf00      	nop
 8012870:	20001878 	.word	0x20001878

08012874 <_getpid_r>:
 8012874:	f7f1 b9ae 	b.w	8003bd4 <_getpid>

08012878 <__sread>:
 8012878:	b510      	push	{r4, lr}
 801287a:	460c      	mov	r4, r1
 801287c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012880:	f000 f89c 	bl	80129bc <_read_r>
 8012884:	2800      	cmp	r0, #0
 8012886:	bfab      	itete	ge
 8012888:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801288a:	89a3      	ldrhlt	r3, [r4, #12]
 801288c:	181b      	addge	r3, r3, r0
 801288e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012892:	bfac      	ite	ge
 8012894:	6563      	strge	r3, [r4, #84]	; 0x54
 8012896:	81a3      	strhlt	r3, [r4, #12]
 8012898:	bd10      	pop	{r4, pc}

0801289a <__swrite>:
 801289a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801289e:	461f      	mov	r7, r3
 80128a0:	898b      	ldrh	r3, [r1, #12]
 80128a2:	4605      	mov	r5, r0
 80128a4:	05db      	lsls	r3, r3, #23
 80128a6:	460c      	mov	r4, r1
 80128a8:	4616      	mov	r6, r2
 80128aa:	d505      	bpl.n	80128b8 <__swrite+0x1e>
 80128ac:	2302      	movs	r3, #2
 80128ae:	2200      	movs	r2, #0
 80128b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128b4:	f000 f868 	bl	8012988 <_lseek_r>
 80128b8:	89a3      	ldrh	r3, [r4, #12]
 80128ba:	4632      	mov	r2, r6
 80128bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80128c0:	81a3      	strh	r3, [r4, #12]
 80128c2:	4628      	mov	r0, r5
 80128c4:	463b      	mov	r3, r7
 80128c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80128ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128ce:	f000 b817 	b.w	8012900 <_write_r>

080128d2 <__sseek>:
 80128d2:	b510      	push	{r4, lr}
 80128d4:	460c      	mov	r4, r1
 80128d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128da:	f000 f855 	bl	8012988 <_lseek_r>
 80128de:	1c43      	adds	r3, r0, #1
 80128e0:	89a3      	ldrh	r3, [r4, #12]
 80128e2:	bf15      	itete	ne
 80128e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80128e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80128ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80128ee:	81a3      	strheq	r3, [r4, #12]
 80128f0:	bf18      	it	ne
 80128f2:	81a3      	strhne	r3, [r4, #12]
 80128f4:	bd10      	pop	{r4, pc}

080128f6 <__sclose>:
 80128f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128fa:	f000 b813 	b.w	8012924 <_close_r>
	...

08012900 <_write_r>:
 8012900:	b538      	push	{r3, r4, r5, lr}
 8012902:	4604      	mov	r4, r0
 8012904:	4608      	mov	r0, r1
 8012906:	4611      	mov	r1, r2
 8012908:	2200      	movs	r2, #0
 801290a:	4d05      	ldr	r5, [pc, #20]	; (8012920 <_write_r+0x20>)
 801290c:	602a      	str	r2, [r5, #0]
 801290e:	461a      	mov	r2, r3
 8012910:	f7f1 f99e 	bl	8003c50 <_write>
 8012914:	1c43      	adds	r3, r0, #1
 8012916:	d102      	bne.n	801291e <_write_r+0x1e>
 8012918:	682b      	ldr	r3, [r5, #0]
 801291a:	b103      	cbz	r3, 801291e <_write_r+0x1e>
 801291c:	6023      	str	r3, [r4, #0]
 801291e:	bd38      	pop	{r3, r4, r5, pc}
 8012920:	20001878 	.word	0x20001878

08012924 <_close_r>:
 8012924:	b538      	push	{r3, r4, r5, lr}
 8012926:	2300      	movs	r3, #0
 8012928:	4d05      	ldr	r5, [pc, #20]	; (8012940 <_close_r+0x1c>)
 801292a:	4604      	mov	r4, r0
 801292c:	4608      	mov	r0, r1
 801292e:	602b      	str	r3, [r5, #0]
 8012930:	f7f1 f9aa 	bl	8003c88 <_close>
 8012934:	1c43      	adds	r3, r0, #1
 8012936:	d102      	bne.n	801293e <_close_r+0x1a>
 8012938:	682b      	ldr	r3, [r5, #0]
 801293a:	b103      	cbz	r3, 801293e <_close_r+0x1a>
 801293c:	6023      	str	r3, [r4, #0]
 801293e:	bd38      	pop	{r3, r4, r5, pc}
 8012940:	20001878 	.word	0x20001878

08012944 <_fstat_r>:
 8012944:	b538      	push	{r3, r4, r5, lr}
 8012946:	2300      	movs	r3, #0
 8012948:	4d06      	ldr	r5, [pc, #24]	; (8012964 <_fstat_r+0x20>)
 801294a:	4604      	mov	r4, r0
 801294c:	4608      	mov	r0, r1
 801294e:	4611      	mov	r1, r2
 8012950:	602b      	str	r3, [r5, #0]
 8012952:	f7f1 f9a4 	bl	8003c9e <_fstat>
 8012956:	1c43      	adds	r3, r0, #1
 8012958:	d102      	bne.n	8012960 <_fstat_r+0x1c>
 801295a:	682b      	ldr	r3, [r5, #0]
 801295c:	b103      	cbz	r3, 8012960 <_fstat_r+0x1c>
 801295e:	6023      	str	r3, [r4, #0]
 8012960:	bd38      	pop	{r3, r4, r5, pc}
 8012962:	bf00      	nop
 8012964:	20001878 	.word	0x20001878

08012968 <_isatty_r>:
 8012968:	b538      	push	{r3, r4, r5, lr}
 801296a:	2300      	movs	r3, #0
 801296c:	4d05      	ldr	r5, [pc, #20]	; (8012984 <_isatty_r+0x1c>)
 801296e:	4604      	mov	r4, r0
 8012970:	4608      	mov	r0, r1
 8012972:	602b      	str	r3, [r5, #0]
 8012974:	f7f1 f9a2 	bl	8003cbc <_isatty>
 8012978:	1c43      	adds	r3, r0, #1
 801297a:	d102      	bne.n	8012982 <_isatty_r+0x1a>
 801297c:	682b      	ldr	r3, [r5, #0]
 801297e:	b103      	cbz	r3, 8012982 <_isatty_r+0x1a>
 8012980:	6023      	str	r3, [r4, #0]
 8012982:	bd38      	pop	{r3, r4, r5, pc}
 8012984:	20001878 	.word	0x20001878

08012988 <_lseek_r>:
 8012988:	b538      	push	{r3, r4, r5, lr}
 801298a:	4604      	mov	r4, r0
 801298c:	4608      	mov	r0, r1
 801298e:	4611      	mov	r1, r2
 8012990:	2200      	movs	r2, #0
 8012992:	4d05      	ldr	r5, [pc, #20]	; (80129a8 <_lseek_r+0x20>)
 8012994:	602a      	str	r2, [r5, #0]
 8012996:	461a      	mov	r2, r3
 8012998:	f7f1 f99a 	bl	8003cd0 <_lseek>
 801299c:	1c43      	adds	r3, r0, #1
 801299e:	d102      	bne.n	80129a6 <_lseek_r+0x1e>
 80129a0:	682b      	ldr	r3, [r5, #0]
 80129a2:	b103      	cbz	r3, 80129a6 <_lseek_r+0x1e>
 80129a4:	6023      	str	r3, [r4, #0]
 80129a6:	bd38      	pop	{r3, r4, r5, pc}
 80129a8:	20001878 	.word	0x20001878

080129ac <_malloc_usable_size_r>:
 80129ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129b0:	1f18      	subs	r0, r3, #4
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	bfbc      	itt	lt
 80129b6:	580b      	ldrlt	r3, [r1, r0]
 80129b8:	18c0      	addlt	r0, r0, r3
 80129ba:	4770      	bx	lr

080129bc <_read_r>:
 80129bc:	b538      	push	{r3, r4, r5, lr}
 80129be:	4604      	mov	r4, r0
 80129c0:	4608      	mov	r0, r1
 80129c2:	4611      	mov	r1, r2
 80129c4:	2200      	movs	r2, #0
 80129c6:	4d05      	ldr	r5, [pc, #20]	; (80129dc <_read_r+0x20>)
 80129c8:	602a      	str	r2, [r5, #0]
 80129ca:	461a      	mov	r2, r3
 80129cc:	f7f1 f923 	bl	8003c16 <_read>
 80129d0:	1c43      	adds	r3, r0, #1
 80129d2:	d102      	bne.n	80129da <_read_r+0x1e>
 80129d4:	682b      	ldr	r3, [r5, #0]
 80129d6:	b103      	cbz	r3, 80129da <_read_r+0x1e>
 80129d8:	6023      	str	r3, [r4, #0]
 80129da:	bd38      	pop	{r3, r4, r5, pc}
 80129dc:	20001878 	.word	0x20001878

080129e0 <_init>:
 80129e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129e2:	bf00      	nop
 80129e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80129e6:	bc08      	pop	{r3}
 80129e8:	469e      	mov	lr, r3
 80129ea:	4770      	bx	lr

080129ec <_fini>:
 80129ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129ee:	bf00      	nop
 80129f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80129f2:	bc08      	pop	{r3}
 80129f4:	469e      	mov	lr, r3
 80129f6:	4770      	bx	lr
