
FunctionGeneratotV1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002784  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  0800295c  0800295c  0000395c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002990  08002990  0000401c  2**0
                  CONTENTS
  4 .ARM          00000008  08002990  08002990  00003990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002998  08002998  0000401c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002998  08002998  00003998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800299c  0800299c  0000399c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080029a0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2000001c  080029bc  0000401c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  080029bc  000040e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000401c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4e9  00000000  00000000  0000404c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a79  00000000  00000000  0000f535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000950  00000000  00000000  00010fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000718  00000000  00000000  00011900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024feb  00000000  00000000  00012018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cb6b  00000000  00000000  00037003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e978e  00000000  00000000  00043b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012d2fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024f4  00000000  00000000  0012d340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0012f834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000001c 	.word	0x2000001c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002944 	.word	0x08002944

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000020 	.word	0x20000020
 8000214:	08002944 	.word	0x08002944

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b08a      	sub	sp, #40	@ 0x28
 800050c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050e:	f107 0314 	add.w	r3, r7, #20
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	605a      	str	r2, [r3, #4]
 8000518:	609a      	str	r2, [r3, #8]
 800051a:	60da      	str	r2, [r3, #12]
 800051c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800051e:	4b24      	ldr	r3, [pc, #144]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000522:	4a23      	ldr	r2, [pc, #140]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000524:	f043 0304 	orr.w	r3, r3, #4
 8000528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 800052c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052e:	f003 0304 	and.w	r3, r3, #4
 8000532:	613b      	str	r3, [r7, #16]
 8000534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053a:	4a1d      	ldr	r2, [pc, #116]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 800053c:	f043 0320 	orr.w	r3, r3, #32
 8000540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000546:	f003 0320 	and.w	r3, r3, #32
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800054e:	4b18      	ldr	r3, [pc, #96]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000552:	4a17      	ldr	r2, [pc, #92]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000554:	f043 0301 	orr.w	r3, r3, #1
 8000558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055e:	f003 0301 	and.w	r3, r3, #1
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000566:	4b12      	ldr	r3, [pc, #72]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056a:	4a11      	ldr	r2, [pc, #68]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 800056c:	f043 0302 	orr.w	r3, r3, #2
 8000570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000572:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <MX_GPIO_Init+0xa8>)
 8000574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000576:	f003 0302 	and.w	r3, r3, #2
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	2120      	movs	r1, #32
 8000582:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000586:	f000 fe41 	bl	800120c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800058a:	2320      	movs	r3, #32
 800058c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058e:	2301      	movs	r3, #1
 8000590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000592:	2300      	movs	r3, #0
 8000594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000596:	2300      	movs	r3, #0
 8000598:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	4619      	mov	r1, r3
 80005a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005a4:	f000 fcb0 	bl	8000f08 <HAL_GPIO_Init>

}
 80005a8:	bf00      	nop
 80005aa:	3728      	adds	r7, #40	@ 0x28
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	40021000 	.word	0x40021000

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b8:	f000 fac6 	bl	8000b48 <HAL_Init>

  /* USER CODE BEGIN Init */

  //DMA_Init(sine_wave, SAMPLES);
  DAC1_Init();
 80005bc:	f000 f8b0 	bl	8000720 <DAC1_Init>
  TIM6_Init();
 80005c0:	f000 f872 	bl	80006a8 <TIM6_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f824 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f7ff ff9e 	bl	8000508 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80005cc:	2101      	movs	r1, #1
 80005ce:	2000      	movs	r0, #0
 80005d0:	f000 f978 	bl	80008c4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005d4:	4b0d      	ldr	r3, [pc, #52]	@ (800060c <main+0x58>)
 80005d6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005da:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005dc:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <main+0x58>)
 80005de:	2200      	movs	r2, #0
 80005e0:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005e2:	4b0a      	ldr	r3, [pc, #40]	@ (800060c <main+0x58>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80005e8:	4b08      	ldr	r3, [pc, #32]	@ (800060c <main+0x58>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80005ee:	4b07      	ldr	r3, [pc, #28]	@ (800060c <main+0x58>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80005f4:	4905      	ldr	r1, [pc, #20]	@ (800060c <main+0x58>)
 80005f6:	2000      	movs	r0, #0
 80005f8:	f000 f9f0 	bl	80009dc <BSP_COM_Init>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d002      	beq.n	8000608 <main+0x54>
  {
    Error_Handler();
 8000602:	f000 f8c3 	bl	800078c <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000606:	bf00      	nop
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <main+0x54>
 800060c:	20000038 	.word	0x20000038

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b094      	sub	sp, #80	@ 0x50
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0318 	add.w	r3, r7, #24
 800061a:	2238      	movs	r2, #56	@ 0x38
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f002 f963 	bl	80028ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]
 8000630:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000632:	2000      	movs	r0, #0
 8000634:	f000 fe02 	bl	800123c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000640:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000642:	2340      	movs	r3, #64	@ 0x40
 8000644:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000646:	2302      	movs	r3, #2
 8000648:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064a:	2302      	movs	r3, #2
 800064c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800064e:	2304      	movs	r3, #4
 8000650:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000652:	2355      	movs	r3, #85	@ 0x55
 8000654:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000656:	2302      	movs	r3, #2
 8000658:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800065a:	2302      	movs	r3, #2
 800065c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 0318 	add.w	r3, r7, #24
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fe9c 	bl	80013a4 <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000672:	f000 f88b 	bl	800078c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2303      	movs	r3, #3
 800067c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	2104      	movs	r1, #4
 800068e:	4618      	mov	r0, r3
 8000690:	f001 f99a 	bl	80019c8 <HAL_RCC_ClockConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800069a:	f000 f877 	bl	800078c <Error_Handler>
  }
}
 800069e:	bf00      	nop
 80006a0:	3750      	adds	r7, #80	@ 0x50
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <TIM6_Init>:

/* USER CODE BEGIN 4 */


void TIM6_Init()
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
	RCC -> APB1ENR1 |= RCC_APB1ENR1_TIM6EN;					// clock on
 80006ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <TIM6_Init+0x70>)
 80006b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006b2:	4a19      	ldr	r2, [pc, #100]	@ (8000718 <TIM6_Init+0x70>)
 80006b4:	f043 0310 	orr.w	r3, r3, #16
 80006b8:	6593      	str	r3, [r2, #88]	@ 0x58

	TIM6 -> CR1 &= ~(TIM_CR1_CEN);							// TIM6 off
 80006ba:	4b18      	ldr	r3, [pc, #96]	@ (800071c <TIM6_Init+0x74>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a17      	ldr	r2, [pc, #92]	@ (800071c <TIM6_Init+0x74>)
 80006c0:	f023 0301 	bic.w	r3, r3, #1
 80006c4:	6013      	str	r3, [r2, #0]

	uint16_t prescaler = 16;								// (170MHz / 10MHz) - 1
 80006c6:	2310      	movs	r3, #16
 80006c8:	80fb      	strh	r3, [r7, #6]
	TIM6 -> PSC = prescaler;
 80006ca:	4a14      	ldr	r2, [pc, #80]	@ (800071c <TIM6_Init+0x74>)
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM6 -> ARR = (100 - 1);
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <TIM6_Init+0x74>)
 80006d2:	2263      	movs	r2, #99	@ 0x63
 80006d4:	62da      	str	r2, [r3, #44]	@ 0x2c

	//TIM6 -> DIER |= TIM_DIER_UIE;
	TIM6 -> DIER |= TIM_DIER_UDE;
 80006d6:	4b11      	ldr	r3, [pc, #68]	@ (800071c <TIM6_Init+0x74>)
 80006d8:	68db      	ldr	r3, [r3, #12]
 80006da:	4a10      	ldr	r2, [pc, #64]	@ (800071c <TIM6_Init+0x74>)
 80006dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006e0:	60d3      	str	r3, [r2, #12]
	TIM6->CR2 &= ~TIM_CR2_MMS;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <TIM6_Init+0x74>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	4a0d      	ldr	r2, [pc, #52]	@ (800071c <TIM6_Init+0x74>)
 80006e8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80006ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80006f0:	6053      	str	r3, [r2, #4]
	TIM6 -> CR2 |= 0b010 << TIM_CR2_MMS_Pos;
 80006f2:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <TIM6_Init+0x74>)
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	4a09      	ldr	r2, [pc, #36]	@ (800071c <TIM6_Init+0x74>)
 80006f8:	f043 0320 	orr.w	r3, r3, #32
 80006fc:	6053      	str	r3, [r2, #4]
	TIM6 -> CR1 |= TIM_CR1_CEN;								// TIM6 on
 80006fe:	4b07      	ldr	r3, [pc, #28]	@ (800071c <TIM6_Init+0x74>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a06      	ldr	r2, [pc, #24]	@ (800071c <TIM6_Init+0x74>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	6013      	str	r3, [r2, #0]

//	NVIC_SetPriority(TIM6_DAC_IRQn, 2);
//	NVIC_EnableIRQ(TIM6_DAC_IRQn);
}
 800070a:	bf00      	nop
 800070c:	370c      	adds	r7, #12
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	40021000 	.word	0x40021000
 800071c:	40001000 	.word	0x40001000

08000720 <DAC1_Init>:

	DMA2_Channel3 -> CCR |= DMA_CCR_EN;   						// DMA on
}

void DAC1_Init(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
	RCC -> AHB2ENR |= RCC_AHB2ENR_DAC1EN;					// clock on
 8000724:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <DAC1_Init+0x64>)
 8000726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000728:	4a16      	ldr	r2, [pc, #88]	@ (8000784 <DAC1_Init+0x64>)
 800072a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800072e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	DAC1 -> CR &= ~DAC_CR_EN1;         						// DAC off
 8000730:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <DAC1_Init+0x68>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a14      	ldr	r2, [pc, #80]	@ (8000788 <DAC1_Init+0x68>)
 8000736:	f023 0301 	bic.w	r3, r3, #1
 800073a:	6013      	str	r3, [r2, #0]
	DAC1 -> MCR &= ~DAC_MCR_MODE1; 							// Output bufor on
 800073c:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <DAC1_Init+0x68>)
 800073e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000740:	4a11      	ldr	r2, [pc, #68]	@ (8000788 <DAC1_Init+0x68>)
 8000742:	f023 0307 	bic.w	r3, r3, #7
 8000746:	63d3      	str	r3, [r2, #60]	@ 0x3c

	DAC1 -> CR |= DAC_CR_DMAEN1;							// DMA for DAC1 enable
 8000748:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <DAC1_Init+0x68>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a0e      	ldr	r2, [pc, #56]	@ (8000788 <DAC1_Init+0x68>)
 800074e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000752:	6013      	str	r3, [r2, #0]

	DAC1 -> CR |= DAC_CR_TEN1;								// trigger enable for DAC1
 8000754:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <DAC1_Init+0x68>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a0b      	ldr	r2, [pc, #44]	@ (8000788 <DAC1_Init+0x68>)
 800075a:	f043 0302 	orr.w	r3, r3, #2
 800075e:	6013      	str	r3, [r2, #0]
	DAC1 -> CR |= (0b0111 << DAC_CR_TSEL1_Pos);				// DAC triggered from TIM6 (dac_ch1_trg7)
 8000760:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <DAC1_Init+0x68>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a08      	ldr	r2, [pc, #32]	@ (8000788 <DAC1_Init+0x68>)
 8000766:	f043 031c 	orr.w	r3, r3, #28
 800076a:	6013      	str	r3, [r2, #0]
	//DAC1 -> CR |= DAC_CR_DMAUDRIE1;

	DAC1 -> CR |= DAC_CR_EN1;								// DAC on
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <DAC1_Init+0x68>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <DAC1_Init+0x68>)
 8000772:	f043 0301 	orr.w	r3, r3, #1
 8000776:	6013      	str	r3, [r2, #0]

}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40021000 	.word	0x40021000
 8000788:	50000800 	.word	0x50000800

0800078c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000790:	b672      	cpsid	i
}
 8000792:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000794:	bf00      	nop
 8000796:	e7fd      	b.n	8000794 <Error_Handler+0x8>

08000798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079e:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <HAL_MspInit+0x44>)
 80007a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007a2:	4a0e      	ldr	r2, [pc, #56]	@ (80007dc <HAL_MspInit+0x44>)
 80007a4:	f043 0301 	orr.w	r3, r3, #1
 80007a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80007aa:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <HAL_MspInit+0x44>)
 80007ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ae:	f003 0301 	and.w	r3, r3, #1
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b6:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <HAL_MspInit+0x44>)
 80007b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ba:	4a08      	ldr	r2, [pc, #32]	@ (80007dc <HAL_MspInit+0x44>)
 80007bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80007c2:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <HAL_MspInit+0x44>)
 80007c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ca:	603b      	str	r3, [r7, #0]
 80007cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007ce:	f000 fdd9 	bl	8001384 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000

080007e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <NMI_Handler+0x4>

080007e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <HardFault_Handler+0x4>

080007f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f4:	bf00      	nop
 80007f6:	e7fd      	b.n	80007f4 <MemManage_Handler+0x4>

080007f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <BusFault_Handler+0x4>

08000800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <UsageFault_Handler+0x4>

08000808 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr

08000816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000836:	f000 f9d9 	bl	8000bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}

0800083e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000842:	2000      	movs	r0, #0
 8000844:	f000 f8ac 	bl	80009a0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}

0800084c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <SystemInit+0x20>)
 8000852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000856:	4a05      	ldr	r2, [pc, #20]	@ (800086c <SystemInit+0x20>)
 8000858:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800085c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000870:	480d      	ldr	r0, [pc, #52]	@ (80008a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000872:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000874:	f7ff ffea 	bl	800084c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000878:	480c      	ldr	r0, [pc, #48]	@ (80008ac <LoopForever+0x6>)
  ldr r1, =_edata
 800087a:	490d      	ldr	r1, [pc, #52]	@ (80008b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800087c:	4a0d      	ldr	r2, [pc, #52]	@ (80008b4 <LoopForever+0xe>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000880:	e002      	b.n	8000888 <LoopCopyDataInit>

08000882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000886:	3304      	adds	r3, #4

08000888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800088c:	d3f9      	bcc.n	8000882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800088e:	4a0a      	ldr	r2, [pc, #40]	@ (80008b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000890:	4c0a      	ldr	r4, [pc, #40]	@ (80008bc <LoopForever+0x16>)
  movs r3, #0
 8000892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000894:	e001      	b.n	800089a <LoopFillZerobss>

08000896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000898:	3204      	adds	r2, #4

0800089a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800089c:	d3fb      	bcc.n	8000896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800089e:	f002 f82d 	bl	80028fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008a2:	f7ff fe87 	bl	80005b4 <main>

080008a6 <LoopForever>:

LoopForever:
    b LoopForever
 80008a6:	e7fe      	b.n	80008a6 <LoopForever>
  ldr   r0, =_estack
 80008a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80008ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b0:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80008b4:	080029a0 	.word	0x080029a0
  ldr r2, =_sbss
 80008b8:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80008bc:	200000e8 	.word	0x200000e8

080008c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008c0:	e7fe      	b.n	80008c0 <ADC1_2_IRQHandler>
	...

080008c4 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b088      	sub	sp, #32
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	460a      	mov	r2, r1
 80008ce:	71fb      	strb	r3, [r7, #7]
 80008d0:	4613      	mov	r3, r2
 80008d2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80008d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000988 <BSP_PB_Init+0xc4>)
 80008d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d8:	4a2b      	ldr	r2, [pc, #172]	@ (8000988 <BSP_PB_Init+0xc4>)
 80008da:	f043 0304 	orr.w	r3, r3, #4
 80008de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e0:	4b29      	ldr	r3, [pc, #164]	@ (8000988 <BSP_PB_Init+0xc4>)
 80008e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e4:	f003 0304 	and.w	r3, r3, #4
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80008ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008f0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80008f2:	2302      	movs	r3, #2
 80008f4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f6:	2302      	movs	r3, #2
 80008f8:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80008fa:	79bb      	ldrb	r3, [r7, #6]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d10c      	bne.n	800091a <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000900:	2300      	movs	r3, #0
 8000902:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4a21      	ldr	r2, [pc, #132]	@ (800098c <BSP_PB_Init+0xc8>)
 8000908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800090c:	f107 020c 	add.w	r2, r7, #12
 8000910:	4611      	mov	r1, r2
 8000912:	4618      	mov	r0, r3
 8000914:	f000 faf8 	bl	8000f08 <HAL_GPIO_Init>
 8000918:	e031      	b.n	800097e <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800091a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800091e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4a1a      	ldr	r2, [pc, #104]	@ (800098c <BSP_PB_Init+0xc8>)
 8000924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000928:	f107 020c 	add.w	r2, r7, #12
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f000 faea 	bl	8000f08 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	00db      	lsls	r3, r3, #3
 8000938:	4a15      	ldr	r2, [pc, #84]	@ (8000990 <BSP_PB_Init+0xcc>)
 800093a:	441a      	add	r2, r3
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	4915      	ldr	r1, [pc, #84]	@ (8000994 <BSP_PB_Init+0xd0>)
 8000940:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000944:	4619      	mov	r1, r3
 8000946:	4610      	mov	r0, r2
 8000948:	f000 fa9a 	bl	8000e80 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	00db      	lsls	r3, r3, #3
 8000950:	4a0f      	ldr	r2, [pc, #60]	@ (8000990 <BSP_PB_Init+0xcc>)
 8000952:	1898      	adds	r0, r3, r2
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	4a10      	ldr	r2, [pc, #64]	@ (8000998 <BSP_PB_Init+0xd4>)
 8000958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095c:	461a      	mov	r2, r3
 800095e:	2100      	movs	r1, #0
 8000960:	f000 fa71 	bl	8000e46 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000964:	2028      	movs	r0, #40	@ 0x28
 8000966:	79fb      	ldrb	r3, [r7, #7]
 8000968:	4a0c      	ldr	r2, [pc, #48]	@ (800099c <BSP_PB_Init+0xd8>)
 800096a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800096e:	2200      	movs	r2, #0
 8000970:	4619      	mov	r1, r3
 8000972:	f000 fa34 	bl	8000dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000976:	2328      	movs	r3, #40	@ 0x28
 8000978:	4618      	mov	r0, r3
 800097a:	f000 fa4a 	bl	8000e12 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800097e:	2300      	movs	r3, #0
}
 8000980:	4618      	mov	r0, r3
 8000982:	3720      	adds	r7, #32
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40021000 	.word	0x40021000
 800098c:	20000004 	.word	0x20000004
 8000990:	20000048 	.word	0x20000048
 8000994:	08002974 	.word	0x08002974
 8000998:	2000000c 	.word	0x2000000c
 800099c:	20000010 	.word	0x20000010

080009a0 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	00db      	lsls	r3, r3, #3
 80009ae:	4a04      	ldr	r2, [pc, #16]	@ (80009c0 <BSP_PB_IRQHandler+0x20>)
 80009b0:	4413      	add	r3, r2
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 fa78 	bl	8000ea8 <HAL_EXTI_IRQHandler>
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20000048 	.word	0x20000048

080009c4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
	...

080009dc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d903      	bls.n	80009fa <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80009f2:	f06f 0301 	mvn.w	r3, #1
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	e018      	b.n	8000a2c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	2294      	movs	r2, #148	@ 0x94
 80009fe:	fb02 f303 	mul.w	r3, r2, r3
 8000a02:	4a0d      	ldr	r2, [pc, #52]	@ (8000a38 <BSP_COM_Init+0x5c>)
 8000a04:	4413      	add	r3, r2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 f852 	bl	8000ab0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	2294      	movs	r2, #148	@ 0x94
 8000a10:	fb02 f303 	mul.w	r3, r2, r3
 8000a14:	4a08      	ldr	r2, [pc, #32]	@ (8000a38 <BSP_COM_Init+0x5c>)
 8000a16:	4413      	add	r3, r2
 8000a18:	6839      	ldr	r1, [r7, #0]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f000 f80e 	bl	8000a3c <MX_LPUART1_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d002      	beq.n	8000a2c <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000a26:	f06f 0303 	mvn.w	r3, #3
 8000a2a:	e000      	b.n	8000a2e <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000050 	.word	0x20000050

08000a3c <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000a46:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <MX_LPUART1_Init+0x60>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	220c      	movs	r2, #12
 8000a5a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	895b      	ldrh	r3, [r3, #10]
 8000a60:	461a      	mov	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685a      	ldr	r2, [r3, #4]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	891b      	ldrh	r3, [r3, #8]
 8000a72:	461a      	mov	r2, r3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	899b      	ldrh	r3, [r3, #12]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a88:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f001 f9b8 	bl	8001e00 <HAL_UART_Init>
 8000a90:	4603      	mov	r3, r0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000008 	.word	0x20000008

08000aa0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff ff8d 	bl	80009c4 <BSP_PB_Callback>
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08a      	sub	sp, #40	@ 0x28
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000ab8:	4b22      	ldr	r3, [pc, #136]	@ (8000b44 <COM1_MspInit+0x94>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abc:	4a21      	ldr	r2, [pc, #132]	@ (8000b44 <COM1_MspInit+0x94>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b44 <COM1_MspInit+0x94>)
 8000ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b44 <COM1_MspInit+0x94>)
 8000ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b44 <COM1_MspInit+0x94>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000adc:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <COM1_MspInit+0x94>)
 8000ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000ae8:	4b16      	ldr	r3, [pc, #88]	@ (8000b44 <COM1_MspInit+0x94>)
 8000aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000aec:	4a15      	ldr	r2, [pc, #84]	@ (8000b44 <COM1_MspInit+0x94>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <COM1_MspInit+0x94>)
 8000af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000b00:	2304      	movs	r3, #4
 8000b02:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000b10:	230c      	movs	r3, #12
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b1e:	f000 f9f3 	bl	8000f08 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000b22:	2308      	movs	r3, #8
 8000b24:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000b26:	2302      	movs	r3, #2
 8000b28:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000b2a:	230c      	movs	r3, #12
 8000b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000b2e:	f107 0314 	add.w	r3, r7, #20
 8000b32:	4619      	mov	r1, r3
 8000b34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b38:	f000 f9e6 	bl	8000f08 <HAL_GPIO_Init>
}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	@ 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40021000 	.word	0x40021000

08000b48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b52:	2003      	movs	r0, #3
 8000b54:	f000 f938 	bl	8000dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f000 f80d 	bl	8000b78 <HAL_InitTick>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d002      	beq.n	8000b6a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	71fb      	strb	r3, [r7, #7]
 8000b68:	e001      	b.n	8000b6e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b6a:	f7ff fe15 	bl	8000798 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b6e:	79fb      	ldrb	r3, [r7, #7]

}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b80:	2300      	movs	r3, #0
 8000b82:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b84:	4b16      	ldr	r3, [pc, #88]	@ (8000be0 <HAL_InitTick+0x68>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d022      	beq.n	8000bd2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b8c:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <HAL_InitTick+0x6c>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <HAL_InitTick+0x68>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 f944 	bl	8000e2e <HAL_SYSTICK_Config>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d10f      	bne.n	8000bcc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b0f      	cmp	r3, #15
 8000bb0:	d809      	bhi.n	8000bc6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	6879      	ldr	r1, [r7, #4]
 8000bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8000bba:	f000 f910 	bl	8000dde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <HAL_InitTick+0x70>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6013      	str	r3, [r2, #0]
 8000bc4:	e007      	b.n	8000bd6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	73fb      	strb	r3, [r7, #15]
 8000bca:	e004      	b.n	8000bd6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	73fb      	strb	r3, [r7, #15]
 8000bd0:	e001      	b.n	8000bd6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000018 	.word	0x20000018
 8000be4:	20000000 	.word	0x20000000
 8000be8:	20000014 	.word	0x20000014

08000bec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <HAL_IncTick+0x1c>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_IncTick+0x20>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	4a03      	ldr	r2, [pc, #12]	@ (8000c08 <HAL_IncTick+0x1c>)
 8000bfc:	6013      	str	r3, [r2, #0]
}
 8000bfe:	bf00      	nop
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	200000e4 	.word	0x200000e4
 8000c0c:	20000018 	.word	0x20000018

08000c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return uwTick;
 8000c14:	4b03      	ldr	r3, [pc, #12]	@ (8000c24 <HAL_GetTick+0x14>)
 8000c16:	681b      	ldr	r3, [r3, #0]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	200000e4 	.word	0x200000e4

08000c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c38:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <__NVIC_SetPriorityGrouping+0x44>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c44:	4013      	ands	r3, r2
 8000c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c5a:	4a04      	ldr	r2, [pc, #16]	@ (8000c6c <__NVIC_SetPriorityGrouping+0x44>)
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	60d3      	str	r3, [r2, #12]
}
 8000c60:	bf00      	nop
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c74:	4b04      	ldr	r3, [pc, #16]	@ (8000c88 <__NVIC_GetPriorityGrouping+0x18>)
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	f003 0307 	and.w	r3, r3, #7
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	db0b      	blt.n	8000cb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 021f 	and.w	r2, r3, #31
 8000ca4:	4907      	ldr	r1, [pc, #28]	@ (8000cc4 <__NVIC_EnableIRQ+0x38>)
 8000ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000caa:	095b      	lsrs	r3, r3, #5
 8000cac:	2001      	movs	r0, #1
 8000cae:	fa00 f202 	lsl.w	r2, r0, r2
 8000cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000e100 	.word	0xe000e100

08000cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	6039      	str	r1, [r7, #0]
 8000cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	db0a      	blt.n	8000cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	490c      	ldr	r1, [pc, #48]	@ (8000d14 <__NVIC_SetPriority+0x4c>)
 8000ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce6:	0112      	lsls	r2, r2, #4
 8000ce8:	b2d2      	uxtb	r2, r2
 8000cea:	440b      	add	r3, r1
 8000cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf0:	e00a      	b.n	8000d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4908      	ldr	r1, [pc, #32]	@ (8000d18 <__NVIC_SetPriority+0x50>)
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 030f 	and.w	r3, r3, #15
 8000cfe:	3b04      	subs	r3, #4
 8000d00:	0112      	lsls	r2, r2, #4
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	440b      	add	r3, r1
 8000d06:	761a      	strb	r2, [r3, #24]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000e100 	.word	0xe000e100
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b089      	sub	sp, #36	@ 0x24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f003 0307 	and.w	r3, r3, #7
 8000d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	f1c3 0307 	rsb	r3, r3, #7
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	bf28      	it	cs
 8000d3a:	2304      	movcs	r3, #4
 8000d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3304      	adds	r3, #4
 8000d42:	2b06      	cmp	r3, #6
 8000d44:	d902      	bls.n	8000d4c <NVIC_EncodePriority+0x30>
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3b03      	subs	r3, #3
 8000d4a:	e000      	b.n	8000d4e <NVIC_EncodePriority+0x32>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d50:	f04f 32ff 	mov.w	r2, #4294967295
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	401a      	ands	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d64:	f04f 31ff 	mov.w	r1, #4294967295
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6e:	43d9      	mvns	r1, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	4313      	orrs	r3, r2
         );
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3724      	adds	r7, #36	@ 0x24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d94:	d301      	bcc.n	8000d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d96:	2301      	movs	r3, #1
 8000d98:	e00f      	b.n	8000dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <SysTick_Config+0x40>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000da2:	210f      	movs	r1, #15
 8000da4:	f04f 30ff 	mov.w	r0, #4294967295
 8000da8:	f7ff ff8e 	bl	8000cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dac:	4b05      	ldr	r3, [pc, #20]	@ (8000dc4 <SysTick_Config+0x40>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db2:	4b04      	ldr	r3, [pc, #16]	@ (8000dc4 <SysTick_Config+0x40>)
 8000db4:	2207      	movs	r2, #7
 8000db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	e000e010 	.word	0xe000e010

08000dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f7ff ff29 	bl	8000c28 <__NVIC_SetPriorityGrouping>
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b086      	sub	sp, #24
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	4603      	mov	r3, r0
 8000de6:	60b9      	str	r1, [r7, #8]
 8000de8:	607a      	str	r2, [r7, #4]
 8000dea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dec:	f7ff ff40 	bl	8000c70 <__NVIC_GetPriorityGrouping>
 8000df0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	68b9      	ldr	r1, [r7, #8]
 8000df6:	6978      	ldr	r0, [r7, #20]
 8000df8:	f7ff ff90 	bl	8000d1c <NVIC_EncodePriority>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e02:	4611      	mov	r1, r2
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff ff5f 	bl	8000cc8 <__NVIC_SetPriority>
}
 8000e0a:	bf00      	nop
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	4603      	mov	r3, r0
 8000e1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff ff33 	bl	8000c8c <__NVIC_EnableIRQ>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b082      	sub	sp, #8
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff ffa4 	bl	8000d84 <SysTick_Config>
 8000e3c:	4603      	mov	r3, r0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8000e46:	b480      	push	{r7}
 8000e48:	b087      	sub	sp, #28
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	60f8      	str	r0, [r7, #12]
 8000e4e:	460b      	mov	r3, r1
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000e54:	2300      	movs	r3, #0
 8000e56:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8000e58:	7afb      	ldrb	r3, [r7, #11]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d103      	bne.n	8000e66 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	605a      	str	r2, [r3, #4]
      break;
 8000e64:	e005      	b.n	8000e72 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	75fb      	strb	r3, [r7, #23]
      break;
 8000e70:	bf00      	nop
  }

  return status;
 8000e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	371c      	adds	r7, #28
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d101      	bne.n	8000e94 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e003      	b.n	8000e9c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	683a      	ldr	r2, [r7, #0]
 8000e98:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000e9a:	2300      	movs	r3, #0
  }
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr

08000ea8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0c1b      	lsrs	r3, r3, #16
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 031f 	and.w	r3, r3, #31
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	015a      	lsls	r2, r3, #5
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <HAL_EXTI_IRQHandler+0x5c>)
 8000ed2:	4413      	add	r3, r2
 8000ed4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4013      	ands	r3, r2
 8000ede:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d009      	beq.n	8000efa <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d002      	beq.n	8000efa <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	4798      	blx	r3
    }
  }
}
 8000efa:	bf00      	nop
 8000efc:	3718      	adds	r7, #24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40010414 	.word	0x40010414

08000f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b087      	sub	sp, #28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f16:	e15a      	b.n	80011ce <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	fa01 f303 	lsl.w	r3, r1, r3
 8000f24:	4013      	ands	r3, r2
 8000f26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 814c 	beq.w	80011c8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d005      	beq.n	8000f48 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d130      	bne.n	8000faa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	2203      	movs	r2, #3
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	68da      	ldr	r2, [r3, #12]
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f7e:	2201      	movs	r2, #1
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	091b      	lsrs	r3, r3, #4
 8000f94:	f003 0201 	and.w	r2, r3, #1
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
 8000fb2:	2b03      	cmp	r3, #3
 8000fb4:	d017      	beq.n	8000fe6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	689a      	ldr	r2, [r3, #8]
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 0303 	and.w	r3, r3, #3
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d123      	bne.n	800103a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	08da      	lsrs	r2, r3, #3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3208      	adds	r2, #8
 8000ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	220f      	movs	r2, #15
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43db      	mvns	r3, r3
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	691a      	ldr	r2, [r3, #16]
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	f003 0307 	and.w	r3, r3, #7
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	08da      	lsrs	r2, r3, #3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3208      	adds	r2, #8
 8001034:	6939      	ldr	r1, [r7, #16]
 8001036:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	2203      	movs	r2, #3
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43db      	mvns	r3, r3
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4013      	ands	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f003 0203 	and.w	r2, r3, #3
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 80a6 	beq.w	80011c8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107c:	4b5b      	ldr	r3, [pc, #364]	@ (80011ec <HAL_GPIO_Init+0x2e4>)
 800107e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001080:	4a5a      	ldr	r2, [pc, #360]	@ (80011ec <HAL_GPIO_Init+0x2e4>)
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	6613      	str	r3, [r2, #96]	@ 0x60
 8001088:	4b58      	ldr	r3, [pc, #352]	@ (80011ec <HAL_GPIO_Init+0x2e4>)
 800108a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	60bb      	str	r3, [r7, #8]
 8001092:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001094:	4a56      	ldr	r2, [pc, #344]	@ (80011f0 <HAL_GPIO_Init+0x2e8>)
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	089b      	lsrs	r3, r3, #2
 800109a:	3302      	adds	r3, #2
 800109c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	f003 0303 	and.w	r3, r3, #3
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	220f      	movs	r2, #15
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010be:	d01f      	beq.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a4c      	ldr	r2, [pc, #304]	@ (80011f4 <HAL_GPIO_Init+0x2ec>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d019      	beq.n	80010fc <HAL_GPIO_Init+0x1f4>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a4b      	ldr	r2, [pc, #300]	@ (80011f8 <HAL_GPIO_Init+0x2f0>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d013      	beq.n	80010f8 <HAL_GPIO_Init+0x1f0>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a4a      	ldr	r2, [pc, #296]	@ (80011fc <HAL_GPIO_Init+0x2f4>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d00d      	beq.n	80010f4 <HAL_GPIO_Init+0x1ec>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a49      	ldr	r2, [pc, #292]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d007      	beq.n	80010f0 <HAL_GPIO_Init+0x1e8>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a48      	ldr	r2, [pc, #288]	@ (8001204 <HAL_GPIO_Init+0x2fc>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d101      	bne.n	80010ec <HAL_GPIO_Init+0x1e4>
 80010e8:	2305      	movs	r3, #5
 80010ea:	e00a      	b.n	8001102 <HAL_GPIO_Init+0x1fa>
 80010ec:	2306      	movs	r3, #6
 80010ee:	e008      	b.n	8001102 <HAL_GPIO_Init+0x1fa>
 80010f0:	2304      	movs	r3, #4
 80010f2:	e006      	b.n	8001102 <HAL_GPIO_Init+0x1fa>
 80010f4:	2303      	movs	r3, #3
 80010f6:	e004      	b.n	8001102 <HAL_GPIO_Init+0x1fa>
 80010f8:	2302      	movs	r3, #2
 80010fa:	e002      	b.n	8001102 <HAL_GPIO_Init+0x1fa>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <HAL_GPIO_Init+0x1fa>
 8001100:	2300      	movs	r3, #0
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	f002 0203 	and.w	r2, r2, #3
 8001108:	0092      	lsls	r2, r2, #2
 800110a:	4093      	lsls	r3, r2
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4313      	orrs	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001112:	4937      	ldr	r1, [pc, #220]	@ (80011f0 <HAL_GPIO_Init+0x2e8>)
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	3302      	adds	r3, #2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001120:	4b39      	ldr	r3, [pc, #228]	@ (8001208 <HAL_GPIO_Init+0x300>)
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	43db      	mvns	r3, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4013      	ands	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001144:	4a30      	ldr	r2, [pc, #192]	@ (8001208 <HAL_GPIO_Init+0x300>)
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800114a:	4b2f      	ldr	r3, [pc, #188]	@ (8001208 <HAL_GPIO_Init+0x300>)
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	43db      	mvns	r3, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4013      	ands	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800116e:	4a26      	ldr	r2, [pc, #152]	@ (8001208 <HAL_GPIO_Init+0x300>)
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001174:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <HAL_GPIO_Init+0x300>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	43db      	mvns	r3, r3
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4013      	ands	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001198:	4a1b      	ldr	r2, [pc, #108]	@ (8001208 <HAL_GPIO_Init+0x300>)
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800119e:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <HAL_GPIO_Init+0x300>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	4313      	orrs	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011c2:	4a11      	ldr	r2, [pc, #68]	@ (8001208 <HAL_GPIO_Init+0x300>)
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	3301      	adds	r3, #1
 80011cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	fa22 f303 	lsr.w	r3, r2, r3
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f47f ae9d 	bne.w	8000f18 <HAL_GPIO_Init+0x10>
  }
}
 80011de:	bf00      	nop
 80011e0:	bf00      	nop
 80011e2:	371c      	adds	r7, #28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40010000 	.word	0x40010000
 80011f4:	48000400 	.word	0x48000400
 80011f8:	48000800 	.word	0x48000800
 80011fc:	48000c00 	.word	0x48000c00
 8001200:	48001000 	.word	0x48001000
 8001204:	48001400 	.word	0x48001400
 8001208:	40010400 	.word	0x40010400

0800120c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
 8001218:	4613      	mov	r3, r2
 800121a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800121c:	787b      	ldrb	r3, [r7, #1]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d003      	beq.n	800122a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001228:	e002      	b.n	8001230 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800122a:	887a      	ldrh	r2, [r7, #2]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d141      	bne.n	80012ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800124a:	4b4b      	ldr	r3, [pc, #300]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001252:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001256:	d131      	bne.n	80012bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001258:	4b47      	ldr	r3, [pc, #284]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800125a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800125e:	4a46      	ldr	r2, [pc, #280]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001264:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001268:	4b43      	ldr	r3, [pc, #268]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001270:	4a41      	ldr	r2, [pc, #260]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001272:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001276:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001278:	4b40      	ldr	r3, [pc, #256]	@ (800137c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2232      	movs	r2, #50	@ 0x32
 800127e:	fb02 f303 	mul.w	r3, r2, r3
 8001282:	4a3f      	ldr	r2, [pc, #252]	@ (8001380 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001284:	fba2 2303 	umull	r2, r3, r2, r3
 8001288:	0c9b      	lsrs	r3, r3, #18
 800128a:	3301      	adds	r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800128e:	e002      	b.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	3b01      	subs	r3, #1
 8001294:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001296:	4b38      	ldr	r3, [pc, #224]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800129e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012a2:	d102      	bne.n	80012aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f2      	bne.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012aa:	4b33      	ldr	r3, [pc, #204]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012b6:	d158      	bne.n	800136a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e057      	b.n	800136c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80012cc:	e04d      	b.n	800136a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012d4:	d141      	bne.n	800135a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012d6:	4b28      	ldr	r3, [pc, #160]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012e2:	d131      	bne.n	8001348 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012e4:	4b24      	ldr	r3, [pc, #144]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012ea:	4a23      	ldr	r2, [pc, #140]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f4:	4b20      	ldr	r3, [pc, #128]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001302:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001304:	4b1d      	ldr	r3, [pc, #116]	@ (800137c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2232      	movs	r2, #50	@ 0x32
 800130a:	fb02 f303 	mul.w	r3, r2, r3
 800130e:	4a1c      	ldr	r2, [pc, #112]	@ (8001380 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001310:	fba2 2303 	umull	r2, r3, r2, r3
 8001314:	0c9b      	lsrs	r3, r3, #18
 8001316:	3301      	adds	r3, #1
 8001318:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800131a:	e002      	b.n	8001322 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	3b01      	subs	r3, #1
 8001320:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001322:	4b15      	ldr	r3, [pc, #84]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800132a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800132e:	d102      	bne.n	8001336 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f2      	bne.n	800131c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001336:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800133e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001342:	d112      	bne.n	800136a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001344:	2303      	movs	r3, #3
 8001346:	e011      	b.n	800136c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800134a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800134e:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001354:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001358:	e007      	b.n	800136a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800135a:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001364:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001368:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800136a:	2300      	movs	r3, #0
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	40007000 	.word	0x40007000
 800137c:	20000000 	.word	0x20000000
 8001380:	431bde83 	.word	0x431bde83

08001384 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	4a04      	ldr	r2, [pc, #16]	@ (80013a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800138e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001392:	6093      	str	r3, [r2, #8]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40007000 	.word	0x40007000

080013a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e2fe      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d075      	beq.n	80014ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013c2:	4b97      	ldr	r3, [pc, #604]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013cc:	4b94      	ldr	r3, [pc, #592]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	f003 0303 	and.w	r3, r3, #3
 80013d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	2b0c      	cmp	r3, #12
 80013da:	d102      	bne.n	80013e2 <HAL_RCC_OscConfig+0x3e>
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d002      	beq.n	80013e8 <HAL_RCC_OscConfig+0x44>
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d10b      	bne.n	8001400 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e8:	4b8d      	ldr	r3, [pc, #564]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d05b      	beq.n	80014ac <HAL_RCC_OscConfig+0x108>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d157      	bne.n	80014ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e2d9      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001408:	d106      	bne.n	8001418 <HAL_RCC_OscConfig+0x74>
 800140a:	4b85      	ldr	r3, [pc, #532]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a84      	ldr	r2, [pc, #528]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001414:	6013      	str	r3, [r2, #0]
 8001416:	e01d      	b.n	8001454 <HAL_RCC_OscConfig+0xb0>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001420:	d10c      	bne.n	800143c <HAL_RCC_OscConfig+0x98>
 8001422:	4b7f      	ldr	r3, [pc, #508]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a7e      	ldr	r2, [pc, #504]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001428:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800142c:	6013      	str	r3, [r2, #0]
 800142e:	4b7c      	ldr	r3, [pc, #496]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a7b      	ldr	r2, [pc, #492]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001438:	6013      	str	r3, [r2, #0]
 800143a:	e00b      	b.n	8001454 <HAL_RCC_OscConfig+0xb0>
 800143c:	4b78      	ldr	r3, [pc, #480]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a77      	ldr	r2, [pc, #476]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001446:	6013      	str	r3, [r2, #0]
 8001448:	4b75      	ldr	r3, [pc, #468]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a74      	ldr	r2, [pc, #464]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800144e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d013      	beq.n	8001484 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800145c:	f7ff fbd8 	bl	8000c10 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001464:	f7ff fbd4 	bl	8000c10 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b64      	cmp	r3, #100	@ 0x64
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e29e      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001476:	4b6a      	ldr	r3, [pc, #424]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d0f0      	beq.n	8001464 <HAL_RCC_OscConfig+0xc0>
 8001482:	e014      	b.n	80014ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001484:	f7ff fbc4 	bl	8000c10 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800148c:	f7ff fbc0 	bl	8000c10 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b64      	cmp	r3, #100	@ 0x64
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e28a      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800149e:	4b60      	ldr	r3, [pc, #384]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f0      	bne.n	800148c <HAL_RCC_OscConfig+0xe8>
 80014aa:	e000      	b.n	80014ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d075      	beq.n	80015a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014ba:	4b59      	ldr	r3, [pc, #356]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f003 030c 	and.w	r3, r3, #12
 80014c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014c4:	4b56      	ldr	r3, [pc, #344]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	f003 0303 	and.w	r3, r3, #3
 80014cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	2b0c      	cmp	r3, #12
 80014d2:	d102      	bne.n	80014da <HAL_RCC_OscConfig+0x136>
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d002      	beq.n	80014e0 <HAL_RCC_OscConfig+0x13c>
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b04      	cmp	r3, #4
 80014de:	d11f      	bne.n	8001520 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d005      	beq.n	80014f8 <HAL_RCC_OscConfig+0x154>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e25d      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f8:	4b49      	ldr	r3, [pc, #292]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	691b      	ldr	r3, [r3, #16]
 8001504:	061b      	lsls	r3, r3, #24
 8001506:	4946      	ldr	r1, [pc, #280]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001508:	4313      	orrs	r3, r2
 800150a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800150c:	4b45      	ldr	r3, [pc, #276]	@ (8001624 <HAL_RCC_OscConfig+0x280>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fb31 	bl	8000b78 <HAL_InitTick>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d043      	beq.n	80015a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e249      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d023      	beq.n	8001570 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001528:	4b3d      	ldr	r3, [pc, #244]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a3c      	ldr	r2, [pc, #240]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800152e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001534:	f7ff fb6c 	bl	8000c10 <HAL_GetTick>
 8001538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800153c:	f7ff fb68 	bl	8000c10 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e232      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800154e:	4b34      	ldr	r3, [pc, #208]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001556:	2b00      	cmp	r3, #0
 8001558:	d0f0      	beq.n	800153c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155a:	4b31      	ldr	r3, [pc, #196]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	061b      	lsls	r3, r3, #24
 8001568:	492d      	ldr	r1, [pc, #180]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 800156a:	4313      	orrs	r3, r2
 800156c:	604b      	str	r3, [r1, #4]
 800156e:	e01a      	b.n	80015a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001570:	4b2b      	ldr	r3, [pc, #172]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a2a      	ldr	r2, [pc, #168]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001576:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800157a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157c:	f7ff fb48 	bl	8000c10 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001584:	f7ff fb44 	bl	8000c10 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e20e      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001596:	4b22      	ldr	r3, [pc, #136]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x1e0>
 80015a2:	e000      	b.n	80015a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d041      	beq.n	8001636 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d01c      	beq.n	80015f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ba:	4b19      	ldr	r3, [pc, #100]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80015bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015c0:	4a17      	ldr	r2, [pc, #92]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ca:	f7ff fb21 	bl	8000c10 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d2:	f7ff fb1d 	bl	8000c10 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e1e7      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80015e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0ef      	beq.n	80015d2 <HAL_RCC_OscConfig+0x22e>
 80015f2:	e020      	b.n	8001636 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80015f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015fa:	4a09      	ldr	r2, [pc, #36]	@ (8001620 <HAL_RCC_OscConfig+0x27c>)
 80015fc:	f023 0301 	bic.w	r3, r3, #1
 8001600:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001604:	f7ff fb04 	bl	8000c10 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800160a:	e00d      	b.n	8001628 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160c:	f7ff fb00 	bl	8000c10 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d906      	bls.n	8001628 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e1ca      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000
 8001624:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001628:	4b8c      	ldr	r3, [pc, #560]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800162a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1ea      	bne.n	800160c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80a6 	beq.w	8001790 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001644:	2300      	movs	r3, #0
 8001646:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001648:	4b84      	ldr	r3, [pc, #528]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800164a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <HAL_RCC_OscConfig+0x2b4>
 8001654:	2301      	movs	r3, #1
 8001656:	e000      	b.n	800165a <HAL_RCC_OscConfig+0x2b6>
 8001658:	2300      	movs	r3, #0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00d      	beq.n	800167a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	4b7f      	ldr	r3, [pc, #508]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001662:	4a7e      	ldr	r2, [pc, #504]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001668:	6593      	str	r3, [r2, #88]	@ 0x58
 800166a:	4b7c      	ldr	r3, [pc, #496]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800166c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001676:	2301      	movs	r3, #1
 8001678:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800167a:	4b79      	ldr	r3, [pc, #484]	@ (8001860 <HAL_RCC_OscConfig+0x4bc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001682:	2b00      	cmp	r3, #0
 8001684:	d118      	bne.n	80016b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001686:	4b76      	ldr	r3, [pc, #472]	@ (8001860 <HAL_RCC_OscConfig+0x4bc>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a75      	ldr	r2, [pc, #468]	@ (8001860 <HAL_RCC_OscConfig+0x4bc>)
 800168c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001690:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001692:	f7ff fabd 	bl	8000c10 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800169a:	f7ff fab9 	bl	8000c10 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e183      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ac:	4b6c      	ldr	r3, [pc, #432]	@ (8001860 <HAL_RCC_OscConfig+0x4bc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d108      	bne.n	80016d2 <HAL_RCC_OscConfig+0x32e>
 80016c0:	4b66      	ldr	r3, [pc, #408]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016c6:	4a65      	ldr	r2, [pc, #404]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016d0:	e024      	b.n	800171c <HAL_RCC_OscConfig+0x378>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	d110      	bne.n	80016fc <HAL_RCC_OscConfig+0x358>
 80016da:	4b60      	ldr	r3, [pc, #384]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016e0:	4a5e      	ldr	r2, [pc, #376]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016e2:	f043 0304 	orr.w	r3, r3, #4
 80016e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016ea:	4b5c      	ldr	r3, [pc, #368]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016f0:	4a5a      	ldr	r2, [pc, #360]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016fa:	e00f      	b.n	800171c <HAL_RCC_OscConfig+0x378>
 80016fc:	4b57      	ldr	r3, [pc, #348]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80016fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001702:	4a56      	ldr	r2, [pc, #344]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001704:	f023 0301 	bic.w	r3, r3, #1
 8001708:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800170c:	4b53      	ldr	r3, [pc, #332]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800170e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001712:	4a52      	ldr	r2, [pc, #328]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001714:	f023 0304 	bic.w	r3, r3, #4
 8001718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d016      	beq.n	8001752 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001724:	f7ff fa74 	bl	8000c10 <HAL_GetTick>
 8001728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800172a:	e00a      	b.n	8001742 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800172c:	f7ff fa70 	bl	8000c10 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800173a:	4293      	cmp	r3, r2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e138      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001742:	4b46      	ldr	r3, [pc, #280]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0ed      	beq.n	800172c <HAL_RCC_OscConfig+0x388>
 8001750:	e015      	b.n	800177e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001752:	f7ff fa5d 	bl	8000c10 <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001758:	e00a      	b.n	8001770 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175a:	f7ff fa59 	bl	8000c10 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001768:	4293      	cmp	r3, r2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e121      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001770:	4b3a      	ldr	r3, [pc, #232]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1ed      	bne.n	800175a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800177e:	7ffb      	ldrb	r3, [r7, #31]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d105      	bne.n	8001790 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001784:	4b35      	ldr	r3, [pc, #212]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001788:	4a34      	ldr	r2, [pc, #208]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800178a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800178e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0320 	and.w	r3, r3, #32
 8001798:	2b00      	cmp	r3, #0
 800179a:	d03c      	beq.n	8001816 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d01c      	beq.n	80017de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017a4:	4b2d      	ldr	r3, [pc, #180]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80017a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017aa:	4a2c      	ldr	r2, [pc, #176]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b4:	f7ff fa2c 	bl	8000c10 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017bc:	f7ff fa28 	bl	8000c10 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e0f2      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017ce:	4b23      	ldr	r3, [pc, #140]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80017d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d0ef      	beq.n	80017bc <HAL_RCC_OscConfig+0x418>
 80017dc:	e01b      	b.n	8001816 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80017de:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80017e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017e4:	4a1d      	ldr	r2, [pc, #116]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 80017e6:	f023 0301 	bic.w	r3, r3, #1
 80017ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ee:	f7ff fa0f 	bl	8000c10 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017f6:	f7ff fa0b 	bl	8000c10 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e0d5      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001808:	4b14      	ldr	r3, [pc, #80]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800180a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1ef      	bne.n	80017f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 80c9 	beq.w	80019b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001820:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 030c 	and.w	r3, r3, #12
 8001828:	2b0c      	cmp	r3, #12
 800182a:	f000 8083 	beq.w	8001934 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d15e      	bne.n	80018f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001836:	4b09      	ldr	r3, [pc, #36]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a08      	ldr	r2, [pc, #32]	@ (800185c <HAL_RCC_OscConfig+0x4b8>)
 800183c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001842:	f7ff f9e5 	bl	8000c10 <HAL_GetTick>
 8001846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001848:	e00c      	b.n	8001864 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800184a:	f7ff f9e1 	bl	8000c10 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d905      	bls.n	8001864 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e0ab      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
 800185c:	40021000 	.word	0x40021000
 8001860:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001864:	4b55      	ldr	r3, [pc, #340]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1ec      	bne.n	800184a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001870:	4b52      	ldr	r3, [pc, #328]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 8001872:	68da      	ldr	r2, [r3, #12]
 8001874:	4b52      	ldr	r3, [pc, #328]	@ (80019c0 <HAL_RCC_OscConfig+0x61c>)
 8001876:	4013      	ands	r3, r2
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6a11      	ldr	r1, [r2, #32]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001880:	3a01      	subs	r2, #1
 8001882:	0112      	lsls	r2, r2, #4
 8001884:	4311      	orrs	r1, r2
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800188a:	0212      	lsls	r2, r2, #8
 800188c:	4311      	orrs	r1, r2
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001892:	0852      	lsrs	r2, r2, #1
 8001894:	3a01      	subs	r2, #1
 8001896:	0552      	lsls	r2, r2, #21
 8001898:	4311      	orrs	r1, r2
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800189e:	0852      	lsrs	r2, r2, #1
 80018a0:	3a01      	subs	r2, #1
 80018a2:	0652      	lsls	r2, r2, #25
 80018a4:	4311      	orrs	r1, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018aa:	06d2      	lsls	r2, r2, #27
 80018ac:	430a      	orrs	r2, r1
 80018ae:	4943      	ldr	r1, [pc, #268]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b4:	4b41      	ldr	r3, [pc, #260]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a40      	ldr	r2, [pc, #256]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018c0:	4b3e      	ldr	r3, [pc, #248]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	4a3d      	ldr	r2, [pc, #244]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018cc:	f7ff f9a0 	bl	8000c10 <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d4:	f7ff f99c 	bl	8000c10 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e066      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018e6:	4b35      	ldr	r3, [pc, #212]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d0f0      	beq.n	80018d4 <HAL_RCC_OscConfig+0x530>
 80018f2:	e05e      	b.n	80019b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f4:	4b31      	ldr	r3, [pc, #196]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a30      	ldr	r2, [pc, #192]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 80018fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff f986 	bl	8000c10 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001908:	f7ff f982 	bl	8000c10 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e04c      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800191a:	4b28      	ldr	r3, [pc, #160]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001926:	4b25      	ldr	r3, [pc, #148]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 8001928:	68da      	ldr	r2, [r3, #12]
 800192a:	4924      	ldr	r1, [pc, #144]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 800192c:	4b25      	ldr	r3, [pc, #148]	@ (80019c4 <HAL_RCC_OscConfig+0x620>)
 800192e:	4013      	ands	r3, r2
 8001930:	60cb      	str	r3, [r1, #12]
 8001932:	e03e      	b.n	80019b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d101      	bne.n	8001940 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e039      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001940:	4b1e      	ldr	r3, [pc, #120]	@ (80019bc <HAL_RCC_OscConfig+0x618>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	f003 0203 	and.w	r2, r3, #3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a1b      	ldr	r3, [r3, #32]
 8001950:	429a      	cmp	r2, r3
 8001952:	d12c      	bne.n	80019ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195e:	3b01      	subs	r3, #1
 8001960:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001962:	429a      	cmp	r2, r3
 8001964:	d123      	bne.n	80019ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001970:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001972:	429a      	cmp	r2, r3
 8001974:	d11b      	bne.n	80019ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001980:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001982:	429a      	cmp	r2, r3
 8001984:	d113      	bne.n	80019ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001990:	085b      	lsrs	r3, r3, #1
 8001992:	3b01      	subs	r3, #1
 8001994:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001996:	429a      	cmp	r2, r3
 8001998:	d109      	bne.n	80019ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019a4:	085b      	lsrs	r3, r3, #1
 80019a6:	3b01      	subs	r3, #1
 80019a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d001      	beq.n	80019b2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3720      	adds	r7, #32
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	019f800c 	.word	0x019f800c
 80019c4:	feeefffc 	.word	0xfeeefffc

080019c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e11e      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019e0:	4b91      	ldr	r3, [pc, #580]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d910      	bls.n	8001a10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	4b8e      	ldr	r3, [pc, #568]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f023 020f 	bic.w	r2, r3, #15
 80019f6:	498c      	ldr	r1, [pc, #560]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fe:	4b8a      	ldr	r3, [pc, #552]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d001      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e106      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d073      	beq.n	8001b04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b03      	cmp	r3, #3
 8001a22:	d129      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a24:	4b81      	ldr	r3, [pc, #516]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0f4      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001a34:	f000 f99e 	bl	8001d74 <RCC_GetSysClockFreqFromPLLSource>
 8001a38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	4a7c      	ldr	r2, [pc, #496]	@ (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d93f      	bls.n	8001ac2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a42:	4b7a      	ldr	r3, [pc, #488]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d009      	beq.n	8001a62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d033      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d12f      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001a62:	4b72      	ldr	r3, [pc, #456]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a6a:	4a70      	ldr	r2, [pc, #448]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001a72:	2380      	movs	r3, #128	@ 0x80
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	e024      	b.n	8001ac2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d107      	bne.n	8001a90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a80:	4b6a      	ldr	r3, [pc, #424]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d109      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e0c6      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a90:	4b66      	ldr	r3, [pc, #408]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e0be      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001aa0:	f000 f8ce 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4a61      	ldr	r2, [pc, #388]	@ (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d909      	bls.n	8001ac2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001aae:	4b5f      	ldr	r3, [pc, #380]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ab6:	4a5d      	ldr	r2, [pc, #372]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001abc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001abe:	2380      	movs	r3, #128	@ 0x80
 8001ac0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ac2:	4b5a      	ldr	r3, [pc, #360]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f023 0203 	bic.w	r2, r3, #3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	4957      	ldr	r1, [pc, #348]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ad4:	f7ff f89c 	bl	8000c10 <HAL_GetTick>
 8001ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ada:	e00a      	b.n	8001af2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001adc:	f7ff f898 	bl	8000c10 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e095      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af2:	4b4e      	ldr	r3, [pc, #312]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 020c 	and.w	r2, r3, #12
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d1eb      	bne.n	8001adc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d023      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b1c:	4b43      	ldr	r3, [pc, #268]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	4a42      	ldr	r2, [pc, #264]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d007      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001b34:	4b3d      	ldr	r3, [pc, #244]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001b3c:	4a3b      	ldr	r2, [pc, #236]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b44:	4b39      	ldr	r3, [pc, #228]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	4936      	ldr	r1, [pc, #216]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2b80      	cmp	r3, #128	@ 0x80
 8001b5c:	d105      	bne.n	8001b6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001b5e:	4b33      	ldr	r3, [pc, #204]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	4a32      	ldr	r2, [pc, #200]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001b64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d21d      	bcs.n	8001bb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b78:	4b2b      	ldr	r3, [pc, #172]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 020f 	bic.w	r2, r3, #15
 8001b80:	4929      	ldr	r1, [pc, #164]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b88:	f7ff f842 	bl	8000c10 <HAL_GetTick>
 8001b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8e:	e00a      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b90:	f7ff f83e 	bl	8000c10 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e03b      	b.n	8001c1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba6:	4b20      	ldr	r3, [pc, #128]	@ (8001c28 <HAL_RCC_ClockConfig+0x260>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 030f 	and.w	r3, r3, #15
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d1ed      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d008      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	4917      	ldr	r1, [pc, #92]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d009      	beq.n	8001bf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bde:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	490f      	ldr	r1, [pc, #60]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bf2:	f000 f825 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	091b      	lsrs	r3, r3, #4
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	490c      	ldr	r1, [pc, #48]	@ (8001c34 <HAL_RCC_ClockConfig+0x26c>)
 8001c04:	5ccb      	ldrb	r3, [r1, r3]
 8001c06:	f003 031f 	and.w	r3, r3, #31
 8001c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <HAL_RCC_ClockConfig+0x270>)
 8001c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c12:	4b0a      	ldr	r3, [pc, #40]	@ (8001c3c <HAL_RCC_ClockConfig+0x274>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe ffae 	bl	8000b78 <HAL_InitTick>
 8001c1c:	4603      	mov	r3, r0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40022000 	.word	0x40022000
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	04c4b400 	.word	0x04c4b400
 8001c34:	0800295c 	.word	0x0800295c
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	20000014 	.word	0x20000014

08001c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c46:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	2b04      	cmp	r3, #4
 8001c50:	d102      	bne.n	8001c58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c52:	4b2a      	ldr	r3, [pc, #168]	@ (8001cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	e047      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c58:	4b27      	ldr	r3, [pc, #156]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 030c 	and.w	r3, r3, #12
 8001c60:	2b08      	cmp	r3, #8
 8001c62:	d102      	bne.n	8001c6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c64:	4b26      	ldr	r3, [pc, #152]	@ (8001d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	e03e      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001c6a:	4b23      	ldr	r3, [pc, #140]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f003 030c 	and.w	r3, r3, #12
 8001c72:	2b0c      	cmp	r3, #12
 8001c74:	d136      	bne.n	8001ce4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c76:	4b20      	ldr	r3, [pc, #128]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c80:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	091b      	lsrs	r3, r3, #4
 8001c86:	f003 030f 	and.w	r3, r3, #15
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2b03      	cmp	r3, #3
 8001c92:	d10c      	bne.n	8001cae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c94:	4a1a      	ldr	r2, [pc, #104]	@ (8001d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9c:	4a16      	ldr	r2, [pc, #88]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c9e:	68d2      	ldr	r2, [r2, #12]
 8001ca0:	0a12      	lsrs	r2, r2, #8
 8001ca2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ca6:	fb02 f303 	mul.w	r3, r2, r3
 8001caa:	617b      	str	r3, [r7, #20]
      break;
 8001cac:	e00c      	b.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cae:	4a13      	ldr	r2, [pc, #76]	@ (8001cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb6:	4a10      	ldr	r2, [pc, #64]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cb8:	68d2      	ldr	r2, [r2, #12]
 8001cba:	0a12      	lsrs	r2, r2, #8
 8001cbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cc0:	fb02 f303 	mul.w	r3, r2, r3
 8001cc4:	617b      	str	r3, [r7, #20]
      break;
 8001cc6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	0e5b      	lsrs	r3, r3, #25
 8001cce:	f003 0303 	and.w	r3, r3, #3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	e001      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001ce8:	693b      	ldr	r3, [r7, #16]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	371c      	adds	r7, #28
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	00f42400 	.word	0x00f42400
 8001d00:	016e3600 	.word	0x016e3600

08001d04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d08:	4b03      	ldr	r3, [pc, #12]	@ (8001d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	20000000 	.word	0x20000000

08001d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d20:	f7ff fff0 	bl	8001d04 <HAL_RCC_GetHCLKFreq>
 8001d24:	4602      	mov	r2, r0
 8001d26:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	0a1b      	lsrs	r3, r3, #8
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	4904      	ldr	r1, [pc, #16]	@ (8001d44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d32:	5ccb      	ldrb	r3, [r1, r3]
 8001d34:	f003 031f 	and.w	r3, r3, #31
 8001d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40021000 	.word	0x40021000
 8001d44:	0800296c 	.word	0x0800296c

08001d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d4c:	f7ff ffda 	bl	8001d04 <HAL_RCC_GetHCLKFreq>
 8001d50:	4602      	mov	r2, r0
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	0adb      	lsrs	r3, r3, #11
 8001d58:	f003 0307 	and.w	r3, r3, #7
 8001d5c:	4904      	ldr	r1, [pc, #16]	@ (8001d70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d5e:	5ccb      	ldrb	r3, [r1, r3]
 8001d60:	f003 031f 	and.w	r3, r3, #31
 8001d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	0800296c 	.word	0x0800296c

08001d74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	f003 0303 	and.w	r3, r3, #3
 8001d82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d84:	4b1b      	ldr	r3, [pc, #108]	@ (8001df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	091b      	lsrs	r3, r3, #4
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	3301      	adds	r3, #1
 8001d90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d10c      	bne.n	8001db2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d98:	4a17      	ldr	r2, [pc, #92]	@ (8001df8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da0:	4a14      	ldr	r2, [pc, #80]	@ (8001df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001da2:	68d2      	ldr	r2, [r2, #12]
 8001da4:	0a12      	lsrs	r2, r2, #8
 8001da6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001daa:	fb02 f303 	mul.w	r3, r2, r3
 8001dae:	617b      	str	r3, [r7, #20]
    break;
 8001db0:	e00c      	b.n	8001dcc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001db2:	4a12      	ldr	r2, [pc, #72]	@ (8001dfc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dba:	4a0e      	ldr	r2, [pc, #56]	@ (8001df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dbc:	68d2      	ldr	r2, [r2, #12]
 8001dbe:	0a12      	lsrs	r2, r2, #8
 8001dc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001dc4:	fb02 f303 	mul.w	r3, r2, r3
 8001dc8:	617b      	str	r3, [r7, #20]
    break;
 8001dca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dcc:	4b09      	ldr	r3, [pc, #36]	@ (8001df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	0e5b      	lsrs	r3, r3, #25
 8001dd2:	f003 0303 	and.w	r3, r3, #3
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001de6:	687b      	ldr	r3, [r7, #4]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	371c      	adds	r7, #28
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	40021000 	.word	0x40021000
 8001df8:	016e3600 	.word	0x016e3600
 8001dfc:	00f42400 	.word	0x00f42400

08001e00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e042      	b.n	8001e98 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d106      	bne.n	8001e2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 f83b 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2224      	movs	r2, #36	@ 0x24
 8001e2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f022 0201 	bic.w	r2, r2, #1
 8001e40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 fb2e 	bl	80024ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f82f 	bl	8001eb4 <UART_SetConfig>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e01b      	b.n	8001e98 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	685a      	ldr	r2, [r3, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f042 0201 	orr.w	r2, r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 fbad 	bl	80025f0 <UART_CheckIdleState>
 8001e96:	4603      	mov	r3, r0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001eb8:	b08c      	sub	sp, #48	@ 0x30
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	4baa      	ldr	r3, [pc, #680]	@ (800218c <UART_SetConfig+0x2d8>)
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	6812      	ldr	r2, [r2, #0]
 8001eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001eec:	430b      	orrs	r3, r1
 8001eee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	68da      	ldr	r2, [r3, #12]
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a9f      	ldr	r2, [pc, #636]	@ (8002190 <UART_SetConfig+0x2dc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d004      	beq.n	8001f20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8001f2a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	6812      	ldr	r2, [r2, #0]
 8001f32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f34:	430b      	orrs	r3, r1
 8001f36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3e:	f023 010f 	bic.w	r1, r3, #15
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a90      	ldr	r2, [pc, #576]	@ (8002194 <UART_SetConfig+0x2e0>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d125      	bne.n	8001fa4 <UART_SetConfig+0xf0>
 8001f58:	4b8f      	ldr	r3, [pc, #572]	@ (8002198 <UART_SetConfig+0x2e4>)
 8001f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	d81a      	bhi.n	8001f9c <UART_SetConfig+0xe8>
 8001f66:	a201      	add	r2, pc, #4	@ (adr r2, 8001f6c <UART_SetConfig+0xb8>)
 8001f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6c:	08001f7d 	.word	0x08001f7d
 8001f70:	08001f8d 	.word	0x08001f8d
 8001f74:	08001f85 	.word	0x08001f85
 8001f78:	08001f95 	.word	0x08001f95
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001f82:	e116      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8001f84:	2302      	movs	r3, #2
 8001f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001f8a:	e112      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8001f8c:	2304      	movs	r3, #4
 8001f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001f92:	e10e      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8001f94:	2308      	movs	r3, #8
 8001f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001f9a:	e10a      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8001f9c:	2310      	movs	r3, #16
 8001f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001fa2:	e106      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a7c      	ldr	r2, [pc, #496]	@ (800219c <UART_SetConfig+0x2e8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d138      	bne.n	8002020 <UART_SetConfig+0x16c>
 8001fae:	4b7a      	ldr	r3, [pc, #488]	@ (8002198 <UART_SetConfig+0x2e4>)
 8001fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fb4:	f003 030c 	and.w	r3, r3, #12
 8001fb8:	2b0c      	cmp	r3, #12
 8001fba:	d82d      	bhi.n	8002018 <UART_SetConfig+0x164>
 8001fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc4 <UART_SetConfig+0x110>)
 8001fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc2:	bf00      	nop
 8001fc4:	08001ff9 	.word	0x08001ff9
 8001fc8:	08002019 	.word	0x08002019
 8001fcc:	08002019 	.word	0x08002019
 8001fd0:	08002019 	.word	0x08002019
 8001fd4:	08002009 	.word	0x08002009
 8001fd8:	08002019 	.word	0x08002019
 8001fdc:	08002019 	.word	0x08002019
 8001fe0:	08002019 	.word	0x08002019
 8001fe4:	08002001 	.word	0x08002001
 8001fe8:	08002019 	.word	0x08002019
 8001fec:	08002019 	.word	0x08002019
 8001ff0:	08002019 	.word	0x08002019
 8001ff4:	08002011 	.word	0x08002011
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001ffe:	e0d8      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002000:	2302      	movs	r3, #2
 8002002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002006:	e0d4      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002008:	2304      	movs	r3, #4
 800200a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800200e:	e0d0      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002010:	2308      	movs	r3, #8
 8002012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002016:	e0cc      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002018:	2310      	movs	r3, #16
 800201a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800201e:	e0c8      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a5e      	ldr	r2, [pc, #376]	@ (80021a0 <UART_SetConfig+0x2ec>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d125      	bne.n	8002076 <UART_SetConfig+0x1c2>
 800202a:	4b5b      	ldr	r3, [pc, #364]	@ (8002198 <UART_SetConfig+0x2e4>)
 800202c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002030:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002034:	2b30      	cmp	r3, #48	@ 0x30
 8002036:	d016      	beq.n	8002066 <UART_SetConfig+0x1b2>
 8002038:	2b30      	cmp	r3, #48	@ 0x30
 800203a:	d818      	bhi.n	800206e <UART_SetConfig+0x1ba>
 800203c:	2b20      	cmp	r3, #32
 800203e:	d00a      	beq.n	8002056 <UART_SetConfig+0x1a2>
 8002040:	2b20      	cmp	r3, #32
 8002042:	d814      	bhi.n	800206e <UART_SetConfig+0x1ba>
 8002044:	2b00      	cmp	r3, #0
 8002046:	d002      	beq.n	800204e <UART_SetConfig+0x19a>
 8002048:	2b10      	cmp	r3, #16
 800204a:	d008      	beq.n	800205e <UART_SetConfig+0x1aa>
 800204c:	e00f      	b.n	800206e <UART_SetConfig+0x1ba>
 800204e:	2300      	movs	r3, #0
 8002050:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002054:	e0ad      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002056:	2302      	movs	r3, #2
 8002058:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800205c:	e0a9      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800205e:	2304      	movs	r3, #4
 8002060:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002064:	e0a5      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002066:	2308      	movs	r3, #8
 8002068:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800206c:	e0a1      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800206e:	2310      	movs	r3, #16
 8002070:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002074:	e09d      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a4a      	ldr	r2, [pc, #296]	@ (80021a4 <UART_SetConfig+0x2f0>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d125      	bne.n	80020cc <UART_SetConfig+0x218>
 8002080:	4b45      	ldr	r3, [pc, #276]	@ (8002198 <UART_SetConfig+0x2e4>)
 8002082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002086:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800208a:	2bc0      	cmp	r3, #192	@ 0xc0
 800208c:	d016      	beq.n	80020bc <UART_SetConfig+0x208>
 800208e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002090:	d818      	bhi.n	80020c4 <UART_SetConfig+0x210>
 8002092:	2b80      	cmp	r3, #128	@ 0x80
 8002094:	d00a      	beq.n	80020ac <UART_SetConfig+0x1f8>
 8002096:	2b80      	cmp	r3, #128	@ 0x80
 8002098:	d814      	bhi.n	80020c4 <UART_SetConfig+0x210>
 800209a:	2b00      	cmp	r3, #0
 800209c:	d002      	beq.n	80020a4 <UART_SetConfig+0x1f0>
 800209e:	2b40      	cmp	r3, #64	@ 0x40
 80020a0:	d008      	beq.n	80020b4 <UART_SetConfig+0x200>
 80020a2:	e00f      	b.n	80020c4 <UART_SetConfig+0x210>
 80020a4:	2300      	movs	r3, #0
 80020a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020aa:	e082      	b.n	80021b2 <UART_SetConfig+0x2fe>
 80020ac:	2302      	movs	r3, #2
 80020ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020b2:	e07e      	b.n	80021b2 <UART_SetConfig+0x2fe>
 80020b4:	2304      	movs	r3, #4
 80020b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020ba:	e07a      	b.n	80021b2 <UART_SetConfig+0x2fe>
 80020bc:	2308      	movs	r3, #8
 80020be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020c2:	e076      	b.n	80021b2 <UART_SetConfig+0x2fe>
 80020c4:	2310      	movs	r3, #16
 80020c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020ca:	e072      	b.n	80021b2 <UART_SetConfig+0x2fe>
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a35      	ldr	r2, [pc, #212]	@ (80021a8 <UART_SetConfig+0x2f4>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d12a      	bne.n	800212c <UART_SetConfig+0x278>
 80020d6:	4b30      	ldr	r3, [pc, #192]	@ (8002198 <UART_SetConfig+0x2e4>)
 80020d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80020e4:	d01a      	beq.n	800211c <UART_SetConfig+0x268>
 80020e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80020ea:	d81b      	bhi.n	8002124 <UART_SetConfig+0x270>
 80020ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020f0:	d00c      	beq.n	800210c <UART_SetConfig+0x258>
 80020f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020f6:	d815      	bhi.n	8002124 <UART_SetConfig+0x270>
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <UART_SetConfig+0x250>
 80020fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002100:	d008      	beq.n	8002114 <UART_SetConfig+0x260>
 8002102:	e00f      	b.n	8002124 <UART_SetConfig+0x270>
 8002104:	2300      	movs	r3, #0
 8002106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800210a:	e052      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800210c:	2302      	movs	r3, #2
 800210e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002112:	e04e      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002114:	2304      	movs	r3, #4
 8002116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800211a:	e04a      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800211c:	2308      	movs	r3, #8
 800211e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002122:	e046      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002124:	2310      	movs	r3, #16
 8002126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800212a:	e042      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a17      	ldr	r2, [pc, #92]	@ (8002190 <UART_SetConfig+0x2dc>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d13a      	bne.n	80021ac <UART_SetConfig+0x2f8>
 8002136:	4b18      	ldr	r3, [pc, #96]	@ (8002198 <UART_SetConfig+0x2e4>)
 8002138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002140:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002144:	d01a      	beq.n	800217c <UART_SetConfig+0x2c8>
 8002146:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800214a:	d81b      	bhi.n	8002184 <UART_SetConfig+0x2d0>
 800214c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002150:	d00c      	beq.n	800216c <UART_SetConfig+0x2b8>
 8002152:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002156:	d815      	bhi.n	8002184 <UART_SetConfig+0x2d0>
 8002158:	2b00      	cmp	r3, #0
 800215a:	d003      	beq.n	8002164 <UART_SetConfig+0x2b0>
 800215c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002160:	d008      	beq.n	8002174 <UART_SetConfig+0x2c0>
 8002162:	e00f      	b.n	8002184 <UART_SetConfig+0x2d0>
 8002164:	2300      	movs	r3, #0
 8002166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800216a:	e022      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800216c:	2302      	movs	r3, #2
 800216e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002172:	e01e      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002174:	2304      	movs	r3, #4
 8002176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800217a:	e01a      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800217c:	2308      	movs	r3, #8
 800217e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002182:	e016      	b.n	80021b2 <UART_SetConfig+0x2fe>
 8002184:	2310      	movs	r3, #16
 8002186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800218a:	e012      	b.n	80021b2 <UART_SetConfig+0x2fe>
 800218c:	cfff69f3 	.word	0xcfff69f3
 8002190:	40008000 	.word	0x40008000
 8002194:	40013800 	.word	0x40013800
 8002198:	40021000 	.word	0x40021000
 800219c:	40004400 	.word	0x40004400
 80021a0:	40004800 	.word	0x40004800
 80021a4:	40004c00 	.word	0x40004c00
 80021a8:	40005000 	.word	0x40005000
 80021ac:	2310      	movs	r3, #16
 80021ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4aae      	ldr	r2, [pc, #696]	@ (8002470 <UART_SetConfig+0x5bc>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	f040 8097 	bne.w	80022ec <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80021be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80021c2:	2b08      	cmp	r3, #8
 80021c4:	d823      	bhi.n	800220e <UART_SetConfig+0x35a>
 80021c6:	a201      	add	r2, pc, #4	@ (adr r2, 80021cc <UART_SetConfig+0x318>)
 80021c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021cc:	080021f1 	.word	0x080021f1
 80021d0:	0800220f 	.word	0x0800220f
 80021d4:	080021f9 	.word	0x080021f9
 80021d8:	0800220f 	.word	0x0800220f
 80021dc:	080021ff 	.word	0x080021ff
 80021e0:	0800220f 	.word	0x0800220f
 80021e4:	0800220f 	.word	0x0800220f
 80021e8:	0800220f 	.word	0x0800220f
 80021ec:	08002207 	.word	0x08002207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021f0:	f7ff fd94 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 80021f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80021f6:	e010      	b.n	800221a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80021f8:	4b9e      	ldr	r3, [pc, #632]	@ (8002474 <UART_SetConfig+0x5c0>)
 80021fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80021fc:	e00d      	b.n	800221a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021fe:	f7ff fd1f 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8002202:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002204:	e009      	b.n	800221a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800220c:	e005      	b.n	800221a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002218:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800221a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 8130 	beq.w	8002482 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002226:	4a94      	ldr	r2, [pc, #592]	@ (8002478 <UART_SetConfig+0x5c4>)
 8002228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800222c:	461a      	mov	r2, r3
 800222e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002230:	fbb3 f3f2 	udiv	r3, r3, r2
 8002234:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4413      	add	r3, r2
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	429a      	cmp	r2, r3
 8002244:	d305      	bcc.n	8002252 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	429a      	cmp	r2, r3
 8002250:	d903      	bls.n	800225a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002258:	e113      	b.n	8002482 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800225a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225c:	2200      	movs	r2, #0
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	60fa      	str	r2, [r7, #12]
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002266:	4a84      	ldr	r2, [pc, #528]	@ (8002478 <UART_SetConfig+0x5c4>)
 8002268:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800226c:	b29b      	uxth	r3, r3
 800226e:	2200      	movs	r2, #0
 8002270:	603b      	str	r3, [r7, #0]
 8002272:	607a      	str	r2, [r7, #4]
 8002274:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002278:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800227c:	f7fd ffcc 	bl	8000218 <__aeabi_uldivmod>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	020b      	lsls	r3, r1, #8
 8002292:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002296:	0202      	lsls	r2, r0, #8
 8002298:	6979      	ldr	r1, [r7, #20]
 800229a:	6849      	ldr	r1, [r1, #4]
 800229c:	0849      	lsrs	r1, r1, #1
 800229e:	2000      	movs	r0, #0
 80022a0:	460c      	mov	r4, r1
 80022a2:	4605      	mov	r5, r0
 80022a4:	eb12 0804 	adds.w	r8, r2, r4
 80022a8:	eb43 0905 	adc.w	r9, r3, r5
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	469a      	mov	sl, r3
 80022b4:	4693      	mov	fp, r2
 80022b6:	4652      	mov	r2, sl
 80022b8:	465b      	mov	r3, fp
 80022ba:	4640      	mov	r0, r8
 80022bc:	4649      	mov	r1, r9
 80022be:	f7fd ffab 	bl	8000218 <__aeabi_uldivmod>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4613      	mov	r3, r2
 80022c8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80022d0:	d308      	bcc.n	80022e4 <UART_SetConfig+0x430>
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022d8:	d204      	bcs.n	80022e4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6a3a      	ldr	r2, [r7, #32]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	e0ce      	b.n	8002482 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80022ea:	e0ca      	b.n	8002482 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022f4:	d166      	bne.n	80023c4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80022f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80022fa:	2b08      	cmp	r3, #8
 80022fc:	d827      	bhi.n	800234e <UART_SetConfig+0x49a>
 80022fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002304 <UART_SetConfig+0x450>)
 8002300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002304:	08002329 	.word	0x08002329
 8002308:	08002331 	.word	0x08002331
 800230c:	08002339 	.word	0x08002339
 8002310:	0800234f 	.word	0x0800234f
 8002314:	0800233f 	.word	0x0800233f
 8002318:	0800234f 	.word	0x0800234f
 800231c:	0800234f 	.word	0x0800234f
 8002320:	0800234f 	.word	0x0800234f
 8002324:	08002347 	.word	0x08002347
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002328:	f7ff fcf8 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 800232c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800232e:	e014      	b.n	800235a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002330:	f7ff fd0a 	bl	8001d48 <HAL_RCC_GetPCLK2Freq>
 8002334:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002336:	e010      	b.n	800235a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002338:	4b4e      	ldr	r3, [pc, #312]	@ (8002474 <UART_SetConfig+0x5c0>)
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800233c:	e00d      	b.n	800235a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800233e:	f7ff fc7f 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8002342:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002344:	e009      	b.n	800235a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800234c:	e005      	b.n	800235a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800234e:	2300      	movs	r3, #0
 8002350:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002358:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 8090 	beq.w	8002482 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002366:	4a44      	ldr	r2, [pc, #272]	@ (8002478 <UART_SetConfig+0x5c4>)
 8002368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800236c:	461a      	mov	r2, r3
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	fbb3 f3f2 	udiv	r3, r3, r2
 8002374:	005a      	lsls	r2, r3, #1
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	085b      	lsrs	r3, r3, #1
 800237c:	441a      	add	r2, r3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	fbb2 f3f3 	udiv	r3, r2, r3
 8002386:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002388:	6a3b      	ldr	r3, [r7, #32]
 800238a:	2b0f      	cmp	r3, #15
 800238c:	d916      	bls.n	80023bc <UART_SetConfig+0x508>
 800238e:	6a3b      	ldr	r3, [r7, #32]
 8002390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002394:	d212      	bcs.n	80023bc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002396:	6a3b      	ldr	r3, [r7, #32]
 8002398:	b29b      	uxth	r3, r3
 800239a:	f023 030f 	bic.w	r3, r3, #15
 800239e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	085b      	lsrs	r3, r3, #1
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	8bfb      	ldrh	r3, [r7, #30]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	8bfa      	ldrh	r2, [r7, #30]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	e062      	b.n	8002482 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80023c2:	e05e      	b.n	8002482 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80023c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d828      	bhi.n	800241e <UART_SetConfig+0x56a>
 80023cc:	a201      	add	r2, pc, #4	@ (adr r2, 80023d4 <UART_SetConfig+0x520>)
 80023ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d2:	bf00      	nop
 80023d4:	080023f9 	.word	0x080023f9
 80023d8:	08002401 	.word	0x08002401
 80023dc:	08002409 	.word	0x08002409
 80023e0:	0800241f 	.word	0x0800241f
 80023e4:	0800240f 	.word	0x0800240f
 80023e8:	0800241f 	.word	0x0800241f
 80023ec:	0800241f 	.word	0x0800241f
 80023f0:	0800241f 	.word	0x0800241f
 80023f4:	08002417 	.word	0x08002417
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023f8:	f7ff fc90 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 80023fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80023fe:	e014      	b.n	800242a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002400:	f7ff fca2 	bl	8001d48 <HAL_RCC_GetPCLK2Freq>
 8002404:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002406:	e010      	b.n	800242a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002408:	4b1a      	ldr	r3, [pc, #104]	@ (8002474 <UART_SetConfig+0x5c0>)
 800240a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800240c:	e00d      	b.n	800242a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800240e:	f7ff fc17 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8002412:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002414:	e009      	b.n	800242a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800241c:	e005      	b.n	800242a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800241e:	2300      	movs	r3, #0
 8002420:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002428:	bf00      	nop
    }

    if (pclk != 0U)
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	2b00      	cmp	r3, #0
 800242e:	d028      	beq.n	8002482 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002434:	4a10      	ldr	r2, [pc, #64]	@ (8002478 <UART_SetConfig+0x5c4>)
 8002436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800243a:	461a      	mov	r2, r3
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	085b      	lsrs	r3, r3, #1
 8002448:	441a      	add	r2, r3
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002452:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002454:	6a3b      	ldr	r3, [r7, #32]
 8002456:	2b0f      	cmp	r3, #15
 8002458:	d910      	bls.n	800247c <UART_SetConfig+0x5c8>
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002460:	d20c      	bcs.n	800247c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002462:	6a3b      	ldr	r3, [r7, #32]
 8002464:	b29a      	uxth	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	60da      	str	r2, [r3, #12]
 800246c:	e009      	b.n	8002482 <UART_SetConfig+0x5ce>
 800246e:	bf00      	nop
 8002470:	40008000 	.word	0x40008000
 8002474:	00f42400 	.word	0x00f42400
 8002478:	08002978 	.word	0x08002978
      }
      else
      {
        ret = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	2201      	movs	r2, #1
 8002486:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	2201      	movs	r2, #1
 800248e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	2200      	movs	r2, #0
 8002496:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	2200      	movs	r2, #0
 800249c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800249e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3730      	adds	r7, #48	@ 0x30
 80024a6:	46bd      	mov	sp, r7
 80024a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080024ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00a      	beq.n	80024d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00a      	beq.n	80024f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00a      	beq.n	800251a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251e:	f003 0304 	and.w	r3, r3, #4
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00a      	beq.n	800253c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002540:	f003 0310 	and.w	r3, r3, #16
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00a      	beq.n	800255e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002562:	f003 0320 	and.w	r3, r3, #32
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00a      	beq.n	8002580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	430a      	orrs	r2, r1
 800257e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002588:	2b00      	cmp	r3, #0
 800258a:	d01a      	beq.n	80025c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025aa:	d10a      	bne.n	80025c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00a      	beq.n	80025e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	605a      	str	r2, [r3, #4]
  }
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b098      	sub	sp, #96	@ 0x60
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002600:	f7fe fb06 	bl	8000c10 <HAL_GetTick>
 8002604:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b08      	cmp	r3, #8
 8002612:	d12f      	bne.n	8002674 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002614:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800261c:	2200      	movs	r2, #0
 800261e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f88e 	bl	8002744 <UART_WaitOnFlagUntilTimeout>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d022      	beq.n	8002674 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002636:	e853 3f00 	ldrex	r3, [r3]
 800263a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800263c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800263e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002642:	653b      	str	r3, [r7, #80]	@ 0x50
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800264c:	647b      	str	r3, [r7, #68]	@ 0x44
 800264e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002650:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002652:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002654:	e841 2300 	strex	r3, r2, [r1]
 8002658:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800265a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1e6      	bne.n	800262e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2220      	movs	r2, #32
 8002664:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e063      	b.n	800273c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	2b04      	cmp	r3, #4
 8002680:	d149      	bne.n	8002716 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002682:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800268a:	2200      	movs	r2, #0
 800268c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 f857 	bl	8002744 <UART_WaitOnFlagUntilTimeout>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d03c      	beq.n	8002716 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a4:	e853 3f00 	ldrex	r3, [r3]
 80026a8:	623b      	str	r3, [r7, #32]
   return(result);
 80026aa:	6a3b      	ldr	r3, [r7, #32]
 80026ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80026b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80026bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026c2:	e841 2300 	strex	r3, r2, [r1]
 80026c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80026c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1e6      	bne.n	800269c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	3308      	adds	r3, #8
 80026d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	e853 3f00 	ldrex	r3, [r3]
 80026dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f023 0301 	bic.w	r3, r3, #1
 80026e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	3308      	adds	r3, #8
 80026ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80026ee:	61fa      	str	r2, [r7, #28]
 80026f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f2:	69b9      	ldr	r1, [r7, #24]
 80026f4:	69fa      	ldr	r2, [r7, #28]
 80026f6:	e841 2300 	strex	r3, r2, [r1]
 80026fa:	617b      	str	r3, [r7, #20]
   return(result);
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1e5      	bne.n	80026ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2220      	movs	r2, #32
 8002706:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e012      	b.n	800273c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2220      	movs	r2, #32
 800271a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2220      	movs	r2, #32
 8002722:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3758      	adds	r7, #88	@ 0x58
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	603b      	str	r3, [r7, #0]
 8002750:	4613      	mov	r3, r2
 8002752:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002754:	e04f      	b.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275c:	d04b      	beq.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800275e:	f7fe fa57 	bl	8000c10 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	429a      	cmp	r2, r3
 800276c:	d302      	bcc.n	8002774 <UART_WaitOnFlagUntilTimeout+0x30>
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e04e      	b.n	8002816 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d037      	beq.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	2b80      	cmp	r3, #128	@ 0x80
 800278a:	d034      	beq.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	2b40      	cmp	r3, #64	@ 0x40
 8002790:	d031      	beq.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b08      	cmp	r3, #8
 800279e:	d110      	bne.n	80027c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2208      	movs	r2, #8
 80027a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f000 f838 	bl	800281e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2208      	movs	r2, #8
 80027b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e029      	b.n	8002816 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80027d0:	d111      	bne.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 f81e 	bl	800281e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2220      	movs	r2, #32
 80027e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e00f      	b.n	8002816 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	69da      	ldr	r2, [r3, #28]
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4013      	ands	r3, r2
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	429a      	cmp	r2, r3
 8002804:	bf0c      	ite	eq
 8002806:	2301      	moveq	r3, #1
 8002808:	2300      	movne	r3, #0
 800280a:	b2db      	uxtb	r3, r3
 800280c:	461a      	mov	r2, r3
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	429a      	cmp	r2, r3
 8002812:	d0a0      	beq.n	8002756 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800281e:	b480      	push	{r7}
 8002820:	b095      	sub	sp, #84	@ 0x54
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800282c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800282e:	e853 3f00 	ldrex	r3, [r3]
 8002832:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002836:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800283a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	461a      	mov	r2, r3
 8002842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002844:	643b      	str	r3, [r7, #64]	@ 0x40
 8002846:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002848:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800284a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800284c:	e841 2300 	strex	r3, r2, [r1]
 8002850:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1e6      	bne.n	8002826 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3308      	adds	r3, #8
 800285e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	e853 3f00 	ldrex	r3, [r3]
 8002866:	61fb      	str	r3, [r7, #28]
   return(result);
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800286e:	f023 0301 	bic.w	r3, r3, #1
 8002872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	3308      	adds	r3, #8
 800287a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800287c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800287e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002880:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002884:	e841 2300 	strex	r3, r2, [r1]
 8002888:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1e3      	bne.n	8002858 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002894:	2b01      	cmp	r3, #1
 8002896:	d118      	bne.n	80028ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	e853 3f00 	ldrex	r3, [r3]
 80028a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	f023 0310 	bic.w	r3, r3, #16
 80028ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028b6:	61bb      	str	r3, [r7, #24]
 80028b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ba:	6979      	ldr	r1, [r7, #20]
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	e841 2300 	strex	r3, r2, [r1]
 80028c2:	613b      	str	r3, [r7, #16]
   return(result);
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1e6      	bne.n	8002898 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2220      	movs	r2, #32
 80028ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80028de:	bf00      	nop
 80028e0:	3754      	adds	r7, #84	@ 0x54
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <memset>:
 80028ea:	4402      	add	r2, r0
 80028ec:	4603      	mov	r3, r0
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d100      	bne.n	80028f4 <memset+0xa>
 80028f2:	4770      	bx	lr
 80028f4:	f803 1b01 	strb.w	r1, [r3], #1
 80028f8:	e7f9      	b.n	80028ee <memset+0x4>
	...

080028fc <__libc_init_array>:
 80028fc:	b570      	push	{r4, r5, r6, lr}
 80028fe:	4d0d      	ldr	r5, [pc, #52]	@ (8002934 <__libc_init_array+0x38>)
 8002900:	4c0d      	ldr	r4, [pc, #52]	@ (8002938 <__libc_init_array+0x3c>)
 8002902:	1b64      	subs	r4, r4, r5
 8002904:	10a4      	asrs	r4, r4, #2
 8002906:	2600      	movs	r6, #0
 8002908:	42a6      	cmp	r6, r4
 800290a:	d109      	bne.n	8002920 <__libc_init_array+0x24>
 800290c:	4d0b      	ldr	r5, [pc, #44]	@ (800293c <__libc_init_array+0x40>)
 800290e:	4c0c      	ldr	r4, [pc, #48]	@ (8002940 <__libc_init_array+0x44>)
 8002910:	f000 f818 	bl	8002944 <_init>
 8002914:	1b64      	subs	r4, r4, r5
 8002916:	10a4      	asrs	r4, r4, #2
 8002918:	2600      	movs	r6, #0
 800291a:	42a6      	cmp	r6, r4
 800291c:	d105      	bne.n	800292a <__libc_init_array+0x2e>
 800291e:	bd70      	pop	{r4, r5, r6, pc}
 8002920:	f855 3b04 	ldr.w	r3, [r5], #4
 8002924:	4798      	blx	r3
 8002926:	3601      	adds	r6, #1
 8002928:	e7ee      	b.n	8002908 <__libc_init_array+0xc>
 800292a:	f855 3b04 	ldr.w	r3, [r5], #4
 800292e:	4798      	blx	r3
 8002930:	3601      	adds	r6, #1
 8002932:	e7f2      	b.n	800291a <__libc_init_array+0x1e>
 8002934:	08002998 	.word	0x08002998
 8002938:	08002998 	.word	0x08002998
 800293c:	08002998 	.word	0x08002998
 8002940:	0800299c 	.word	0x0800299c

08002944 <_init>:
 8002944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002946:	bf00      	nop
 8002948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800294a:	bc08      	pop	{r3}
 800294c:	469e      	mov	lr, r3
 800294e:	4770      	bx	lr

08002950 <_fini>:
 8002950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002952:	bf00      	nop
 8002954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002956:	bc08      	pop	{r3}
 8002958:	469e      	mov	lr, r3
 800295a:	4770      	bx	lr
