// Seed: 2928958317
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    input supply1 id_16,
    input wire id_17,
    output wand id_18,
    input supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri id_22,
    output wor id_23,
    output tri1 id_24,
    input tri id_25,
    output wand id_26,
    input supply1 id_27
);
  always force id_18 = (1);
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input tri id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    output wire id_10,
    input wor id_11
);
  wor id_13;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8,
      id_5,
      id_11,
      id_2,
      id_0,
      id_5,
      id_11,
      id_5,
      id_5,
      id_10,
      id_2,
      id_5,
      id_5,
      id_0,
      id_2,
      id_11,
      id_7,
      id_2,
      id_11,
      id_11,
      id_0,
      id_10,
      id_9,
      id_3,
      id_7,
      id_11
  );
  assign id_13 = 1;
  longint id_14;
  wire id_15;
  assign id_8 = id_2;
endmodule
