// Seed: 1418118929
module module_0 ();
  always @(posedge id_1) if (1) $display;
  assign module_3.type_29 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    output tri id_2
);
  wire id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    output wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri id_15,
    input wire id_16,
    input wor id_17,
    output uwire id_18
);
  assign id_9 = $display(id_14, id_5 > id_14, 1);
  logic [7:0] id_20;
  supply0 id_21 = id_6;
  assign id_20[1] = id_15 == id_17 ? 1 : 1 < 1;
  module_0 modCall_1 ();
endmodule
