# Links

## RISC-V Instruction Set Manual

[The RISC-V Instruction Set Manual, Document Version 20191213](https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf)

Its restricted to the **Chapter 2: RV32I Base Integer Instruction Set**

## lex, yacc

lex (flex) + yacc (bison) rules for VHDL:

[C compiler and his Microprocessor](https://github.com/vchatela/SmallerC-MicroProcessor)

or [VHD2VL v3.0](https://github.com/ldoolitt/vhd2vl)

## 