Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
        -transition_time
        -capacitance
Design : cpu
Version: K-2015.06
Date   : Thu May 16 16:14:29 2019
****************************************

Operating Conditions: cb13io320_tsmc_max   Library: cb13io320_tsmc_max
Wire Load Model Mode: enclosed

  Startpoint: inst_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[9]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[9]/Q (denrq4)         0.03      0.10      0.31       3.31 r
  U2394/ZN (nr02d4)              0.05      0.13      0.27       3.58 f
  U2316/ZN (nd02d2)              0.01      0.11      0.07       3.65 r
  U2769/ZN (nr02d0)              0.01      0.20      0.11       3.75 f
  U2768/ZN (nr03d0)              0.01      0.25      0.13       3.89 r
  U2524/ZN (nd02d2)              0.04      0.22      0.15       4.04 f
  U1834/ZN (invbd7)              0.05      0.10      0.07       4.11 r
  U2706/ZN (nd02d2)              0.00      0.07      0.05       4.16 f
  U1584/ZN (inv0d1)              0.01      0.09      0.05       4.21 r
  U2674/ZN (nd02d2)              0.01      0.09      0.06       4.27 f
  U2476/ZN (nd02d2)              0.01      0.09      0.05       4.32 r
  U2336/ZN (invbd2)              0.01      0.06      0.04       4.36 f
  U2655/ZN (nd02d2)              0.02      0.11      0.06       4.43 r
  U1707/ZN (invbd4)              0.04      0.11      0.07       4.50 f
  U2362/ZN (invbd7)              0.02      0.05      0.03       4.53 r
  U2486/ZN (nd02d2)              0.02      0.11      0.06       4.60 f
  U2356/ZN (nd02d2)              0.01      0.09      0.06       4.66 r
  U2307/ZN (nd02d2)              0.03      0.15      0.09       4.75 f
  U2643/ZN (nd02d2)              0.01      0.11      0.07       4.82 r
  U1600/ZN (inv0d1)              0.01      0.10      0.07       4.90 f
  U2642/ZN (nd02d2)              0.01      0.09      0.05       4.95 r
  U2574/ZN (nd02d2)              0.01      0.08      0.05       5.00 f
  U2573/ZN (nd02d2)              0.01      0.09      0.05       5.04 r
  U2572/ZN (nd02d2)              0.01      0.11      0.07       5.11 f
  U1787/ZN (nd02d2)              0.01      0.09      0.06       5.17 r
  U2503/ZN (nr02d0)              0.00      0.15      0.10       5.28 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       5.34 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       5.39 f
  U2506/Z (an03d2)               0.01      0.08      0.14       5.54 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.61 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.66 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.71 r
  U1636/Z (an02d1)               0.00      0.07      0.11       5.82 r
  inst_reg[3]/D (denrq2)                   0.07      0.00       5.82 r
  data arrival time                                             5.82

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[3]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.82
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[9]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[9]/Q (denrq4)         0.03      0.10      0.31       3.31 r
  U2394/ZN (nr02d4)              0.05      0.13      0.27       3.58 f
  U2316/ZN (nd02d2)              0.01      0.11      0.07       3.65 r
  U2769/ZN (nr02d0)              0.01      0.20      0.11       3.75 f
  U2768/ZN (nr03d0)              0.01      0.25      0.13       3.89 r
  U2524/ZN (nd02d2)              0.04      0.22      0.15       4.04 f
  U1834/ZN (invbd7)              0.05      0.10      0.07       4.11 r
  U2706/ZN (nd02d2)              0.00      0.07      0.05       4.16 f
  U1584/ZN (inv0d1)              0.01      0.09      0.05       4.21 r
  U2674/ZN (nd02d2)              0.01      0.09      0.06       4.27 f
  U2476/ZN (nd02d2)              0.01      0.09      0.05       4.32 r
  U2336/ZN (invbd2)              0.01      0.06      0.04       4.36 f
  U2655/ZN (nd02d2)              0.02      0.11      0.06       4.43 r
  U1707/ZN (invbd4)              0.04      0.11      0.07       4.50 f
  U2362/ZN (invbd7)              0.02      0.05      0.03       4.53 r
  U2486/ZN (nd02d2)              0.02      0.11      0.06       4.60 f
  U2356/ZN (nd02d2)              0.01      0.09      0.06       4.66 r
  U2307/ZN (nd02d2)              0.03      0.15      0.09       4.75 f
  U2643/ZN (nd02d2)              0.01      0.11      0.07       4.82 r
  U1600/ZN (inv0d1)              0.01      0.10      0.07       4.90 f
  U2642/ZN (nd02d2)              0.01      0.09      0.05       4.95 r
  U2574/ZN (nd02d2)              0.01      0.08      0.05       5.00 f
  U2573/ZN (nd02d2)              0.01      0.09      0.05       5.04 r
  U2572/ZN (nd02d2)              0.01      0.11      0.07       5.11 f
  U1787/ZN (nd02d2)              0.01      0.09      0.06       5.17 r
  U2503/ZN (nr02d0)              0.00      0.15      0.10       5.28 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       5.34 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       5.39 f
  U2506/Z (an03d2)               0.01      0.08      0.14       5.54 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.61 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.66 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.71 r
  U1900/Z (an02d1)               0.00      0.07      0.11       5.82 r
  inst_reg[4]/D (denrq2)                   0.07      0.00       5.82 r
  data arrival time                                             5.82

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[4]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.82
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[9]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[9]/Q (denrq4)         0.03      0.10      0.31       3.31 r
  U2394/ZN (nr02d4)              0.05      0.13      0.27       3.58 f
  U2316/ZN (nd02d2)              0.01      0.11      0.07       3.65 r
  U2769/ZN (nr02d0)              0.01      0.20      0.11       3.75 f
  U2768/ZN (nr03d0)              0.01      0.25      0.13       3.89 r
  U2524/ZN (nd02d2)              0.04      0.22      0.15       4.04 f
  U1834/ZN (invbd7)              0.05      0.10      0.07       4.11 r
  U2706/ZN (nd02d2)              0.00      0.07      0.05       4.16 f
  U1584/ZN (inv0d1)              0.01      0.09      0.05       4.21 r
  U2674/ZN (nd02d2)              0.01      0.09      0.06       4.27 f
  U2476/ZN (nd02d2)              0.01      0.09      0.05       4.32 r
  U2336/ZN (invbd2)              0.01      0.06      0.04       4.36 f
  U2655/ZN (nd02d2)              0.02      0.11      0.06       4.43 r
  U1707/ZN (invbd4)              0.04      0.11      0.07       4.50 f
  U2362/ZN (invbd7)              0.02      0.05      0.03       4.53 r
  U2486/ZN (nd02d2)              0.02      0.11      0.06       4.60 f
  U2356/ZN (nd02d2)              0.01      0.09      0.06       4.66 r
  U2307/ZN (nd02d2)              0.03      0.15      0.09       4.75 f
  U2643/ZN (nd02d2)              0.01      0.11      0.07       4.82 r
  U1600/ZN (inv0d1)              0.01      0.10      0.07       4.90 f
  U2642/ZN (nd02d2)              0.01      0.09      0.05       4.95 r
  U2574/ZN (nd02d2)              0.01      0.08      0.05       5.00 f
  U2573/ZN (nd02d2)              0.01      0.09      0.05       5.04 r
  U2572/ZN (nd02d2)              0.01      0.11      0.07       5.11 f
  U1787/ZN (nd02d2)              0.01      0.09      0.06       5.17 r
  U2503/ZN (nr02d0)              0.00      0.15      0.10       5.28 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       5.34 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       5.39 f
  U2506/Z (an03d2)               0.01      0.08      0.14       5.54 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.61 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.66 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.71 r
  U1899/Z (an02d1)               0.00      0.07      0.11       5.82 r
  inst_reg[0]/D (denrq2)                   0.07      0.00       5.82 r
  data arrival time                                             5.82

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[0]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.82
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[9]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[9]/Q (denrq4)         0.03      0.10      0.31       3.31 r
  U2394/ZN (nr02d4)              0.05      0.13      0.27       3.58 f
  U2316/ZN (nd02d2)              0.01      0.11      0.07       3.65 r
  U2769/ZN (nr02d0)              0.01      0.20      0.11       3.75 f
  U2768/ZN (nr03d0)              0.01      0.25      0.13       3.89 r
  U2524/ZN (nd02d2)              0.04      0.22      0.15       4.04 f
  U1834/ZN (invbd7)              0.05      0.10      0.07       4.11 r
  U2706/ZN (nd02d2)              0.00      0.07      0.05       4.16 f
  U1584/ZN (inv0d1)              0.01      0.09      0.05       4.21 r
  U2674/ZN (nd02d2)              0.01      0.09      0.06       4.27 f
  U2476/ZN (nd02d2)              0.01      0.09      0.05       4.32 r
  U2336/ZN (invbd2)              0.01      0.06      0.04       4.36 f
  U2655/ZN (nd02d2)              0.02      0.11      0.06       4.43 r
  U1707/ZN (invbd4)              0.04      0.11      0.07       4.50 f
  U2362/ZN (invbd7)              0.02      0.05      0.03       4.53 r
  U2486/ZN (nd02d2)              0.02      0.11      0.06       4.60 f
  U2356/ZN (nd02d2)              0.01      0.09      0.06       4.66 r
  U2307/ZN (nd02d2)              0.03      0.15      0.09       4.75 f
  U2643/ZN (nd02d2)              0.01      0.11      0.07       4.82 r
  U1600/ZN (inv0d1)              0.01      0.10      0.07       4.90 f
  U2642/ZN (nd02d2)              0.01      0.09      0.05       4.95 r
  U2574/ZN (nd02d2)              0.01      0.08      0.05       5.00 f
  U2573/ZN (nd02d2)              0.01      0.09      0.05       5.04 r
  U2572/ZN (nd02d2)              0.01      0.11      0.07       5.11 f
  U1787/ZN (nd02d2)              0.01      0.09      0.06       5.17 r
  U2503/ZN (nr02d0)              0.00      0.15      0.10       5.28 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       5.34 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       5.39 f
  U2506/Z (an03d2)               0.01      0.08      0.14       5.54 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.61 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.66 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.71 r
  U1897/Z (an02d1)               0.00      0.07      0.11       5.82 r
  inst_reg[7]/D (denrq2)                   0.07      0.00       5.82 r
  data arrival time                                             5.82

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[7]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.82
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[56][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[11]/CP (denrq4)                 0.10      0.00       3.00 r
  inst_reg[11]/Q (denrq4)        0.03      0.11      0.37       3.37 f
  U2835/ZN (invbd7)              0.05      0.08      0.05       3.41 r
  U2406/ZN (nd02d2)              0.04      0.22      0.12       3.54 f
  U2272/ZN (invbd7)              0.05      0.10      0.07       3.61 r
  U2316/ZN (nd02d2)              0.01      0.10      0.07       3.68 f
  U2769/ZN (nr02d0)              0.01      0.18      0.09       3.77 r
  U2792/ZN (nr02d0)              0.01      0.24      0.14       3.91 f
  U2474/ZN (nd02d2)              0.02      0.14      0.10       4.01 r
  U1587/ZN (invbd4)              0.05      0.12      0.08       4.09 f
  U1677/ZN (invbd7)              0.04      0.07      0.04       4.14 r
  U1790/ZN (nd02d2)              0.02      0.11      0.07       4.20 f
  U1579/ZN (invbd4)              0.05      0.12      0.07       4.28 r
  U1847/ZN (invbd7)              0.03      0.06      0.05       4.32 f
  U1846/ZN (invbd4)              0.02      0.06      0.03       4.36 r
  U1861/ZN (nd02d2)              0.01      0.08      0.05       4.41 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       4.49 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       4.58 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.65 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.73 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.79 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.87 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.94 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       5.03 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       5.11 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       5.20 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       5.27 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       5.36 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       5.45 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.60 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.74 r
  U3958/Z (mx02d0)               0.00      0.12      0.19       5.92 r
  regs/dram/mem_reg[56][7]/D (dfnrq1)      0.12      0.00       5.92 r
  data arrival time                                             5.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[56][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[37][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[11]/CP (denrq4)                 0.10      0.00       3.00 r
  inst_reg[11]/Q (denrq4)        0.03      0.11      0.37       3.37 f
  U2835/ZN (invbd7)              0.05      0.08      0.05       3.41 r
  U2406/ZN (nd02d2)              0.04      0.22      0.12       3.54 f
  U2272/ZN (invbd7)              0.05      0.10      0.07       3.61 r
  U2316/ZN (nd02d2)              0.01      0.10      0.07       3.68 f
  U2769/ZN (nr02d0)              0.01      0.18      0.09       3.77 r
  U2792/ZN (nr02d0)              0.01      0.24      0.14       3.91 f
  U2474/ZN (nd02d2)              0.02      0.14      0.10       4.01 r
  U1587/ZN (invbd4)              0.05      0.12      0.08       4.09 f
  U1677/ZN (invbd7)              0.04      0.07      0.04       4.14 r
  U1790/ZN (nd02d2)              0.02      0.11      0.07       4.20 f
  U1579/ZN (invbd4)              0.05      0.12      0.07       4.28 r
  U1847/ZN (invbd7)              0.03      0.06      0.05       4.32 f
  U1846/ZN (invbd4)              0.02      0.06      0.03       4.36 r
  U1861/ZN (nd02d2)              0.01      0.08      0.05       4.41 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       4.49 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       4.58 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.65 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.73 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.79 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.87 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.94 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       5.03 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       5.11 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       5.20 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       5.27 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       5.36 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       5.45 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.60 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.74 r
  U3922/Z (mx02d0)               0.00      0.12      0.19       5.92 r
  regs/dram/mem_reg[37][7]/D (dfnrq1)      0.12      0.00       5.92 r
  data arrival time                                             5.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[37][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[11]/CP (denrq4)                 0.10      0.00       3.00 r
  inst_reg[11]/Q (denrq4)        0.03      0.11      0.37       3.37 f
  U2835/ZN (invbd7)              0.05      0.08      0.05       3.41 r
  U2406/ZN (nd02d2)              0.04      0.22      0.12       3.54 f
  U2272/ZN (invbd7)              0.05      0.10      0.07       3.61 r
  U2316/ZN (nd02d2)              0.01      0.10      0.07       3.68 f
  U2769/ZN (nr02d0)              0.01      0.18      0.09       3.77 r
  U2792/ZN (nr02d0)              0.01      0.24      0.14       3.91 f
  U2474/ZN (nd02d2)              0.02      0.14      0.10       4.01 r
  U1587/ZN (invbd4)              0.05      0.12      0.08       4.09 f
  U1677/ZN (invbd7)              0.04      0.07      0.04       4.14 r
  U1790/ZN (nd02d2)              0.02      0.11      0.07       4.20 f
  U1579/ZN (invbd4)              0.05      0.12      0.07       4.28 r
  U1847/ZN (invbd7)              0.03      0.06      0.05       4.32 f
  U1846/ZN (invbd4)              0.02      0.06      0.03       4.36 r
  U1861/ZN (nd02d2)              0.01      0.08      0.05       4.41 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       4.49 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       4.58 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.65 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.73 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.79 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.87 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.94 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       5.03 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       5.11 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       5.20 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       5.27 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       5.36 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       5.45 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.60 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.74 r
  U3898/Z (mx02d0)               0.00      0.12      0.19       5.92 r
  regs/dram/mem_reg[6][7]/D (dfnrq1)       0.12      0.00       5.92 r
  data arrival time                                             5.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[6][7]/CP (dfnrq1)                0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[61][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[11]/CP (denrq4)                 0.10      0.00       3.00 r
  inst_reg[11]/Q (denrq4)        0.03      0.11      0.37       3.37 f
  U2835/ZN (invbd7)              0.05      0.08      0.05       3.41 r
  U2406/ZN (nd02d2)              0.04      0.22      0.12       3.54 f
  U2272/ZN (invbd7)              0.05      0.10      0.07       3.61 r
  U2316/ZN (nd02d2)              0.01      0.10      0.07       3.68 f
  U2769/ZN (nr02d0)              0.01      0.18      0.09       3.77 r
  U2792/ZN (nr02d0)              0.01      0.24      0.14       3.91 f
  U2474/ZN (nd02d2)              0.02      0.14      0.10       4.01 r
  U1587/ZN (invbd4)              0.05      0.12      0.08       4.09 f
  U1677/ZN (invbd7)              0.04      0.07      0.04       4.14 r
  U1790/ZN (nd02d2)              0.02      0.11      0.07       4.20 f
  U1579/ZN (invbd4)              0.05      0.12      0.07       4.28 r
  U1847/ZN (invbd7)              0.03      0.06      0.05       4.32 f
  U1846/ZN (invbd4)              0.02      0.06      0.03       4.36 r
  U1861/ZN (nd02d2)              0.01      0.08      0.05       4.41 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       4.49 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       4.58 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.65 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.73 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.79 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.87 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.94 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       5.03 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       5.11 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       5.20 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       5.27 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       5.36 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       5.45 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.60 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.74 r
  U3903/Z (mx02d0)               0.00      0.11      0.19       5.92 r
  regs/dram/mem_reg[61][7]/D (dfnrq1)      0.11      0.00       5.92 r
  data arrival time                                             5.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[61][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[59][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[11]/CP (denrq4)                 0.10      0.00       3.00 r
  inst_reg[11]/Q (denrq4)        0.03      0.11      0.37       3.37 f
  U2835/ZN (invbd7)              0.05      0.08      0.05       3.41 r
  U2406/ZN (nd02d2)              0.04      0.22      0.12       3.54 f
  U2272/ZN (invbd7)              0.05      0.10      0.07       3.61 r
  U2316/ZN (nd02d2)              0.01      0.10      0.07       3.68 f
  U2769/ZN (nr02d0)              0.01      0.18      0.09       3.77 r
  U2792/ZN (nr02d0)              0.01      0.24      0.14       3.91 f
  U2474/ZN (nd02d2)              0.02      0.14      0.10       4.01 r
  U1587/ZN (invbd4)              0.05      0.12      0.08       4.09 f
  U1677/ZN (invbd7)              0.04      0.07      0.04       4.14 r
  U1790/ZN (nd02d2)              0.02      0.11      0.07       4.20 f
  U1579/ZN (invbd4)              0.05      0.12      0.07       4.28 r
  U1847/ZN (invbd7)              0.03      0.06      0.05       4.32 f
  U1846/ZN (invbd4)              0.02      0.06      0.03       4.36 r
  U1861/ZN (nd02d2)              0.01      0.08      0.05       4.41 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       4.49 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       4.58 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.65 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.73 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.79 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.87 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.94 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       5.03 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       5.11 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       5.20 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       5.27 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       5.36 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       5.45 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.60 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.74 r
  U3919/Z (mx02d0)               0.00      0.11      0.19       5.92 r
  regs/dram/mem_reg[59][7]/D (dfnrq1)      0.11      0.00       5.92 r
  data arrival time                                             5.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[59][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: inst_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[53][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[11]/CP (denrq4)                 0.10      0.00       3.00 r
  inst_reg[11]/Q (denrq4)        0.03      0.11      0.37       3.37 f
  U2835/ZN (invbd7)              0.05      0.08      0.05       3.41 r
  U2406/ZN (nd02d2)              0.04      0.22      0.12       3.54 f
  U2272/ZN (invbd7)              0.05      0.10      0.07       3.61 r
  U2316/ZN (nd02d2)              0.01      0.10      0.07       3.68 f
  U2769/ZN (nr02d0)              0.01      0.18      0.09       3.77 r
  U2792/ZN (nr02d0)              0.01      0.24      0.14       3.91 f
  U2474/ZN (nd02d2)              0.02      0.14      0.10       4.01 r
  U1587/ZN (invbd4)              0.05      0.12      0.08       4.09 f
  U1677/ZN (invbd7)              0.04      0.07      0.04       4.14 r
  U1790/ZN (nd02d2)              0.02      0.11      0.07       4.20 f
  U1579/ZN (invbd4)              0.05      0.12      0.07       4.28 r
  U1847/ZN (invbd7)              0.03      0.06      0.05       4.32 f
  U1846/ZN (invbd4)              0.02      0.06      0.03       4.36 r
  U1861/ZN (nd02d2)              0.01      0.08      0.05       4.41 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       4.49 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       4.58 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.65 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.73 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.79 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.87 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.94 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       5.03 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       5.11 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       5.20 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       5.27 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       5.36 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       5.45 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.60 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.74 r
  U3888/Z (mx02d0)               0.00      0.11      0.19       5.92 r
  regs/dram/mem_reg[53][7]/D (dfnrq1)      0.11      0.00       5.92 r
  data arrival time                                             5.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[53][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: expdout[5] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1913/ZN (nd02d2)              0.01      0.12      0.08       3.82 f
  U2517/ZN (nd02d2)              0.02      0.13      0.08       3.90 r
  U2516/ZN (nd02d2)              0.02      0.14      0.09       4.00 f
  U2375/ZN (inv0d1)              0.01      0.10      0.07       4.06 r
  U2744/ZN (nr02d0)              0.01      0.20      0.11       4.17 f
  U2743/ZN (nd02d2)              0.01      0.12      0.09       4.26 r
  U2263/ZN (nd02d1)              0.00      0.09      0.07       4.33 f
  U2692/ZN (nr02d0)              0.01      0.16      0.09       4.42 r
  U2664/ZN (nd02d2)              0.02      0.15      0.10       4.52 f
  U1542/ZN (nd02d1)              0.00      0.11      0.06       4.58 r
  U1538/ZN (inv0d1)              0.01      0.10      0.07       4.65 f
  U2622/ZN (nd02d2)              0.01      0.10      0.05       4.70 r
  U2637/ZN (nd02d2)              0.02      0.14      0.09       4.79 f
  U2404/ZN (invbd7)              0.05      0.09      0.06       4.85 r
  U1522/ZN (inv0d1)              0.05      0.39      0.20       5.05 f
  expdout[5] (out)                         0.39      0.00       5.05 f
  data arrival time                                             5.05

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -5.05
  ---------------------------------------------------------------------
  slack (MET)                                                   0.62


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: expdout[4] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1913/ZN (nd02d2)              0.01      0.12      0.08       3.82 f
  U2517/ZN (nd02d2)              0.02      0.13      0.08       3.90 r
  U2516/ZN (nd02d2)              0.02      0.14      0.09       4.00 f
  U2579/ZN (nd02d2)              0.02      0.13      0.08       4.07 r
  U2515/ZN (nr03d0)              0.00      0.18      0.11       4.19 f
  U2586/ZN (nd03d0)              0.00      0.17      0.10       4.29 r
  U1973/Z (an02d1)               0.01      0.08      0.12       4.41 r
  U1603/ZN (nd02d1)              0.01      0.13      0.07       4.48 f
  U2668/ZN (nd02d2)              0.02      0.14      0.07       4.56 r
  U1655/ZN (nd02d2)              0.02      0.12      0.08       4.64 f
  U2407/ZN (invbd4)              0.05      0.11      0.07       4.71 r
  U1523/ZN (invbd2)              0.12      0.47      0.24       4.95 f
  expdout[4] (out)                         0.47      0.03       4.97 f
  data arrival time                                             4.97

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.97
  ---------------------------------------------------------------------
  slack (MET)                                                   0.70


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: expdout[6] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U2126/ZN (inv0d1)              0.01      0.13      0.08       4.36 r
  U1642/ZN (nd02d2)              0.01      0.10      0.08       4.44 f
  U2682/ZN (invbd2)              0.01      0.06      0.04       4.47 r
  U2681/ZN (nd02d2)              0.01      0.08      0.05       4.52 f
  U2680/ZN (nd02d2)              0.01      0.11      0.06       4.58 r
  U2707/ZN (nd02d1)              0.01      0.15      0.09       4.67 f
  U2878/ZN (nd02d2)              0.02      0.13      0.08       4.76 r
  U1651/ZN (invbd4)              0.05      0.12      0.08       4.84 f
  U3107/ZN (invbd4)              0.10      0.20      0.11       4.95 r
  expdout[6] (out)                         0.20      0.02       4.97 r
  data arrival time                                             4.97

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.97
  ---------------------------------------------------------------------
  slack (MET)                                                   0.70


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: expdout[2] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[3] (in)                 0.01      0.00      0.00       3.33 r
  U1585/ZN (nd02d1)              0.01      0.14      0.07       3.40 f
  U2390/ZN (nd02d2)              0.01      0.09      0.07       3.46 r
  U2740/ZN (invbd2)              0.01      0.06      0.04       3.51 f
  U2631/ZN (nd02d2)              0.01      0.10      0.05       3.55 r
  U1574/ZN (nd02d1)              0.01      0.13      0.08       3.63 f
  U2576/ZN (nd02d2)              0.03      0.16      0.09       3.72 r
  U1569/Z (bufbd2)               0.02      0.10      0.15       3.87 r
  U1909/ZN (nd02d2)              0.01      0.09      0.06       3.92 f
  U2277/ZN (nd02d2)              0.00      0.08      0.04       3.96 r
  U1597/ZN (inv0d1)              0.01      0.08      0.05       4.01 f
  U2305/ZN (nd02d1)              0.00      0.08      0.05       4.07 r
  U2276/Z (an12d1)               0.01      0.11      0.17       4.24 f
  U2526/ZN (nd02d2)              0.01      0.09      0.06       4.30 r
  U2525/ZN (nd02d2)              0.01      0.09      0.05       4.35 f
  U2491/ZN (nd02d2)              0.01      0.11      0.06       4.41 r
  U2932/Z (bufbd2)               0.02      0.09      0.13       4.54 r
  U1536/ZN (invbd4)              0.06      0.14      0.08       4.62 f
  U3053/ZN (invbd7)              0.28      0.28      0.15       4.77 r
  expdout[2] (out)                         0.28      0.14       4.92 r
  data arrival time                                             4.92

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.92
  ---------------------------------------------------------------------
  slack (MET)                                                   0.75


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: expdout[3] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 f
  expdin[4] (in)                 0.00      0.00      0.00       3.33 f
  U1583/ZN (inv0d0)              0.00      0.09      0.04       3.37 r
  U2295/Z (an12d1)               0.00      0.07      0.16       3.53 f
  U2747/ZN (nr02d0)              0.01      0.17      0.09       3.62 r
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.72 f
  U1913/ZN (nd02d2)              0.01      0.13      0.07       3.79 r
  U2259/ZN (nd02d1)              0.02      0.19      0.12       3.91 f
  U2368/ZN (nd02d0)              0.00      0.15      0.09       4.00 r
  U2920/ZN (nd03d0)              0.00      0.18      0.12       4.12 f
  U2575/ZN (nr03d0)              0.01      0.27      0.17       4.29 r
  U2505/ZN (nd02d2)              0.01      0.10      0.08       4.37 f
  U1644/ZN (nd02d2)              0.02      0.14      0.07       4.43 r
  U1928/Z (an02d2)               0.04      0.18      0.19       4.62 r
  U2170/ZN (invbd2)              0.10      0.39      0.22       4.85 f
  expdout[3] (out)                         0.39      0.02       4.86 f
  data arrival time                                             4.86

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.86
  ---------------------------------------------------------------------
  slack (MET)                                                   0.81


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: expdout[7] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  expdout[7] (out)                         0.13      0.00       4.85 r
  data arrival time                                             4.85

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.85
  ---------------------------------------------------------------------
  slack (MET)                                                   0.82


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: expdout[0] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1913/ZN (nd02d2)              0.01      0.12      0.08       3.82 f
  U2517/ZN (nd02d2)              0.02      0.13      0.08       3.90 r
  U2089/ZN (nd02d0)              0.00      0.14      0.09       4.00 f
  U2431/Z (an02d1)               0.01      0.10      0.13       4.13 f
  U2605/ZN (nd02d2)              0.01      0.09      0.05       4.18 r
  U2604/ZN (invbd2)              0.01      0.08      0.05       4.23 f
  U2599/ZN (nd02d2)              0.01      0.11      0.07       4.29 r
  U1658/ZN (inv0d1)              0.02      0.18      0.11       4.40 f
  U1521/ZN (invbd4)              0.29      0.51      0.26       4.66 r
  expdout[0] (out)                         0.51      0.15       4.81 r
  data arrival time                                             4.81

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.81
  ---------------------------------------------------------------------
  slack (MET)                                                   0.86


  Startpoint: expdin[1] (input port clocked by clk)
  Endpoint: expdout[1] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 f
  expdin[1] (in)                 0.01      0.00      0.00       3.33 f
  U1679/ZN (nd02d2)              0.01      0.09      0.04       3.37 r
  U2679/ZN (nd02d2)              0.01      0.08      0.06       3.43 f
  U1881/ZN (invbd2)              0.01      0.06      0.04       3.46 r
  U2678/ZN (nd02d2)              0.02      0.12      0.07       3.53 f
  U2784/ZN (nd02d2)              0.02      0.12      0.08       3.61 r
  U2798/ZN (nr02d0)              0.00      0.14      0.08       3.69 f
  U2925/ZN (nr03d0)              0.00      0.18      0.09       3.78 r
  U2926/ZN (nd03d0)              0.01      0.19      0.12       3.90 f
  U1866/ZN (nd02d1)              0.00      0.09      0.06       3.95 r
  U1545/ZN (nd12d0)              0.00      0.13      0.08       4.03 f
  U2553/ZN (nd03d0)              0.00      0.17      0.09       4.12 r
  U2552/ZN (nr02d0)              0.01      0.19      0.14       4.26 f
  U2550/ZN (nd02d2)              0.02      0.13      0.09       4.35 r
  U1535/Z (bufbd4)               0.06      0.15      0.18       4.53 r
  expdout[1] (out)                         0.15      0.00       4.54 r
  data arrival time                                             4.54

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -0.33       5.67
  data required time                                            5.67
  ---------------------------------------------------------------------
  data required time                                            5.67
  data arrival time                                            -4.54
  ---------------------------------------------------------------------
  slack (MET)                                                   1.13


  Startpoint: reset (input port clocked by clk)
  Endpoint: status_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.66       3.66 f
  reset (in)                     0.05      0.00      0.00       3.66 f
  U1550/ZN (invbd4)              0.19      0.35      0.15       3.81 r
  U1780/ZN (nd02d4)              0.09      0.22      0.38       4.20 f
  U1778/ZN (invbd4)              0.12      0.24      0.16       4.35 r
  U1609/ZN (nd02d0)              0.01      0.24      0.18       4.54 f
  U1739/ZN (inv0d1)              0.04      0.28      0.17       4.71 r
  U1934/Z (an02d0)               0.00      0.09      0.14       4.85 r
  U1933/ZN (nd02d0)              0.00      0.15      0.09       4.94 f
  U2634/ZN (nr04d0)              0.00      0.25      0.17       5.12 r
  U2633/ZN (nd03d0)              0.00      0.16      0.12       5.24 f
  U2632/ZN (nd03d0)              0.00      0.16      0.11       5.35 r
  status_reg[2]/D (denrq2)                 0.16      0.00       5.35 r
  data arrival time                                             5.35

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  status_reg[2]/CP (denrq2)                          0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.35
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: regs/dram/mem_reg[56][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.00 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.14 r
  U3958/Z (mx02d0)               0.00      0.12      0.19       5.33 r
  regs/dram/mem_reg[56][7]/D (dfnrq1)      0.12      0.00       5.33 r
  data arrival time                                             5.33

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[56][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.59


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: regs/dram/mem_reg[37][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.00 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.14 r
  U3922/Z (mx02d0)               0.00      0.12      0.19       5.33 r
  regs/dram/mem_reg[37][7]/D (dfnrq1)      0.12      0.00       5.33 r
  data arrival time                                             5.33

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[37][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.59


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: regs/dram/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.00 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.14 r
  U3898/Z (mx02d0)               0.00      0.12      0.19       5.33 r
  regs/dram/mem_reg[6][7]/D (dfnrq1)       0.12      0.00       5.33 r
  data arrival time                                             5.33

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[6][7]/CP (dfnrq1)                0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.59


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: regs/dram/mem_reg[61][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.00 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.14 r
  U3903/Z (mx02d0)               0.00      0.11      0.19       5.33 r
  regs/dram/mem_reg[61][7]/D (dfnrq1)      0.11      0.00       5.33 r
  data arrival time                                             5.33

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[61][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.59


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: regs/dram/mem_reg[59][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.00 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.14 r
  U3919/Z (mx02d0)               0.00      0.11      0.19       5.33 r
  regs/dram/mem_reg[59][7]/D (dfnrq1)      0.11      0.00       5.33 r
  data arrival time                                             5.33

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[59][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.59


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: regs/dram/mem_reg[53][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1861/ZN (nd02d2)              0.01      0.08      0.07       3.81 f
  U2518/ZN (nd02d2)              0.03      0.15      0.08       3.89 r
  U1568/ZN (inv0d1)              0.01      0.12      0.09       3.98 f
  U2597/ZN (nd02d1)              0.01      0.11      0.07       4.06 r
  U1561/ZN (inv0d1)              0.01      0.12      0.08       4.14 f
  U1663/ZN (nd02d1)              0.01      0.10      0.06       4.19 r
  U1554/ZN (nd02d1)              0.01      0.14      0.09       4.28 f
  U1547/ZN (nd02d1)              0.01      0.11      0.07       4.35 r
  U2105/ZN (nd02d0)              0.00      0.14      0.09       4.43 f
  U2709/ZN (nr02d0)              0.01      0.13      0.08       4.51 r
  U1694/ZN (nd02d1)              0.01      0.13      0.09       4.60 f
  U1923/ZN (nd02d2)              0.01      0.11      0.08       4.68 r
  U1930/ZN (nd02d1)              0.01      0.14      0.09       4.77 f
  U2171/ZN (nd02d1)              0.01      0.13      0.08       4.85 r
  U1531/ZN (invbd2)              0.07      0.26      0.15       5.00 f
  U3894/ZN (invbd2)              0.05      0.21      0.14       5.14 r
  U3888/Z (mx02d0)               0.00      0.11      0.19       5.33 r
  regs/dram/mem_reg[53][7]/D (dfnrq1)      0.11      0.00       5.33 r
  data arrival time                                             5.33

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  regs/dram/mem_reg[53][7]/CP (dfnrq1)               0.00       6.00 r
  library setup time                                -0.08       5.92
  data required time                                            5.92
  ---------------------------------------------------------------------
  data required time                                            5.92
  data arrival time                                            -5.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.59


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: inst_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1913/ZN (nd02d2)              0.01      0.12      0.08       3.82 f
  U2517/ZN (nd02d2)              0.02      0.13      0.08       3.90 r
  U2516/ZN (nd02d2)              0.02      0.14      0.09       4.00 f
  U2374/ZN (invbd2)              0.01      0.07      0.04       4.04 r
  U2612/ZN (nd02d2)              0.01      0.11      0.06       4.10 f
  U2309/ZN (nd02d2)              0.02      0.12      0.07       4.17 r
  U2791/ZN (nd02d2)              0.01      0.11      0.07       4.24 f
  U2654/ZN (nd02d2)              0.01      0.10      0.05       4.29 r
  U2662/ZN (invbd2)              0.00      0.05      0.04       4.33 f
  U2560/ZN (nr02d0)              0.00      0.12      0.05       4.38 r
  U2558/ZN (nr02d0)              0.01      0.20      0.11       4.50 f
  U2557/ZN (nd02d2)              0.02      0.13      0.10       4.59 r
  U2503/ZN (nr02d0)              0.00      0.15      0.09       4.68 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       4.74 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       4.80 f
  U2506/Z (an03d2)               0.01      0.08      0.14       4.94 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.01 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.06 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.11 r
  U1636/Z (an02d1)               0.00      0.07      0.11       5.22 r
  inst_reg[3]/D (denrq2)                   0.07      0.00       5.22 r
  data arrival time                                             5.22

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[3]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.60


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: inst_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1913/ZN (nd02d2)              0.01      0.12      0.08       3.82 f
  U2517/ZN (nd02d2)              0.02      0.13      0.08       3.90 r
  U2516/ZN (nd02d2)              0.02      0.14      0.09       4.00 f
  U2374/ZN (invbd2)              0.01      0.07      0.04       4.04 r
  U2612/ZN (nd02d2)              0.01      0.11      0.06       4.10 f
  U2309/ZN (nd02d2)              0.02      0.12      0.07       4.17 r
  U2791/ZN (nd02d2)              0.01      0.11      0.07       4.24 f
  U2654/ZN (nd02d2)              0.01      0.10      0.05       4.29 r
  U2662/ZN (invbd2)              0.00      0.05      0.04       4.33 f
  U2560/ZN (nr02d0)              0.00      0.12      0.05       4.38 r
  U2558/ZN (nr02d0)              0.01      0.20      0.11       4.50 f
  U2557/ZN (nd02d2)              0.02      0.13      0.10       4.59 r
  U2503/ZN (nr02d0)              0.00      0.15      0.09       4.68 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       4.74 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       4.80 f
  U2506/Z (an03d2)               0.01      0.08      0.14       4.94 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.01 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.06 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.11 r
  U1900/Z (an02d1)               0.00      0.07      0.11       5.22 r
  inst_reg[4]/D (denrq2)                   0.07      0.00       5.22 r
  data arrival time                                             5.22

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[4]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.60


  Startpoint: expdin[4] (input port clocked by clk)
  Endpoint: inst_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  input external delay                               0.33       3.33 r
  expdin[4] (in)                 0.00      0.00      0.00       3.33 r
  U1583/ZN (inv0d0)              0.00      0.09      0.05       3.38 f
  U2295/Z (an12d1)               0.00      0.07      0.15       3.53 r
  U2747/ZN (nr02d0)              0.01      0.19      0.12       3.65 f
  U1929/ZN (nd02d2)              0.02      0.15      0.10       3.75 r
  U1913/ZN (nd02d2)              0.01      0.12      0.08       3.82 f
  U2517/ZN (nd02d2)              0.02      0.13      0.08       3.90 r
  U2516/ZN (nd02d2)              0.02      0.14      0.09       4.00 f
  U2374/ZN (invbd2)              0.01      0.07      0.04       4.04 r
  U2612/ZN (nd02d2)              0.01      0.11      0.06       4.10 f
  U2309/ZN (nd02d2)              0.02      0.12      0.07       4.17 r
  U2791/ZN (nd02d2)              0.01      0.11      0.07       4.24 f
  U2654/ZN (nd02d2)              0.01      0.10      0.05       4.29 r
  U2662/ZN (invbd2)              0.00      0.05      0.04       4.33 f
  U2560/ZN (nr02d0)              0.00      0.12      0.05       4.38 r
  U2558/ZN (nr02d0)              0.01      0.20      0.11       4.50 f
  U2557/ZN (nd02d2)              0.02      0.13      0.10       4.59 r
  U2503/ZN (nr02d0)              0.00      0.15      0.09       4.68 f
  U2469/ZN (nd12d1)              0.01      0.09      0.06       4.74 r
  U2468/ZN (nd02d1)              0.00      0.09      0.06       4.80 f
  U2506/Z (an03d2)               0.01      0.08      0.14       4.94 f
  U3020/ZN (nd02d2)              0.02      0.12      0.07       5.01 r
  U2293/ZN (invbd4)              0.02      0.07      0.05       5.06 f
  U2294/ZN (invbd7)              0.06      0.08      0.05       5.11 r
  U1899/Z (an02d1)               0.00      0.07      0.11       5.22 r
  inst_reg[0]/D (denrq2)                   0.07      0.00       5.22 r
  data arrival time                                             5.22

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  inst_reg[0]/CP (denrq2)                            0.00       6.00 r
  library setup time                                -0.18       5.82
  data required time                                            5.82
  ---------------------------------------------------------------------
  data required time                                            5.82
  data arrival time                                            -5.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.60


  Startpoint: inst_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expread (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[3]/CP (denrq2)                  0.10      0.00       3.00 r
  inst_reg[3]/Q (denrq2)         0.02      0.12      0.34       3.34 f
  U1882/ZN (invbd2)              0.01      0.08      0.05       3.39 r
  U2794/ZN (nd02d2)              0.00      0.06      0.04       3.43 f
  U2826/ZN (nr02d0)              0.01      0.16      0.08       3.51 r
  U2827/ZN (nd02d2)              0.01      0.11      0.08       3.59 f
  U1807/ZN (nd02d2)              0.01      0.08      0.05       3.64 r
  U1805/ZN (nd02d2)              0.01      0.10      0.06       3.70 f
  U1804/ZN (invbd2)              0.01      0.08      0.05       3.75 r
  U1800/ZN (nd02d2)              0.00      0.06      0.04       3.79 f
  U3023/ZN (nr02d0)              0.00      0.07      0.04       3.83 r
  expread (out)                            0.07      0.00       3.83 r
  data arrival time                                             3.83

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.83
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.47


  Startpoint: inst_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expwrite (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[3]/CP (denrq2)                  0.10      0.00       3.00 r
  inst_reg[3]/Q (denrq2)         0.02      0.12      0.34       3.34 f
  U1882/ZN (invbd2)              0.01      0.08      0.05       3.39 r
  U2794/ZN (nd02d2)              0.00      0.06      0.04       3.43 f
  U2826/ZN (nr02d0)              0.01      0.16      0.08       3.51 r
  U2827/ZN (nd02d2)              0.01      0.11      0.08       3.59 f
  U2445/ZN (nd02d1)              0.02      0.17      0.09       3.68 r
  U1799/ZN (invbd2)              0.01      0.07      0.06       3.74 f
  U1798/ZN (nr03d0)              0.00      0.14      0.09       3.83 r
  expwrite (out)                           0.14      0.00       3.83 r
  data arrival time                                             3.83

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.83
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.47


  Startpoint: inst_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[5] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[1]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[1]/Q (denrq4)         0.04      0.13      0.38       3.38 f
  U2829/ZN (nr03d0)              0.01      0.25      0.12       3.50 r
  U2797/ZN (nd02d2)              0.03      0.16      0.12       3.62 f
  U2444/ZN (nd02d0)              0.01      0.15      0.10       3.72 r
  U1836/ZN (nd02d1)              0.01      0.15      0.10       3.82 f
  expaddr[5] (out)                         0.15      0.00       3.82 f
  data arrival time                                             3.82

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.82
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: inst_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[3]/CP (denrq2)                  0.10      0.00       3.00 r
  inst_reg[3]/Q (denrq2)         0.02      0.12      0.34       3.34 f
  U1882/ZN (invbd2)              0.01      0.08      0.05       3.39 r
  U2794/ZN (nd02d2)              0.00      0.06      0.04       3.43 f
  U2826/ZN (nr02d0)              0.01      0.16      0.08       3.51 r
  U2827/ZN (nd02d2)              0.01      0.11      0.08       3.59 f
  U2445/ZN (nd02d1)              0.02      0.17      0.09       3.68 r
  U2828/Z (bufbd2)               0.01      0.07      0.13       3.81 r
  expaddr[4] (out)                         0.07      0.00       3.81 r
  data arrival time                                             3.81

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.81
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: inst_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[6] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[1]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[1]/Q (denrq4)         0.04      0.13      0.38       3.38 f
  U2829/ZN (nr03d0)              0.01      0.25      0.12       3.50 r
  U2797/ZN (nd02d2)              0.03      0.16      0.12       3.62 f
  U1811/ZN (invbd4)              0.03      0.10      0.07       3.69 r
  U1841/ZN (nd02d1)              0.01      0.10      0.07       3.75 f
  U2371/ZN (nd02d1)              0.01      0.11      0.06       3.81 r
  expaddr[6] (out)                         0.11      0.00       3.81 r
  data arrival time                                             3.81

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.81
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: inst_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[1] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[1]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[1]/Q (denrq4)         0.04      0.13      0.38       3.38 f
  U2829/ZN (nr03d0)              0.01      0.25      0.12       3.50 r
  U2797/ZN (nd02d2)              0.03      0.16      0.12       3.62 f
  U1811/ZN (invbd4)              0.03      0.10      0.07       3.69 r
  U1809/ZN (nd02d2)              0.01      0.08      0.06       3.74 f
  U1637/ZN (nd02d2)              0.02      0.12      0.06       3.81 r
  expaddr[1] (out)                         0.12      0.00       3.81 r
  data arrival time                                             3.81

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.81
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: inst_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[0] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[1]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[1]/Q (denrq4)         0.04      0.13      0.38       3.38 f
  U2829/ZN (nr03d0)              0.01      0.25      0.12       3.50 r
  U2797/ZN (nd02d2)              0.03      0.16      0.12       3.62 f
  U1811/ZN (invbd4)              0.03      0.10      0.07       3.69 r
  U1562/ZN (nd02d1)              0.01      0.10      0.07       3.75 f
  U2825/ZN (nd02d1)              0.01      0.10      0.05       3.81 r
  expaddr[0] (out)                         0.10      0.00       3.81 r
  data arrival time                                             3.81

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.81
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: inst_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[2] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[4]/CP (denrq2)                  0.10      0.00       3.00 r
  inst_reg[4]/Q (denrq2)         0.02      0.14      0.35       3.35 f
  U2393/ZN (nr02d0)              0.00      0.11      0.06       3.41 r
  U2308/ZN (nd02d0)              0.00      0.15      0.09       3.51 f
  U1688/ZN (inv0d1)              0.01      0.10      0.07       3.57 r
  U1802/ZN (nd02d2)              0.01      0.11      0.07       3.64 f
  U1801/ZN (nd02d2)              0.01      0.11      0.07       3.71 r
  expaddr[2] (out)                         0.11      0.00       3.71 r
  data arrival time                                             3.71

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.71
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.35


  Startpoint: inst_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[3] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[4]/CP (denrq2)                  0.10      0.00       3.00 r
  inst_reg[4]/Q (denrq2)         0.02      0.14      0.35       3.35 f
  U2314/Z (an12d1)               0.01      0.07      0.16       3.51 r
  U2358/ZN (nd02d1)              0.01      0.10      0.06       3.57 f
  U1686/ZN (nd02d1)              0.01      0.13      0.07       3.65 r
  expaddr[3] (out)                         0.13      0.00       3.65 r
  data arrival time                                             3.65

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.65
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.29


  Startpoint: inst_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debuginst[1]
            (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        3.00       3.00
  inst_reg[1]/CP (denrq4)                  0.10      0.00       3.00 r
  inst_reg[1]/Q (denrq4)         0.04      0.13      0.38       3.38 f
  U2355/Z (buffd7)               0.03      0.07      0.13       3.50 f
  debuginst[1] (out)                       0.07      0.00       3.51 f
  data arrival time                                             3.51

  clock clk (rise edge)                              3.30       3.30
  clock network delay (ideal)                        3.00       6.30
  clock uncertainty                                 -0.30       6.00
  output external delay                             -2.64       3.36
  data required time                                            3.36
  ---------------------------------------------------------------------
  data required time                                            3.36
  data arrival time                                            -3.51
  ---------------------------------------------------------------------
  slack (VIOLATED)                                             -0.15


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
        -transition_time
        -capacitance
Design : cpu
Version: K-2015.06
Date   : Thu May 16 16:14:29 2019
****************************************

Operating Conditions: cb13io320_tsmc_max   Library: cb13io320_tsmc_max
Wire Load Model Mode: enclosed

  Startpoint: regs/dram/mem_reg[46][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/mem_reg[46][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regs/dram/mem_reg[46][7]/CP (dfnrq1)                    0.10      0.00       0.00 r
  regs/dram/mem_reg[46][7]/Q (dfnrq1)           0.01      0.10      0.32       0.32 f
  U1873/ZN (nd02d0)                             0.00      0.11      0.07       0.39 r
  U1874/ZN (nd02d0)                             0.00      0.13      0.09       0.47 f
  regs/dram/mem_reg[46][7]/D (dfnrq1)                     0.13      0.00       0.47 f
  data arrival time                                                            0.47

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regs/dram/mem_reg[46][7]/CP (dfnrq1)                              0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.47
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.46


  Startpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stack1_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[7]/CP (denrq2)                    0.10      0.00       0.00 r
  pc_reg[7]/Q (denrq2)           0.02      0.12      0.30       0.30 r
  U4060/Z (aor22d1)              0.00      0.07      0.12       0.42 r
  stack1_reg[7]/D (dfnrq1)                 0.07      0.00       0.42 r
  data arrival time                                             0.42

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  stack1_reg[7]/CP (dfnrq1)                          0.00       0.00 r
  library hold time                                 -0.05      -0.05
  data required time                                           -0.05
  ---------------------------------------------------------------------
  data required time                                           -0.05
  data arrival time                                            -0.42
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: regs/dram/dout_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/dout_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[4]/CP (dfnrq1)        0.10      0.00       0.00 r
  regs/dram/dout_reg[4]/Q (dfnrq1)
                                 0.01      0.10      0.32       0.32 f
  U2239/ZN (nd02d0)              0.00      0.11      0.07       0.40 r
  U2238/ZN (nd02d0)              0.00      0.13      0.09       0.48 f
  regs/dram/dout_reg[4]/D (dfnrq1)         0.13      0.00       0.48 f
  data arrival time                                             0.48

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[4]/CP (dfnrq1)                  0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.48
  ---------------------------------------------------------------------
  slack (MET)                                                   0.47


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stack1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CP (denrq2)                    0.10      0.00       0.00 r
  pc_reg[2]/Q (denrq2)           0.03      0.13      0.30       0.30 r
  U4052/Z (aor22d1)              0.00      0.07      0.12       0.43 r
  stack1_reg[2]/D (dfnrq1)                 0.07      0.00       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  stack1_reg[2]/CP (dfnrq1)                          0.00       0.00 r
  library hold time                                 -0.05      -0.05
  data required time                                           -0.05
  ---------------------------------------------------------------------
  data required time                                           -0.05
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.47


  Startpoint: regs/dram/dout_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/dout_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[5]/CP (dfnrq1)        0.10      0.00       0.00 r
  regs/dram/dout_reg[5]/Q (dfnrq1)
                                 0.01      0.11      0.32       0.32 f
  U2236/ZN (nd02d0)              0.00      0.12      0.07       0.40 r
  U2235/ZN (nd02d0)              0.00      0.13      0.09       0.49 f
  regs/dram/dout_reg[5]/D (dfnrq1)         0.13      0.00       0.49 f
  data arrival time                                             0.49

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[5]/CP (dfnrq1)                  0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   0.47


  Startpoint: pc_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stack1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[1]/CP (denrq4)                    0.10      0.00       0.00 r
  pc_reg[1]/Q (denrq4)           0.03      0.10      0.31       0.31 r
  U4051/Z (aor22d1)              0.00      0.07      0.12       0.43 r
  stack1_reg[1]/D (dfnrq1)                 0.07      0.00       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  stack1_reg[1]/CP (dfnrq1)                          0.00       0.00 r
  library hold time                                 -0.05      -0.05
  data required time                                           -0.05
  ---------------------------------------------------------------------
  data required time                                           -0.05
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.47


  Startpoint: regs/dram/dout_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/dout_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[1]/CP (dfnrq1)        0.10      0.00       0.00 r
  regs/dram/dout_reg[1]/Q (dfnrq1)
                                 0.01      0.11      0.33       0.33 f
  U2248/ZN (nd02d0)              0.00      0.12      0.07       0.40 r
  U2247/ZN (nd02d0)              0.00      0.13      0.09       0.49 f
  regs/dram/dout_reg[1]/D (dfnrq1)         0.13      0.00       0.49 f
  data arrival time                                             0.49

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[1]/CP (dfnrq1)                  0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: regs/dram/dout_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs/dram/dout_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[2]/CP (dfnrq1)        0.10      0.00       0.00 r
  regs/dram/dout_reg[2]/Q (dfnrq1)
                                 0.01      0.11      0.33       0.33 f
  U2245/ZN (nd02d0)              0.00      0.12      0.07       0.40 r
  U2244/ZN (nd02d0)              0.00      0.13      0.09       0.49 f
  regs/dram/dout_reg[2]/D (dfnrq1)         0.13      0.00       0.49 f
  data arrival time                                             0.49

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  regs/dram/dout_reg[2]/CP (dfnrq1)                  0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stack1_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[6]/CP (denrq2)                    0.10      0.00       0.00 r
  pc_reg[6]/Q (denrq2)           0.03      0.14      0.31       0.31 r
  U4059/Z (aor22d1)              0.00      0.07      0.12       0.43 r
  stack1_reg[6]/D (dfnrq1)                 0.07      0.00       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  stack1_reg[6]/CP (dfnrq1)                          0.00       0.00 r
  library hold time                                 -0.05      -0.05
  data required time                                           -0.05
  ---------------------------------------------------------------------
  data required time                                           -0.05
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: stack2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stack2_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                8000                  cb13io320_tsmc_max

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  stack2_reg[9]/CP (dfnrq1)                0.10      0.00       0.00 r
  stack2_reg[9]/Q (dfnrq1)       0.01      0.10      0.32       0.32 f
  U3615/Z (mx02d0)               0.00      0.10      0.17       0.49 f
  stack2_reg[9]/D (dfnrq1)                 0.10      0.00       0.49 f
  data arrival time                                             0.49

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  stack2_reg[9]/CP (dfnrq1)                          0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


1
