
---------- Begin Simulation Statistics ----------
final_tick                               263863896250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3202                       # Simulator instruction rate (inst/s)
host_mem_usage                               29365716                       # Number of bytes of host memory used
host_op_rate                                     3279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82711.99                       # Real time elapsed on the host
host_tick_rate                                 604620                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   264853125                       # Number of instructions simulated
sim_ops                                     271246167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050009                       # Number of seconds simulated
sim_ticks                                 50009338125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.718211                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  413468                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               505968                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4206                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32015                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            521768                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              59857                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           67738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7881                       # Number of indirect misses.
system.cpu.branchPred.lookups                  906492                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  153329                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5724387                       # Number of instructions committed
system.cpu.committedOps                       6165041                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.611605                       # CPI: cycles per instruction
system.cpu.discardedOps                         86182                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3848340                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1006278                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           444253                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7901039                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.382906                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4059                       # number of quiesce instructions executed
system.cpu.numCycles                         14949836                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4059                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4362236     70.76%     70.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18332      0.30%     71.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                1105890     17.94%     88.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                678583     11.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6165041                       # Class of committed instruction
system.cpu.quiesceCycles                     65065105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7048797                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          425                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1702704                       # Transaction distribution
system.membus.trans_dist::ReadResp            1717296                       # Transaction distribution
system.membus.trans_dist::WriteReq             620423                       # Transaction distribution
system.membus.trans_dist::WriteResp            620419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5079                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11697                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2352                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2353                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5626                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        26729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        26729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4561608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4561608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4696915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       573824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       573824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        30272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        32772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       805440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90159                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       958643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    145970948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    145970948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147503415                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2341508                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000207                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014376                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2341024     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     484      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2341508                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5347075710                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85306375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            27515354                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16435498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           91861855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9981630008                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44836000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       131072                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        32768                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        33792                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        36864                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2620951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       655238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3276188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       655238                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2620951                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3276188                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3276188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3276188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6552376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1216133                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1216119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3483049                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3483049                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9093376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9146624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9398350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48905                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        90159                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1573680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2097968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    145493736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    146345704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    149370963                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16371139875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         10068940                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          687                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13465715121                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7133710000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7862852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14742847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931426                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948569                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879995                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7862852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21622842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9828564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948569                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013811                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962380                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9828564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13790944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1698607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1698607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       582199                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       582194                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32804                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4520045                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4561607                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    144641480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        32768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    145970948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2678337                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2678337    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2678337                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5701403710                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9075202000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     26298240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     27936640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       786432                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       787248                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1573680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      6574560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      6625760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        24612                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       221220                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    525866588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15725703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17036178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    558628469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15725703                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15742020                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31467723                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    541592291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31467723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17036178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    590096192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    207749128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     36245664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    244256936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118358016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109248520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227606536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51937282                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1132677                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     53078151                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29589504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3414018                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33003522                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2620951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4154206710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    724777919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2620951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4884226530                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2366718306                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2184562406                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4551280711                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2620951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6520925016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2909340324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2620951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9435507241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       573824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        30272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       604096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       573824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       573824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8966                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          473                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         9439                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11474337                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       605327                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12079664                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11474337                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11474337                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11474337                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       605327                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12079664                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    108396552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         480320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109190532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       325056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     36244928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        32768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37585792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1693698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1706112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5079                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       566327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             587278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5258218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2167526227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9604606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2183402862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6499906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15725703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    724763201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       655238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            751575474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6499906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20983921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2892289429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       655238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9604606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2934978336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2258531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000371680250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3060322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             624774                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1706112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     587278                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1706112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   587278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    92                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            106453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            106426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           106517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           106458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           106514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           106521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           106413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36695                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55213864800                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8521585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99952186050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32396.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58646.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1392                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1588616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  544145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     5                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1706107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               587278                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1498742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  99121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3578                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       158740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.881567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.954720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.195046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5392      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4794      3.02%      6.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3066      1.93%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2353      1.48%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2420      1.52%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2372      1.49%     12.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2841      1.79%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2124      1.34%     15.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133378     84.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       158740                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1483.317668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1948.702345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           620     53.96%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.09%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.09%     54.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.17%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.26%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          116     10.10%     64.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.09%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.09%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.09%     64.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           23      2.00%     66.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.26%     67.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.17%     67.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           14      1.22%     68.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          199     17.32%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.17%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.09%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           14      1.22%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           30      2.61%     89.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           72      6.27%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           43      3.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     511.437282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    135.835231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    501.557566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            528     45.99%     45.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      2.44%     48.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.87%     49.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      1.13%     50.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.17%     50.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.26%     50.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.17%     51.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.17%     51.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.17%     51.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.09%     51.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.09%     51.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.09%     51.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.09%     51.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.09%     51.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            3      0.26%     52.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.09%     52.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.17%     52.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      1.66%     54.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          528     45.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109076288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37579392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109190532                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37585792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2181.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       751.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2183.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009386375                       # Total gap between requests
system.mem_ctrls.avgGap                      21805.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    108300936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       461056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       320576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     36243008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        32768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5258217.962067859247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2165614264.465932846069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013810.658186950372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9219398.162150742486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6410322.792089542374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15725703.028388161212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 724724808.582937121391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931425.757097040303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 655237.626182840089                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1693698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5079                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       566327                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    259292280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99306472470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     74880260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    311541040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166605412915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  20706768160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 842427578395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8516460865                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1978884465                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63026.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58632.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94189.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41511.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32802798.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1685121.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1487528.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2772285.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3865008.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         78332205.599997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54672122.399996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3099793837.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       816043133.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     847246801.762454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     353933287.800032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5728801335.412667                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.554632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18182920965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29123701285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10019070.399113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2174818.951197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4059    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       191250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18687500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    223196489500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40667406750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1903589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1903589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1903589                       # number of overall hits
system.cpu.icache.overall_hits::total         1903589                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8966                       # number of overall misses
system.cpu.icache.overall_misses::total          8966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    388658750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    388658750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    388658750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    388658750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1912555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1912555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1912555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1912555                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004688                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004688                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004688                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004688                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43348.064912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43348.064912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43348.064912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43348.064912                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8966                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    374511250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    374511250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    374511250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    374511250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004688                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004688                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004688                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004688                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41770.159491                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41770.159491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41770.159491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41770.159491                       # average overall mshr miss latency
system.cpu.icache.replacements                   8797                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1903589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1903589                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    388658750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    388658750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1912555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1912555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43348.064912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43348.064912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    374511250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    374511250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41770.159491                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41770.159491                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           478.783619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31216702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3548.562237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   478.783619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.935124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3834076                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3834076                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1735179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1735179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1735179                       # number of overall hits
system.cpu.dcache.overall_hits::total         1735179                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10209                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10209                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10209                       # number of overall misses
system.cpu.dcache.overall_misses::total         10209                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    749540875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    749540875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    749540875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    749540875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1745388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1745388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1745388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1745388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005849                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005849                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73419.617494                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73419.617494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73419.617494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73419.617494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5079                       # number of writebacks
system.cpu.dcache.writebacks::total              5079                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42321                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42321                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575210125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575210125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575210125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    575210125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     89156125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     89156125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004571                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004571                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004571                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72099.539358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72099.539358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72099.539358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72099.539358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2106.663949                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2106.663949                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7979                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1101641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1101641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    448780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    448780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1107661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1107661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74548.255814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74548.255814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4097                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4097                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    413135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    413135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     89156125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     89156125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73407.071784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73407.071784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.319258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.319258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       633538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         633538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    300760375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    300760375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       637727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       637727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71797.654571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71797.654571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38224                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38224                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162075125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162075125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68968.138298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68968.138298                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              922091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.564732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6989531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6989531                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263863896250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               263866663750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3202                       # Simulator instruction rate (inst/s)
host_mem_usage                               29365716                       # Number of bytes of host memory used
host_op_rate                                     3279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82712.03                       # Real time elapsed on the host
host_tick_rate                                 604653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   264854802                       # Number of instructions simulated
sim_ops                                     271248237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050012                       # Number of seconds simulated
sim_ticks                                 50012105625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.705712                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  413560                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               506158                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4206                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32036                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            521812                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              59857                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           67738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7881                       # Number of indirect misses.
system.cpu.branchPred.lookups                  906776                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  153413                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5726064                       # Number of instructions committed
system.cpu.committedOps                       6167111                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.611613                       # CPI: cycles per instruction
system.cpu.discardedOps                         86236                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3849413                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1006716                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           444420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7903348                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.382905                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4059                       # number of quiesce instructions executed
system.cpu.numCycles                         14954264                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4059                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4363441     70.75%     70.75% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18333      0.30%     71.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                1106359     17.94%     88.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                678977     11.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6167111                       # Class of committed instruction
system.cpu.quiesceCycles                     65065105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7050916                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          425                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1702704                       # Transaction distribution
system.membus.trans_dist::ReadResp            1717309                       # Transaction distribution
system.membus.trans_dist::WriteReq             620879                       # Transaction distribution
system.membus.trans_dist::WriteResp            620875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5085                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11702                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2352                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2353                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        26733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        26733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4562520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4562520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4697864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       573952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       573952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        30336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        32772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       806464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90159                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       959731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    146000132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    146000132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147533815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2341977                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000207                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014389                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2341492     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     485      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2341977                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5349403960                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85306375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            27519854                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16435498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           91921980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9982100008                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44846000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       131072                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        32768                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        33792                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        36864                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2620805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       655201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3276007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       655201                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2620805                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3276007                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3276007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3276007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6552014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1217056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1217041                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3483049                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3483049                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9095221                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9148469                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9400195                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48905                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        90159                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1573680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2097968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    145523240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    146375208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    149400467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16373905875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         10071246                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          687                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13467447344                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7136476000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7862416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14742031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931208                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948406                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879614                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7862416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21621645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9828021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948406                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013755                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962161                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9828021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13790181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1698607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1698607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       582655                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       582651                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32804                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4520958                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4562520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    144670664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        32768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    146000132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2679241                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2679241    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2679241                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5704133335                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9075659000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     26298240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     27936640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       786432                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       787248                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1573680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      6574560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      6625760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        24612                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       221220                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    525837488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15724833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17035236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    558597557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15724833                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15741149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31465982                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    541562321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31465982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17035236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    590063538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    207749128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     36275200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    244286472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118358016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109248520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227606536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51937282                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1133600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     53079074                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29589504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3414018                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33003522                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2620805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4153976830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    725328389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2620805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4884546830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2366587340                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2184441519                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4551028859                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2620805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6520564170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2909769908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2620805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9435575689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       573952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        30336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       604288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       573952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       573952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8968                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          474                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         9442                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11476261                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       606573                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12082835                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11476261                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11476261                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11476261                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       606573                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12082835                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    108396552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         480960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109191172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       325440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     36274112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        32768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37615360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1693698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1706122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       566783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             587740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5257927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2167406284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9616872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2183294837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6507225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15724833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    725306634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       655201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            752125101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6507225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20982760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2892712918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       655201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9616872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2935419938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2258987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000371680250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3060332                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             625224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1706122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     587740                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1706122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   587740                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    92                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            106453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            106427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           106517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           106458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           106514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           106521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           106413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55214647925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8521635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99953231675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32396.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58646.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1392                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1588618                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  544568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     5                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1706117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               587740                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1498742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  99121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3578                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       158784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.810157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.779001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.303910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5405      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4797      3.02%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3066      1.93%      8.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2353      1.48%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2420      1.52%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2373      1.49%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2842      1.79%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2124      1.34%     15.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133404     84.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       158784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1470.528041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1945.111481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           630     54.36%     54.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.09%     54.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.09%     54.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.17%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.26%     54.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          116     10.01%     64.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.09%     65.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.09%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.09%     65.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           23      1.98%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.26%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.17%     67.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           14      1.21%     68.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          199     17.17%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.17%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.09%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           14      1.21%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           30      2.59%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           72      6.21%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           43      3.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     507.398100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    134.265692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    501.267754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            534     46.11%     46.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            30      2.59%     48.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.95%     49.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      1.21%     50.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.17%     51.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.26%     51.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.17%     51.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.17%     51.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.17%     51.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.09%     51.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.09%     51.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.09%     52.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.09%     52.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.09%     52.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            3      0.26%     52.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.09%     52.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.17%     52.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      1.64%     54.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          528     45.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109076928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37608832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109191172                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37615360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2181.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       751.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2183.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    752.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50012150500                       # Total gap between requests
system.mem_ctrls.avgGap                      21802.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    108300936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       461696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       321088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     36271936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        32768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5257926.990151597187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2165494426.730608463287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013754.557349733659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9231684.893691176549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6420205.587974581867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15724832.821413526312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 725263124.731713414192                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931208.205353381578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 655201.367558896891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1693698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5085                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       566783                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    259292280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99306472470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     74880260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    312586665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166768291415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  20706768160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 842564858770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8516460865                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1978884465                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63026.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58632.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94189.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41595.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32796124.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1685121.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1486573.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2772285.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3865008.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         78354409.724997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54687275.999996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3099812025                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       816682418.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     847321607.287454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     353933287.800032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5729570971.162667                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.563682                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18182920965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29126468785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10019070.399113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2174818.951197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4059    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       191250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18687500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    223199257000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40667406750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1904144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1904144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1904144                       # number of overall hits
system.cpu.icache.overall_hits::total         1904144                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8968                       # number of overall misses
system.cpu.icache.overall_misses::total          8968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    388745000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    388745000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    388745000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    388745000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1913112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1913112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1913112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1913112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004688                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004688                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004688                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004688                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43348.015165                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43348.015165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43348.015165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43348.015165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    374594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    374594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    374594500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    374594500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004688                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004688                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004688                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004688                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41770.127119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41770.127119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41770.127119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41770.127119                       # average overall mshr miss latency
system.cpu.icache.replacements                   8797                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1904144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1904144                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    388745000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    388745000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1913112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1913112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43348.015165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43348.015165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    374594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    374594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41770.127119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41770.127119                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           478.783852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            81215987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9281                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8750.779765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   478.783852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.935125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3835192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3835192                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1736049                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1736049                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1736049                       # number of overall hits
system.cpu.dcache.overall_hits::total         1736049                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10220                       # number of overall misses
system.cpu.dcache.overall_misses::total         10220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    750984000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    750984000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    750984000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    750984000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1746269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1746269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1746269                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1746269                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73481.800391                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73481.800391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73481.800391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73481.800391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5085                       # number of writebacks
system.cpu.dcache.writebacks::total              5085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42321                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42321                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576636125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576636125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576636125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    576636125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     89156125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     89156125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004575                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004575                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004575                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004575                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72178.761422                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72178.761422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72178.761422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72178.761422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2106.663949                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2106.663949                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1102117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1102117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    450223625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    450223625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1108148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1108148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74651.571050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74651.571050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4097                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4097                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    414561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    414561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     89156125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     89156125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73516.758290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73516.758290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.319258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.319258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       633932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         633932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    300760375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    300760375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       638121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       638121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71797.654571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71797.654571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38224                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38224                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162075125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162075125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68968.138298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68968.138298                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1762218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            207.270995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6993066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6993066                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263866663750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
