
---------- Begin Simulation Statistics ----------
sim_seconds                              24846.579347                       # Number of seconds simulated
sim_ticks                                24846579347237000                       # Number of ticks simulated
final_tick                               24846579347237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196269                       # Simulator instruction rate (inst/s)
host_op_rate                                   211465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           639103664393                       # Simulator tick rate (ticks/s)
host_mem_usage                                 989520                       # Number of bytes of host memory used
host_seconds                                 38877.23                       # Real time elapsed on the host
sim_insts                                  7630390454                       # Number of instructions simulated
sim_ops                                    8221163724                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu.inst               416                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu.data                44                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  460                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu.inst          416                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             416                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu.inst                 26                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu.data                  6                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    32                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu.inst                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu.data                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                       0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu.inst               0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                  0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu.inst                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu.data                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                      0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker     42937344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker      9137280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst      4198959552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      2472797504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pci_ide         19689856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6743521536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst   4198959552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4198959552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2201521920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data        20580                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2201542500                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker       670896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker       142770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst         65610276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         38637468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pci_ide            307654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           105369064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      34398780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            2573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           34401353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker         1728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker          368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst             168995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              99523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pci_ide                 792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                271406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        168995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           168995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           88605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data                 1                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                88605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           88605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker         1728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker          368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            168995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             99523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pci_ide                792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               360012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                   105369064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  124055006                       # Number of write requests accepted
system.mem_ctrls.readBursts                 105369064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                124055006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             5890843392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               852776704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              7512160512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6743521536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           7939376292                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ               13324636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6677470                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5818054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5172207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5668385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4333792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3312581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7969380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4947693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5139408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4751438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5726364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7576601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5126787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7896516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5448269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          8386939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4770014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           6412650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           7384329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           6327887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           6422601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           3945627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5          11216565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           5603953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           7382199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           5350058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           8240481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          8347185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          7356055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          8541838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          8302771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          9334797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          7208512                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     31463                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  24846579346270000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  2044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             105367012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 2572                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6            124052433                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                70405768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16525992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3533810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  826367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  334986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   29211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   22197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   4320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 663919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 948666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                4606848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                5953941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                6463150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                6668871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                6820792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                6994397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                7181050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                7308069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                7513971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                7537434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                7663734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                7321290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                7187851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                6993101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                6806186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                6739656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 554178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 493499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 386870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 315318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 267433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 235793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 212095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 215744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 201806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 210282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 199388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 187508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 178373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 182767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 185149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 188879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 182621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 155277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 142878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 129642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 119902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 104927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 125324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 124969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 115782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 107107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  92510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  79881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 102951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  97343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 108399                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     70890546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.066144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.444153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.139776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     30820829     43.48%     43.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     23106682     32.59%     76.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8064365     11.38%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3379089      4.77%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1699902      2.40%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       942575      1.33%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       601865      0.85%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       377191      0.53%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1898048      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     70890546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      6202917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.838892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.092559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63        6196196     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5440      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1152      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           95      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       6202917                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      6202917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.922953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    243.801641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-8191      6202904    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24576-32767            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57344-65535            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::253952-262143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::262144-270335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::450560-458751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       6202917                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 2286013556795                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            4011846581795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               460222140000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24835.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43585.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 60835098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                77696280                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  108299793.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             242977184520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             129145409745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            302461110000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           285512133420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         709606182480.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1556737324980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          21826728480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2022932673300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    261450873600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     5961148526687460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           5966681221621725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.140952                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         24843108512991552                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  23433882436                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  300508486000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 24837991390981304                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 680865940329                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  3146891437007                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 4436256509728                       # Time in different power states
system.mem_ctrls_1.actEnergy             263181399600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             139884212325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            354736105920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           327198458340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         718636473360.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1521394085100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          22221055680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    2102275670670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    272330302560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     5961117449179080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           5966839359080625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.147317                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         24843184971077632                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  23567104281                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  304320510000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 24837865526133984                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 709196500933                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  3066487544473                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 4610249453563                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                   4813                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                    19714048                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                          4813                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  7272                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   29788672                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         7275                       # Number of DMA write transactions.
system.cpu.branchPred.lookups              1732792797                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1365363511                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          90232479                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1078440153                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               800331675                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.211969                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS               108314153                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             539336                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        28295979                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           21003528                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          7292451                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2052859                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                  11133594                       # Table walker walks requested
system.cpu.dtb.walker.walksLong              11133594                       # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2        48808                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3      1377317                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore      1972304                       # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples      9161290                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean  1293.882466                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 13017.156994                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535      9092062     99.24%     99.24% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071        45805      0.50%     99.74% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607        14789      0.16%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143         4777      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679         2140      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215          999      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751          431      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287          184      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823           60      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359           24      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::655360-720895           12      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::720896-786431            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total      9161290                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples      3107983                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 48201.136074                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 23947.884870                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 59614.392907                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-131071      2865915     92.21%     92.21% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-262143       200653      6.46%     98.67% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-393215        34579      1.11%     99.78% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-524287         5389      0.17%     99.95% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-655359         1065      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-786431          336      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::786432-917503           38      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::917504-1.04858e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total      3107983                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 12816446858444                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean     0.869247                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev     0.383654                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-3  12807663562944     99.93%     99.93% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-7    5963271500      0.05%     99.98% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-11   2200094500      0.02%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-15    555285500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-19     64617000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::20-23         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::24-27         2500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::28-31         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::32-35        16500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 12816446858444                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K       1377317     96.58%     96.58% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M         48808      3.42%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total      1426125                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data     11133594                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total     11133594                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data      1426125                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total      1426125                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total     12559719                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                   1831320059                       # DTB read hits
system.cpu.dtb.read_misses                    9721252                       # DTB read misses
system.cpu.dtb.write_hits                   713878584                       # DTB write hits
system.cpu.dtb.write_misses                   1412342                       # DTB write misses
system.cpu.dtb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid              116030                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                     708                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                    92142                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                       499                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                  30560                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                    195200                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses               1841041311                       # DTB read accesses
system.cpu.dtb.write_accesses               715290926                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                        2545198643                       # DTB hits
system.cpu.dtb.misses                        11133594                       # DTB misses
system.cpu.dtb.accesses                    2556332237                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                    444036                       # Table walker walks requested
system.cpu.itb.walker.walksLong                444036                       # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2         5985                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3       288965                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore        31012                       # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples       413024                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean  2295.080915                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 19969.353899                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535       407805     98.74%     98.74% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071         2574      0.62%     99.36% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607         1211      0.29%     99.65% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143          877      0.21%     99.87% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679          352      0.09%     99.95% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215          135      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::393216-458751           34      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::458752-524287           21      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total       413024                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples       325962                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 43495.878354                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 20667.115090                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 58570.055932                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535       230424     70.69%     70.69% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071        74453     22.84%     93.53% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607        11484      3.52%     97.05% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143         5416      1.66%     98.72% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679         2572      0.79%     99.51% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215         1053      0.32%     99.83% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751          292      0.09%     99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::458752-524287          170      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823           54      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359           35      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::786432-851967            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total       325962                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 2701799401864                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean     0.951386                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev     0.215739                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0    131735407080      4.88%      4.88% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1    2569677456784     95.11%     99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2       382213500      0.01%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3         4054500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4          270000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 2701799401864                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K        288965     97.97%     97.97% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M          5985      2.03%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total       294950                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst       444036                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total       444036                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst       294950                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total       294950                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total       738986                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                   3335616940                       # ITB inst hits
system.cpu.itb.inst_misses                     444036                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid              116030                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                     708                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                    41031                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                    780689                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses               3336060976                       # ITB inst accesses
system.cpu.itb.hits                        3335616940                       # DTB hits
system.cpu.itb.misses                          444036                       # DTB misses
system.cpu.itb.accesses                    3336060976                       # DTB accesses
system.cpu.numPwrStateTransitions              105202                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples         52601                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     472190512500.785767                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    463624725372.770630                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows        22243     42.29%     42.29% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          633      1.20%     43.49% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11          526      1.00%     44.49% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11          558      1.06%     45.55% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11          547      1.04%     46.59% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11          560      1.06%     47.65% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11          542      1.03%     48.69% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11          549      1.04%     49.73% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3.5e+11-4e+11          553      1.05%     50.78% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4e+11-4.5e+11          548      1.04%     51.82% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11          524      1.00%     52.82% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11          520      0.99%     53.81% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5.5e+11-6e+11          556      1.06%     54.86% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6e+11-6.5e+11          541      1.03%     55.89% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6.5e+11-7e+11          535      1.02%     56.91% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7e+11-7.5e+11          537      1.02%     57.93% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7.5e+11-8e+11          548      1.04%     58.97% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8e+11-8.5e+11          527      1.00%     59.97% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8.5e+11-9e+11          529      1.01%     60.98% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9e+11-9.5e+11          526      1.00%     61.98% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9.5e+11-1e+12        19999     38.02%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 999935655360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total           52601                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    8886199182101                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 24837693148053832                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      17772416154                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles         2025621438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                    10044271001                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  1732792797                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          929649356                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    9459507149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               184907304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                   10758161                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles             10752207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles      18113097                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles      5774148                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles     21743590                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                3334766230                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              18499885                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                  107041                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples        11644723442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.923089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.193039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               6385345043     54.83%     54.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1               2153759330     18.50%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                721505257      6.20%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3               2384113812     20.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total          11644723442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.097499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.565161                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               2284462376                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            5265295312                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                3398597089                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             619235661                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               77133004                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            716382675                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred              15548478                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             9571387846                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts             275173970                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               77133004                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               2803498693                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              3147868816                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      828208592                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                3398567046                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            1389447291                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             9295657874                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts             102857663                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             196214227                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11171990                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               28005816                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              677783515                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents        224780327                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands         10214190318                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           18532326303                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      10167374472                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups       1763676140                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            9121019026                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1093171292                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           30131050                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       16679704                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1490571756                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1911121068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           739252625                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          72639251                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         49873715                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 9162839433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            26564229                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                8857200689                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          36741451                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       968239937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    842517154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1463125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples   11644723442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.760619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.032201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          6728622260     57.78%     57.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          2066437634     17.75%     75.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1862691370     16.00%     91.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           888589034      7.63%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            92471724      0.79%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5742203      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              169217      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total     11644723442                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               765083534     46.51%     46.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                7274528      0.44%     46.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                11110683      0.68%     47.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2352073      0.14%     47.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp               2071959      0.13%     47.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt               4706779      0.29%     48.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1476798      0.09%     48.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc           1409072      0.09%     48.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               5899483      0.36%     48.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc              4054293      0.25%     48.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    2      0.00%     48.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1647      0.00%     48.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    562      0.00%     48.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    271      0.00%     48.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 135182      0.01%     48.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   256      0.00%     48.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift               431633      0.03%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                11      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              568231336     34.54%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             270752152     16.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            597150      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            5289175256     59.72%     59.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             15086731      0.17%     59.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               2363517      0.03%     59.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           264321450      2.98%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp           215225411      2.43%     65.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt           202448492      2.29%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           27855924      0.31%     67.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc       122904657      1.39%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             9256873      0.10%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc           90529666      1.02%     70.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            4612365      0.05%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               283499      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6758      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4303      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              1584534      0.02%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               33236      0.00%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                5936      0.00%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc            14840      0.00%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift            2768443      0.03%     70.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         3332637      0.04%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           16407      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1882275450     21.25%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           722497154      8.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             8857200689                       # Type of FU issued
system.cpu.iq.rate                           0.498368                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                  1644992254                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.185724                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        27819002430                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        8533446844                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   7196182529                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads         3221856095                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes        1624593354                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses   1464653611                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             8773371371                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses             1728224422                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         41682597                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    241632122                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       117231                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       398330                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     48653222                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads     23373617                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked      29294378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               77133004                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               209901885                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              27971997                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          9191849137                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1911121068                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            739252625                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           16657823                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 934468                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              26135058                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         398330                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       32514585                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     46382824                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             78897409                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            8738724706                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1828153998                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         107366751                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2445475                       # number of nop insts executed
system.cpu.iew.exec_refs                   2541781868                       # number of memory reference insts executed
system.cpu.iew.exec_branches               1342031680                       # Number of branches executed
system.cpu.iew.exec_stores                  713627870                       # Number of stores executed
system.cpu.iew.exec_rate                     0.491702                       # Inst execution rate
system.cpu.iew.wb_sent                     8665842510                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    8660836140                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                4951813360                       # num instructions producing a value
system.cpu.iew.wb_consumers                7927149378                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.487319                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624665                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       863629163                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        25101104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          75310105                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples  11493037301                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.715509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.687129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   8436426108     73.40%     73.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   1442255147     12.55%     85.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    586918052      5.11%     91.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    256970305      2.24%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    175502239      1.53%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    139048827      1.21%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     77687712      0.68%     96.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     52840839      0.46%     97.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    325388072      2.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total  11493037301                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           7632598708                       # Number of instructions committed
system.cpu.commit.committedOps             8223371978                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     2360088349                       # Number of memory references committed
system.cpu.commit.loads                    1669488946                       # Number of loads committed
system.cpu.commit.membars                    17934269                       # Number of memory barriers committed
system.cpu.commit.branches                 1265373493                       # Number of branches committed
system.cpu.commit.vec_insts                1432109650                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                6777691156                       # Number of committed integer instructions.
system.cpu.commit.function_calls             87654456                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       138397      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       4919711480     59.83%     59.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        13951746      0.17%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          2223486      0.03%     60.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      261033666      3.17%     63.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp      211983327      2.58%     65.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt      196597436      2.39%     68.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      26137443      0.32%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc    121911998      1.48%     69.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        9040911      0.11%     70.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc      87926500      1.07%     71.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       4612364      0.06%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          281479      0.00%     71.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6747      0.00%     71.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4204      0.00%     71.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         1580631      0.02%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          32856      0.00%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult           5936      0.00%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc        14840      0.00%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift       2760576      0.03%     71.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      3311199      0.04%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        16407      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1669488946     20.30%     91.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      690599403      8.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        8223371978                       # Class of committed instruction
system.cpu.commit.bw_lim_events             325388072                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  20249415040                       # The number of ROB reads
system.cpu.rob.rob_writes                 18324972886                       # The number of ROB writes
system.cpu.timesIdled                        57224301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      6127692712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                 49675386280266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                  7630390454                       # Number of Instructions Simulated
system.cpu.committedOps                    8221163724                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.329162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.329162                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.429339                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.429339                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               9552233092                       # number of integer regfile reads
system.cpu.int_regfile_writes              5454942865                       # number of integer regfile writes
system.cpu.vec_regfile_reads               1691273583                       # number of vector regfile reads
system.cpu.vec_regfile_writes              1191068501                       # number of vector regfile writes
system.cpu.cc_regfile_reads                2340674700                       # number of cc regfile reads
system.cpu.cc_regfile_writes               2074977396                       # number of cc regfile writes
system.cpu.misc_regfile_reads             23046384059                       # number of misc regfile reads
system.cpu.misc_regfile_writes              847728300                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          55651593                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.968747                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2315140261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          55651593                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.600611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         124101000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.968747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4933992572                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4933992572                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   1669082275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1669082275                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    615529122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      615529122                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data      8215327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       8215327                       # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data      4428143                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total      4428143                       # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      9177644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9177644                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     10257245                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10257245                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data    2289039540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2289039540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   2297254867                       # number of overall hits
system.cpu.dcache.overall_hits::total      2297254867                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     56076373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      56076373                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     39585050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     39585050                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data      3455234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      3455234                       # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data     18959570                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total     18959570                       # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data      1344772                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total      1344772                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data        58101                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total        58101                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data    114620993                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      114620993                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    118076227                       # number of overall misses
system.cpu.dcache.overall_misses::total     118076227                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3555644796000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3555644796000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3009769558362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3009769558362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 367036660943                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 367036660943                       # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data  96695764000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  96695764000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data    733443500                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total    733443500                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 6932451015305                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6932451015305                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 6932451015305                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6932451015305                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   1725158648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1725158648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    655114172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    655114172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data     11670561                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total     11670561                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     23387713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     23387713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     10522416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10522416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     10315346                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10315346                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   2403660533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2403660533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   2415331094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2415331094                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032505                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.060425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060425                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.296064                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.296064                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.810664                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.810664                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.127801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.127801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.005632                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.005632                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047686                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047686                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048886                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048886                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63407.182130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63407.182130                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76032.986149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76032.986149                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 19358.912725                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 19358.912725                       # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71904.950430                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71904.950430                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 12623.595119                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 12623.595119                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60481.512451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60481.512451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58711.657642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58711.657642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    116342033                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    513625923                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           9151089                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         3768734                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.713463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.286064                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     55651593                       # number of writebacks
system.cpu.dcache.writebacks::total          55651593                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     27098170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27098170                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     32246002                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     32246002                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data        13532                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        13532                       # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data      1314383                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total      1314383                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     59357704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     59357704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     59357704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     59357704                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     28978203                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28978203                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      7339048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7339048                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data      2417722                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total      2417722                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data     18946038                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total     18946038                       # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        30389                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        30389                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data        58101                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total        58101                       # number of StoreCondReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::cpu.data           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::total           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::cpu.data      2034307                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2034307                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::cpu.data          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     55263289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     55263289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57681011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57681011                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data       128092                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total       128092                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        90422                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        90422                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data       218514                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       218514                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1870772380123                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1870772380123                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 559835287020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 559835287020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 182682704562                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 182682704562                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 347014922769                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 347014922769                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2651118500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2651118500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data    675342500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total    675342500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::cpu.data      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::total      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::cpu.data  68763842420                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  68763842420                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::cpu.data      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2777622589912                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2777622589912                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 2960305294474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2960305294474                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data  10872128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  10872128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  10872128000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  10872128000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.207164                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.207164                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.810085                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.810085                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002888                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002888                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.005632                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.005632                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.023881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023881                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64557.915483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64557.915483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76281.731230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76281.731230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75559.847063                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75559.847063                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 18315.962565                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 18315.962565                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 87239.412287                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87239.412287                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 11623.595119                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11623.595119                       # average StoreCondReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::cpu.data 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::total 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 33802.096940                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 33802.096940                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::cpu.data        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50261.622863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50261.622863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51322.007766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51322.007766                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 84877.494301                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 84877.494301                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 49754.834930                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 49754.834930                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements       688265                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.999802                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs     18100339                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs       688265                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs    26.298503                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle    123949000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker    15.999802                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker     0.999988                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses    158584910                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses    158584910                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker     18886072                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total     18886072                       # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker     18886072                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total     18886072                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker     18886072                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total     18886072                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker       832926                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total       832926                       # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker       832926                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total       832926                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker       832926                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total       832926                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker  58115637500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total  58115637500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker  58115637500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total  58115637500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker  58115637500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total  58115637500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker     19718998                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total     19718998                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker     19718998                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total     19718998                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker     19718998                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total     19718998                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.042240                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.042240                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.042240                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.042240                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.042240                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.042240                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 69772.869979                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 69772.869979                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 69772.869979                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 69772.869979                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 69772.869979                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 69772.869979                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks       688265                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total       688265                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker       832926                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       832926                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker       832926                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total       832926                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker       832926                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total       832926                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker  56449785500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  56449785500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker  56449785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  56449785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker  56449785500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  56449785500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.042240                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.042240                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker     0.042240                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.042240                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker     0.042240                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.042240                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 67772.869979                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 67772.869979                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 67772.869979                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 67772.869979                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 67772.869979                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 67772.869979                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          65607992                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3263073458                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          65607992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.735914                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         123662000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.999993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6734956171                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6734956171                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   3263081460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3263081460                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    3263081460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3263081460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   3263081460                       # number of overall hits
system.cpu.icache.overall_hits::total      3263081460                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     71592484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      71592484                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     71592484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       71592484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     71592484                       # number of overall misses
system.cpu.icache.overall_misses::total      71592484                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 4891228286573                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 4891228286573                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 4891228286573                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 4891228286573                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 4891228286573                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 4891228286573                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   3334673944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3334673944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   3334673944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3334673944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   3334673944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3334673944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021469                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021469                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68320.415961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68320.415961                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68320.415961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68320.415961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68320.415961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68320.415961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    997400467                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        23757                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           9331564                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets             266                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.884598                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    89.312030                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     65607992                       # number of writebacks
system.cpu.icache.writebacks::total          65607992                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst      5984200                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      5984200                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst      5984200                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      5984200                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst      5984200                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      5984200                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     65608284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     65608284                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     65608284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     65608284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     65608284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     65608284                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 4536006959435                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 4536006959435                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 4536006959435                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 4536006959435                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 4536006959435                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 4536006959435                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019675                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019675                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69137.716808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69137.716808                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69137.716808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69137.716808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69137.716808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69137.716808                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 59357.246377                       # average overall mshr uncacheable latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements       134510                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    15.998633                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs       669257                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs       134510                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     4.975519                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle    123544000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker    15.998633                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker     0.999915                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.999915                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses      9935842                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses      9935842                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker      1045409                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total      1045409                       # number of ReadReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker      1045409                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total      1045409                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker      1045409                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total      1045409                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker       174730                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total       174730                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker       174730                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total       174730                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker       174730                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total       174730                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker  13227918000                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total  13227918000                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker  13227918000                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total  13227918000                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker  13227918000                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total  13227918000                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker      1220139                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total      1220139                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker      1220139                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total      1220139                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker      1220139                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total      1220139                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker     0.143205                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.143205                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker     0.143205                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.143205                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker     0.143205                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.143205                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 75704.904710                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 75704.904710                       # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 75704.904710                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 75704.904710                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 75704.904710                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 75704.904710                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks       134510                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total       134510                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker       174730                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total       174730                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker       174730                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total       174730                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker       174730                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total       174730                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker  12878458000                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  12878458000                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker  12878458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total  12878458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker  12878458000                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total  12878458000                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.143205                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.143205                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker     0.143205                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.143205                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker     0.143205                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.143205                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 73704.904710                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 73704.904710                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 73704.904710                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 73704.904710                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 73704.904710                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 73704.904710                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               363954                       # Transaction distribution
system.iobus.trans_dist::ReadResp              363954                       # Transaction distribution
system.iobus.trans_dist::WriteReq              513347                       # Transaction distribution
system.iobus.trans_dist::WriteResp             513347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio       110484                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        81548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       193546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side      1561056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total      1561056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1754602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio       110504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          543                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46558                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       158239                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     49559104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     49559104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49717343                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy             89352000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                89000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               856000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               224500                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy             72409501                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy           3016655625                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           145647000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy          2019704000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               779996                       # number of replacements
system.iocache.tags.tagsinuse               15.998274                       # Cycle average of tags in use
system.iocache.tags.total_refs                     14                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               779996                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000018                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         377766420000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pci_ide     15.998274                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pci_ide     0.999892                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999892                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7024738                       # Number of tag accesses
system.iocache.tags.data_accesses             7024738                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::pci_ide            9                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total             9                       # number of WriteLineReq hits
system.iocache.demand_hits::pci_ide                 9                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   9                       # number of demand (read+write) hits
system.iocache.overall_hits::pci_ide                9                       # number of overall hits
system.iocache.overall_hits::total                  9                       # number of overall hits
system.iocache.ReadReq_misses::pci_ide         315080                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           315080                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pci_ide       465439                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       465439                       # number of WriteLineReq misses
system.iocache.demand_misses::pci_ide          780519                       # number of demand (read+write) misses
system.iocache.demand_misses::total            780519                       # number of demand (read+write) misses
system.iocache.overall_misses::pci_ide         780519                       # number of overall misses
system.iocache.overall_misses::total           780519                       # number of overall misses
system.iocache.ReadReq_miss_latency::pci_ide  67546642245                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  67546642245                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pci_ide  54883142380                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  54883142380                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pci_ide 122429784625                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 122429784625                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pci_ide 122429784625                       # number of overall miss cycles
system.iocache.overall_miss_latency::total 122429784625                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pci_ide       315080                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         315080                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pci_ide       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pci_ide        780528                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          780528                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pci_ide       780528                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         780528                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pci_ide     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pci_ide     0.999988                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999988                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pci_ide     0.999988                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999988                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pci_ide 214379.339358                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 214379.339358                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pci_ide 117916.939449                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117916.939449                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pci_ide 156856.892177                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 156856.892177                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pci_ide 156856.892177                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 156856.892177                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs       1522697                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               139776                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.893837                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          464936                       # number of writebacks
system.iocache.writebacks::total               464936                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pci_ide       315080                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       315080                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pci_ide       465439                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       465439                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pci_ide       780519                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       780519                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pci_ide       780519                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       780519                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pci_ide  51792642245                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  51792642245                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pci_ide  31585660919                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  31585660919                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pci_ide  83378303164                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  83378303164                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pci_ide  83378303164                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  83378303164                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pci_ide     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999988                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999988                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pci_ide 164379.339358                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 164379.339358                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pci_ide 67862.084868                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67862.084868                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pci_ide 106824.181300                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 106824.181300                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pci_ide 106824.181300                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 106824.181300                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests     250092854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests    124719129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      1262684                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130162                       # Transaction distribution
system.membus.trans_dist::ReadResp           98473745                       # Transaction distribution
system.membus.trans_dist::WriteReq              90422                       # Transaction distribution
system.membus.trans_dist::WriteResp             90422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     32467687                       # Transaction distribution
system.membus.trans_dist::WritebackClean     90079609                       # Transaction distribution
system.membus.trans_dist::WriteClean          1931093                       # Transaction distribution
system.membus.trans_dist::CleanEvict           315060                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           126569                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          58101                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7226230                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7226230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       66615939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31727644                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq           70                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2034307                       # Transaction distribution
system.membus.trans_dist::InvalidateReq      19412119                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          461                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1868649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1868649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port    196828595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total    196828647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave       193546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bootmem.port           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio       238308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port    156029349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total    156461215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port       452010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::total       452010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port      2192087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::total      2192087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              357802608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     49476480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     49476480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.bootmem.port          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port   8397871040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total   8397871456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave       158239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bootmem.port           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio       476616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port   6158079268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total   6158714167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port     17745920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::total     17745920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port     86986304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::total     86986304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             14710794327                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           203264                       # Total snoops (count)
system.membus.snoopTraffic                   12979264                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         127421563                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.010465                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.115632                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               126280272     99.10%     99.10% # Request fanout histogram
system.membus.snoop_fanout::1                  949167      0.74%     99.85% # Request fanout histogram
system.membus.snoop_fanout::2                  192120      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total           127421563                       # Request fanout histogram
system.membus.reqLayer0.occupancy           162993499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               43500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy           212735998                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy        799168904389                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1592430799                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       348926688626                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy       204883682277                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          948797924                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         4470742174                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 24846579347237000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                    52601                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------