#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Oct 11 13:10:07 2024
# Process ID: 19400
# Current directory: C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1
# Command line: vivado.exe -log top_TDC_ZED_BOARD.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_TDC_ZED_BOARD.tcl -notrace
# Log file: C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD.vdi
# Journal file: C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1\vivado.jou
# Running On: DESKTOP-O3QOG7I, OS: Windows, CPU Frequency: 3492 MHz, CPU Physical cores: 4, Host memory: 34226 MB
#-----------------------------------------------------------
source top_TDC_ZED_BOARD.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 549.805 ; gain = 181.699
Command: link_design -top top_TDC_ZED_BOARD -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 973.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y44:SLICE_X43Y44 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:389]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y43:SLICE_X43Y43 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:395]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y42:SLICE_X43Y42 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:401]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y41:SLICE_X43Y41 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:407]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y40:SLICE_X43Y40 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:413]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y39:SLICE_X43Y39 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:419]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y38:SLICE_X43Y38 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:425]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y37:SLICE_X43Y37 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:431]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y36:SLICE_X43Y36 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:437]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y35:SLICE_X43Y35 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:443]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y34:SLICE_X43Y34 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:449]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y33:SLICE_X43Y33 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:455]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y32:SLICE_X43Y32 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:462]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y31:SLICE_X43Y31 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:468]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y30:SLICE_X43Y30 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:474]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y29:SLICE_X43Y29 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:480]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y28:SLICE_X43Y28 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:486]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y27:SLICE_X43Y27 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:492]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y26:SLICE_X43Y26 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:498]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y25:SLICE_X43Y25 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:504]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y24:SLICE_X43Y24 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:510]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y23:SLICE_X43Y23 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:516]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y22:SLICE_X43Y22 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:522]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y21:SLICE_X43Y21 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:528]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y20:SLICE_X43Y20 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:534]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y19:SLICE_X43Y19 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:540]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y18:SLICE_X43Y18 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:546]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y17:SLICE_X43Y17 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:552]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y16:SLICE_X43Y16 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:558]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y15:SLICE_X43Y15 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:564]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y14:SLICE_X43Y14 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:570]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y13:SLICE_X43Y13 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:576]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y12:SLICE_X43Y12 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:582]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y11:SLICE_X43Y11 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:588]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y10:SLICE_X43Y10 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:594]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y9:SLICE_X43Y9 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:600]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y8:SLICE_X43Y8 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:606]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y7:SLICE_X43Y7 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:612]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y6:SLICE_X43Y6 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:618]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y5:SLICE_X43Y5 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:624]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y4:SLICE_X43Y4 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:631]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y3:SLICE_X43Y3 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:636]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y2:SLICE_X43Y2 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:641]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X42Y1:SLICE_X43Y1 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:646]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y44:SLICE_X33Y44 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:922]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y43:SLICE_X33Y43 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:928]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y42:SLICE_X33Y42 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:934]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y41:SLICE_X33Y41 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:940]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y40:SLICE_X33Y40 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:946]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y39:SLICE_X33Y39 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:952]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y38:SLICE_X33Y38 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:958]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y37:SLICE_X33Y37 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:964]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y36:SLICE_X33Y36 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:970]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y35:SLICE_X33Y35 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:976]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y34:SLICE_X33Y34 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:982]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y33:SLICE_X33Y33 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:988]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y32:SLICE_X33Y32 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:995]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y31:SLICE_X33Y31 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1001]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y30:SLICE_X33Y30 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1007]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y29:SLICE_X33Y29 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1013]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y28:SLICE_X33Y28 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1019]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y27:SLICE_X33Y27 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1025]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y26:SLICE_X33Y26 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1031]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y25:SLICE_X33Y25 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1037]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y24:SLICE_X33Y24 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1043]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y23:SLICE_X33Y23 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1049]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y22:SLICE_X33Y22 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1055]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y21:SLICE_X33Y21 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1061]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y20:SLICE_X33Y20 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1067]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y19:SLICE_X33Y19 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1073]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y18:SLICE_X33Y18 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1079]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y17:SLICE_X33Y17 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1085]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y16:SLICE_X33Y16 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1091]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y15:SLICE_X33Y15 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1097]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y14:SLICE_X33Y14 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1103]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y13:SLICE_X33Y13 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1109]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y12:SLICE_X33Y12 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1115]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y11:SLICE_X33Y11 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1121]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y10:SLICE_X33Y10 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1127]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y9:SLICE_X33Y9 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1133]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y8:SLICE_X33Y8 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1139]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y7:SLICE_X33Y7 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1146]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y6:SLICE_X33Y6 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1153]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y5:SLICE_X33Y5 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1160]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y4:SLICE_X33Y4 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1167]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y3:SLICE_X33Y3 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1172]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y2:SLICE_X33Y2 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1177]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X33Y1:SLICE_X33Y1 [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc:1182]
Finished Parsing XDC File [C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.srcs/constrs_1/imports/new/our_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1119.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 60 instances

7 Infos, 89 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1119.867 ; gain = 570.062
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1148.816 ; gain = 28.949

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: cb428e62

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1698.668 ; gain = 549.852

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: cb428e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: cb428e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 1 Initialization | Checksum: cb428e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: cb428e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: cb428e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: cb428e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b08d2a1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2066.285 ; gain = 0.000
Retarget | Checksum: 1b08d2a1e
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 192bea63d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 2066.285 ; gain = 0.000
Constant propagation | Checksum: 192bea63d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19035af61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 2066.285 ; gain = 0.000
Sweep | Checksum: 19035af61
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pll_inst/clk0t_BUFG_inst to drive 1 load(s) on clock net clk_out0
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2720e4e8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2066.285 ; gain = 0.000
BUFG optimization | Checksum: 2720e4e8a
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2720e4e8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 2066.285 ; gain = 0.000
Shift Register Optimization | Checksum: 2720e4e8a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2720e4e8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 2066.285 ; gain = 0.000
Post Processing Netlist | Checksum: 2720e4e8a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.473 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 9 Finalization | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2066.285 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              34  |                                              1  |
|  Constant propagation         |               0  |              32  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 2066.285 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.285 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2066.285 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.285 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 185bcf9b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 89 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.285 ; gain = 946.418
INFO: [runtcl-4] Executing : report_drc -file top_TDC_ZED_BOARD_drc_opted.rpt -pb top_TDC_ZED_BOARD_drc_opted.pb -rpx top_TDC_ZED_BOARD_drc_opted.rpx
Command: report_drc -file top_TDC_ZED_BOARD_drc_opted.rpt -pb top_TDC_ZED_BOARD_drc_opted.pb -rpx top_TDC_ZED_BOARD_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2066.285 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.285 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2066.285 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.285 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2066.285 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2066.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6a8737c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2066.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10aa11787

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fcd6619a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fcd6619a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fcd6619a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e36633da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19afcafde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19afcafde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 185f35c64

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 258 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 258, total 258, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 269 nets or LUTs. Breaked 258 LUTs, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2066.285 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          258  |             11  |                   269  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          258  |             11  |                   269  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e57e5cb6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 11cb5014d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11cb5014d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19899420d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2242bb0b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dbf3f44c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 183774d2f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 181783e1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 157cab5f0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c6658a04

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d47df2d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 158a44feb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2066.285 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 158a44feb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2066.285 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 170661b5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.519 | TNS=-3949.231 |
Phase 1 Physical Synthesis Initialization | Checksum: 164bc32a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2067.102 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 164bc32a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2067.102 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 170661b5d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2067.102 ; gain = 0.816

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-26.519. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1628e5f74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816
Phase 4.1 Post Commit Optimization | Checksum: 1628e5f74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1628e5f74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1628e5f74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816
Phase 4.3 Placer Reporting | Checksum: 1628e5f74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2067.102 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aa514422

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816
Ending Placer Task | Checksum: 11d6a9122

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 2067.102 ; gain = 0.816
74 Infos, 89 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2067.102 ; gain = 0.816
INFO: [runtcl-4] Executing : report_io -file top_TDC_ZED_BOARD_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2067.102 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_TDC_ZED_BOARD_utilization_placed.rpt -pb top_TDC_ZED_BOARD_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_TDC_ZED_BOARD_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2067.102 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2073.230 ; gain = 0.035
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 2073.230 ; gain = 0.035
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.230 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2073.230 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2073.230 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2073.230 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 2073.230 ; gain = 0.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 2087.742 ; gain = 14.512
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.66s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.742 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.271 | TNS=-3978.187 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f4555147

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.591 . Memory (MB): peak = 2087.742 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.271 | TNS=-3978.187 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f4555147

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.619 . Memory (MB): peak = 2087.742 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.271 | TNS=-3978.187 |
INFO: [Physopt 32-702] Processed net tp1/out1[159]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll_inst/clk0t. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[155]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[151]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[147]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[143]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[139]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[135]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[131]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[127]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[123]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[119]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[115]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[103]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[99]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[95]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[91]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[87]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[83]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[79]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[159]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/out1[159]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll_inst/clk0t. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[155]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[151]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[147]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[143]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[139]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[135]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[131]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[127]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[123]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[119]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[115]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[103]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[99]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[95]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[91]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[87]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[83]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[79]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tp1/co1[159]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.271 | TNS=-3978.187 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2087.742 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1f4555147

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.720 . Memory (MB): peak = 2087.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2087.742 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-28.271 | TNS=-3978.187 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.742 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f4555147

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.778 . Memory (MB): peak = 2087.742 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 89 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2105.594 ; gain = 0.027
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2105.594 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.594 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2105.594 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2105.594 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2105.594 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 2105.594 ; gain = 0.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c808aedd ConstDB: 0 ShapeSum: 9d381c35 RouteDB: 0
Post Restoration Checksum: NetGraph: ba24d342 | NumContArr: 66e34ebb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a65a1737

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2233.691 ; gain = 118.965

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a65a1737

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2233.691 ; gain = 118.965

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a65a1737

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2233.691 ; gain = 118.965
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 226ad64c4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2300.129 ; gain = 185.402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.306| TNS=-4015.490| WHS=-0.313 | THS=-52.815|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000310655 %
  Global Horizontal Routing Utilization  = 0.0114097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4135
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4134
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14d8a581f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14d8a581f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 18e1293fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2322.742 ; gain = 208.016
Phase 3 Initial Routing | Checksum: 18e1293fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2322.742 ; gain = 208.016
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+====================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                |
+====================+===================+====================================+
| clkOutBuf          | clkOutBuf         | tdc1_decode/dec_reg_reg[1]/D       |
| clkOutBuf          | clkOutBuf         | tdc_decode/dec_reg_reg[1]/D        |
| clkOutBuf          | clkOutBuf         | tdc1_decode/dec_reg_reg[0]/D       |
| clkOutBuf          | clkOutBuf         | tdc_decode/dec_reg_reg[0]/D        |
| clkOutBuf          | clkOutBuf         | tp/gen_code_label2[3].LDPE_insti/D |
+--------------------+-------------------+------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3171
 Number of Nodes with overlaps = 1983
 Number of Nodes with overlaps = 1276
 Number of Nodes with overlaps = 810
 Number of Nodes with overlaps = 470
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.313| TNS=-4436.195| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 292198651

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.313| TNS=-4434.056| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21a1eaca8

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.742 ; gain = 208.016
Phase 4 Rip-up And Reroute | Checksum: 21a1eaca8

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 260149ecf

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.742 ; gain = 208.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.313| TNS=-4422.142| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20814fc3c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20814fc3c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.742 ; gain = 208.016
Phase 5 Delay and Skew Optimization | Checksum: 20814fc3c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d2979614

Time (s): cpu = 00:01:40 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.313| TNS=-4420.202| WHS=-0.313 | THS=-1.693 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 28d851f97

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016
Phase 6.1 Hold Fix Iter | Checksum: 28d851f97

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.313| TNS=-4420.202| WHS=-0.313 | THS=-1.693 |

Phase 6.2 Additional Hold Fix | Checksum: 27353ffe5

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 6.3 Non Free Resource Hold Fix Iter
Phase 6.3 Non Free Resource Hold Fix Iter | Checksum: 1dcb5341f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016
Phase 6 Post Hold Fix | Checksum: 1dcb5341f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.923993 %
  Global Horizontal Routing Utilization  = 1.35463 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1dcb5341f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dcb5341f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2322.742 ; gain = 208.016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 249c6a17f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2322.742 ; gain = 208.016
WARNING: [Route 35-419] Router was unable to fix hold violation on pin tp/gen_code_label1[0].CARRY4_insti/CYINIT driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2f9ecede4

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2322.742 ; gain = 208.016
INFO: [Route 35-57] Estimated Timing Summary | WNS=-31.313| TNS=-4420.202| WHS=-0.313 | THS=-1.693 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2f9ecede4

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2322.742 ; gain = 208.016
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 119544825

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2322.742 ; gain = 208.016
Ending Routing Task | Checksum: 119544825

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2322.742 ; gain = 208.016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 91 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2322.742 ; gain = 217.148
INFO: [runtcl-4] Executing : report_drc -file top_TDC_ZED_BOARD_drc_routed.rpt -pb top_TDC_ZED_BOARD_drc_routed.pb -rpx top_TDC_ZED_BOARD_drc_routed.rpx
Command: report_drc -file top_TDC_ZED_BOARD_drc_routed.rpt -pb top_TDC_ZED_BOARD_drc_routed.pb -rpx top_TDC_ZED_BOARD_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_TDC_ZED_BOARD_methodology_drc_routed.rpt -pb top_TDC_ZED_BOARD_methodology_drc_routed.pb -rpx top_TDC_ZED_BOARD_methodology_drc_routed.rpx
Command: report_methodology -file top_TDC_ZED_BOARD_methodology_drc_routed.rpt -pb top_TDC_ZED_BOARD_methodology_drc_routed.pb -rpx top_TDC_ZED_BOARD_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_TDC_ZED_BOARD_power_routed.rpt -pb top_TDC_ZED_BOARD_power_summary_routed.pb -rpx top_TDC_ZED_BOARD_power_routed.rpx
Command: report_power -file top_TDC_ZED_BOARD_power_routed.rpt -pb top_TDC_ZED_BOARD_power_summary_routed.pb -rpx top_TDC_ZED_BOARD_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
201 Infos, 92 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_TDC_ZED_BOARD_route_status.rpt -pb top_TDC_ZED_BOARD_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_TDC_ZED_BOARD_timing_summary_routed.rpt -pb top_TDC_ZED_BOARD_timing_summary_routed.pb -rpx top_TDC_ZED_BOARD_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_TDC_ZED_BOARD_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_TDC_ZED_BOARD_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_TDC_ZED_BOARD_bus_skew_routed.rpt -pb top_TDC_ZED_BOARD_bus_skew_routed.pb -rpx top_TDC_ZED_BOARD_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2322.742 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2322.742 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.742 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2322.742 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2322.742 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2322.742 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 2322.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darshana/Documents/GitHub/JitFilt/EXP2/FPGA2/FPGA2/FPGA2.runs/impl_1/top_TDC_ZED_BOARD_routed.dcp' has been generated.
Command: write_bitstream -force top_TDC_ZED_BOARD.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_TDC_ZED_BOARD.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2729.836 ; gain = 407.094
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 13:12:59 2024...
