// Seed: 3879779167
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    input tri id_6
);
  assign id_4 = (1);
endmodule
module module_1 (
    input wor id_0
    , id_12,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output wand id_9,
    output wire id_10
);
  id_13(
      .id_0(|id_2), .id_1(id_10)
  );
  assign id_9 = 1;
  wor id_14 = 1'b0;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_9,
      id_8,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
