// Seed: 1114068323
module module_0;
  logic id_1, id_2, id_3;
  assign id_2[1] = id_3;
  assign id_2 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7,
    input wire id_8,
    output wand id_9,
    input tri id_10,
    output wire id_11,
    input wor id_12
);
  wire id_14;
  assign #(id_10) id_11 = id_3;
  module_0 modCall_1 ();
  wire id_15;
endmodule
