name: ADC_Common
description: Address block description
groupName: ADCC
source: STM32U375 SVD v1.0
registers:
  - name: ADCC_CSR
    displayName: ADCC_CSR
    description: Common status register
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADRDY_MST
        description: Master ADC ready
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: EOSMP_MST
        description: End of Sampling phase flag of the master ADC
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EOC_MST
        description: End of regular conversion of the master ADC
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: EOS_MST
        description: End of regular sequence flag of the master ADC
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: OVR_MST
        description: Overrun flag of the master ADC
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: JEOC_MST
        description: End of injected conversion flag of the master ADC
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: JEOS_MST
        description: End of injected sequence flag of the master ADC
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: AWD1_MST
        description: Analog watchdog 1 flag of the master ADC
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: AWD2_MST
        description: Analog watchdog 2 flag of the master ADC
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: AWD3_MST
        description: Analog watchdog 3 flag of the master ADC
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: JQOVF_MST
        description: Injected context queue overflow flag of the master ADC
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: LDORDY_MST
        description: ADC internal voltage regulator flag of the master ADC
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: ADRDY_SLV
        description: Slave ADC ready
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: EOSMP_SLV
        description: End of sampling phase flag of the slave ADC
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: EOC_SLV
        description: End of regular conversion of the slave ADC
        bitOffset: 18
        bitWidth: 1
        access: read-only
      - name: EOS_SLV
        description: End of regular sequence flag of the slave ADC.
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: OVR_SLV
        description: Overrun flag of the slave ADC
        bitOffset: 20
        bitWidth: 1
        access: read-only
      - name: JEOC_SLV
        description: End of injected conversion flag of the slave ADC
        bitOffset: 21
        bitWidth: 1
        access: read-only
      - name: JEOS_SLV
        description: End of injected sequence flag of the slave ADC
        bitOffset: 22
        bitWidth: 1
        access: read-only
      - name: AWD1_SLV
        description: Analog watchdog 1 flag of the slave ADC
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: AWD2_SLV
        description: Analog watchdog 2 flag of the slave ADC
        bitOffset: 24
        bitWidth: 1
        access: read-only
      - name: AWD3_SLV
        description: Analog watchdog 3 flag of the slave ADC
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: JQOVF_SLV
        description: Injected context queue overflow flag of the slave ADC
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: LDORDY_SLV
        description: ADC internal voltage regulator flag of the slave ADC
        bitOffset: 28
        bitWidth: 1
        access: read-only
  - name: ADCC_CCR
    displayName: ADCC_CCR
    description: Common control register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DUAL
        description: Dual ADC mode selection
        bitOffset: 0
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Independent mode
            value: 0
          - name: B_0x1
            description: Combined regular simultaneous + Injected simultaneous mode
            value: 1
          - name: B_0x2
            description: Combined regular simultaneous + Alternate trigger mode
            value: 2
          - name: B_0x3
            description: Combined interleaved mode + Injected simultaneous mode
            value: 3
          - name: B_0x5
            description: Injected simultaneous mode only
            value: 5
          - name: B_0x6
            description: Regular simultaneous mode only
            value: 6
          - name: B_0x7
            description: Interleaved mode only
            value: 7
          - name: B_0x9
            description: Alternate trigger mode only
            value: 9
      - name: DELAY
        description: Delay between two sampling phases
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: DAMDF
        description: Dual ADC mode data format
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dual ADC mode without data packing (ADCC_CDR and ADCC_CDR2 registers not used).
            value: 0
          - name: B_0x2
            description: Data formatting mode for any data width (ADCC_CDR data register is used when the data width is less than 16 bits, otherwise ADCC_CDR2 register is used)
            value: 2
          - name: B_0x3
            description: Data formatting mode for data width lower that 8 bits (ADCC_CDR data register is used)
            value: 3
      - name: VREFEN
        description: Vless thansub>REFINTless than/sub> enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Vless thansub>REFINTless than/sub> channel disabled
            value: 0
          - name: B_0x1
            description: Vless thansub>REFINTless than/sub> channel enabled
            value: 1
      - name: TSEN
        description: Temperature sensor voltage enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Temperature sensor channel disabled
            value: 0
          - name: B_0x1
            description: Temperature sensor channel enabled
            value: 1
      - name: VBATEN
        description: VBAT enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Vless thansub>BATless than/sub> channel disabled
            value: 0
          - name: B_0x1
            description: Vless thansub>BATless than/sub> channel enabled
            value: 1
  - name: ADCC_CDR
    displayName: ADCC_CDR
    description: Common regular data register for dual mode
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDATA_MST
        description: Regular data of the master ADC.
        bitOffset: 0
        bitWidth: 16
        access: read-only
      - name: RDATA_SLV
        description: Regular data of the slave ADC
        bitOffset: 16
        bitWidth: 16
        access: read-only
  - name: ADCC_CDR2
    displayName: ADCC_CDR2
    description: Common regular data register for dual mode
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDATA_ALT
        description: Regular data of the master/slave alternated ADCs.
        bitOffset: 0
        bitWidth: 32
        access: read-only
addressBlocks:
  - offset: 0
    size: 20
    usage: registers
