# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do eD_FF.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:57 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:32:58 on Oct 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:58 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:32:58 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work eD_FF_testbench 
# Start time: 16:32:58 on Oct 14,2021
# Loading sv_std.std
# Loading work.eD_FF_testbench
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/eD_FF_testbench/clk
# ** Error: Cannot open macro file: eD_FF_wave.do
# Error in macro ./eD_FF.do line 18
# Cannot open macro file: eD_FF_wave.do
#     while executing
# "do eD_FF_wave.do"
add wave -position end  sim:/eD_FF_testbench/din
add wave -position end  sim:/eD_FF_testbench/en
add wave -position 1  sim:/eD_FF_testbench/reset
add wave -position end  sim:/eD_FF_testbench/dout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/eDFF_wave.do
do eD_FF.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:38 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:33:38 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:38 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:33:38 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:33:39 on Oct 14,2021, Elapsed time: 0:00:41
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work eD_FF_testbench 
# Start time: 16:33:39 on Oct 14,2021
# Loading sv_std.std
# Loading work.eD_FF_testbench
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# ** Error: Cannot open macro file: eD_FF_wave.do
# Error in macro ./eD_FF.do line 18
# Cannot open macro file: eD_FF_wave.do
#     while executing
# "do eD_FF_wave.do"
add wave -position end  sim:/eD_FF_testbench/clk
add wave -position end  sim:/eD_FF_testbench/clock_period
add wave -position end  sim:/eD_FF_testbench/din
add wave -position end  sim:/eD_FF_testbench/dout
add wave -position end  sim:/eD_FF_testbench/en
add wave -position end  sim:/eD_FF_testbench/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/eD_FF_wave.do
do eD_FF.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:20 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:34:20 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:20 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:34:20 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:34:20 on Oct 14,2021, Elapsed time: 0:00:41
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work eD_FF_testbench 
# Start time: 16:34:20 on Oct 14,2021
# Loading sv_std.std
# Loading work.eD_FF_testbench
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./eD_FF.sv(38)
#    Time: 1450 ps  Iteration: 1  Instance: /eD_FF_testbench
# Break in Module eD_FF_testbench at ./eD_FF.sv line 38
do eD_FF.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:23 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:36:23 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:23 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:36:23 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:36:24 on Oct 14,2021, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work eD_FF_testbench 
# Start time: 16:36:24 on Oct 14,2021
# Loading sv_std.std
# Loading work.eD_FF_testbench
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./eD_FF.sv(38)
#    Time: 1450 ps  Iteration: 1  Instance: /eD_FF_testbench
# Break in Module eD_FF_testbench at ./eD_FF.sv line 38
