{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: kernel_Product_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
            , "line":568
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_Product_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                , "line":579
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Data dependency and..."
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Z_pipe_base (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                      , "line":"576"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Z_pipe_iter (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                      , "line":"575"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Z_pipe_shreg (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                      , "line":"572"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Z_shreg (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                      , "line":"571"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"aFeeder_channel_array (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                      , "line":"570"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"bFeeder_channel_array (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                      , "line":"569"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_Product_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                    , "line":580
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Serial exe: Data dependency and..."
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B5. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Z_pipe_base (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                          , "line":"576"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B5. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Z_pipe_shreg (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                          , "line":"572"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B5. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Z_shreg (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                          , "line":"571"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B5. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"aFeeder_channel_array (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                          , "line":"570"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B5. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"bFeeder_channel_array (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                          , "line":"569"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_Product_class.B5"
                  , "data":
                  ["Yes", "~4", "1"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                        , "line":581
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Data dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Z_shreg (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                              , "line":"571"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Most critical loop feedback path during scheduling:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed."
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                                  , "line":"594"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                              , "line":"583"
                            }
                            , {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/pipe_wrapper.hpp"
                              , "line":"33"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                              , "line":"584"
                            }
                            , {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/pipe_wrapper.hpp"
                              , "line":"33"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/sgemm.sycl.h"
                              , "line":"613"
                            }
                            , {
                              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/III8-JJJ8-KKK1/./include/pipe_wrapper.hpp"
                              , "line":"39"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"82"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
