

================================================================
== Vitis HLS Report for 'MatMul_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Sun Jul  7 00:17:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MatMul-Optimum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.502 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       99|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    12|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    12|        7|      215|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  12|  0|  80|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_162_p2   |         +|   0|  0|   9|           2|           1|
    |y_0_d0               |         +|   0|  0|  39|          32|          32|
    |y_1_d0               |         +|   0|  0|  39|          32|          32|
    |icmp_ln10_fu_156_p2  |      icmp|   0|  0|  10|           2|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  99|          69|          70|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_48                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_48                  |  2|   0|    2|          0|
    |zext_ln10_reg_223        |  2|   0|   64|         62|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|   69|         62|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  MatMul_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  MatMul_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  MatMul_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  MatMul_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  MatMul_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  MatMul_Pipeline_VITIS_LOOP_10_1|  return value|
|y_1_address0  |  out|    1|   ap_memory|                              y_1|         array|
|y_1_ce0       |  out|    1|   ap_memory|                              y_1|         array|
|y_1_we0       |  out|    1|   ap_memory|                              y_1|         array|
|y_1_d0        |  out|   32|   ap_memory|                              y_1|         array|
|y_0_address0  |  out|    1|   ap_memory|                              y_0|         array|
|y_0_ce0       |  out|    1|   ap_memory|                              y_0|         array|
|y_0_we0       |  out|    1|   ap_memory|                              y_0|         array|
|y_0_d0        |  out|   32|   ap_memory|                              y_0|         array|
|A_0_address0  |  out|    1|   ap_memory|                              A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                              A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|                              A_0|         array|
|A_1_address0  |  out|    1|   ap_memory|                              A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                              A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|                              A_1|         array|
|B_0_load      |   in|   32|     ap_none|                         B_0_load|        scalar|
|B_0_load_1    |   in|   32|     ap_none|                       B_0_load_1|        scalar|
|B_1_load      |   in|   32|     ap_none|                         B_1_load|        scalar|
|B_1_load_1    |   in|   32|     ap_none|                       B_1_load_1|        scalar|
+--------------+-----+-----+------------+---------------------------------+--------------+

