$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module CompConst_tb $end
  $var wire 4 # A [3:0] $end
  $var wire 1 * E $end
  $scope module cc1 $end
   $var wire 4 # A [3:0] $end
   $var wire 1 * E $end
   $var wire 4 . B [3:0] $end
   $var wire 6 - T [5:0] $end
   $scope module and1 $end
    $var wire 1 $ a $end
    $var wire 1 % b $end
    $var wire 1 + c $end
   $upscope $end
   $scope module and2 $end
    $var wire 1 & a $end
    $var wire 1 ' b $end
    $var wire 1 , c $end
   $upscope $end
   $scope module and3 $end
    $var wire 1 + a $end
    $var wire 1 , b $end
    $var wire 1 * c $end
   $upscope $end
   $scope module xnor1 $end
    $var wire 1 ( a $end
    $var wire 1 / b $end
    $var wire 1 $ c $end
   $upscope $end
   $scope module xnor2 $end
    $var wire 1 % a $end
    $var wire 1 0 b $end
    $var wire 1 % c $end
   $upscope $end
   $scope module xnor3 $end
    $var wire 1 ) a $end
    $var wire 1 / b $end
    $var wire 1 & c $end
   $upscope $end
   $scope module xnor4 $end
    $var wire 1 ' a $end
    $var wire 1 0 b $end
    $var wire 1 ' c $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
1$
0%
1&
0'
0(
0)
0*
0+
0,
b001010 -
b0101 .
0/
10
#5
b0001 #
1'
1,
b101011 -
#10
b0010 #
0&
0'
1)
0,
b001000 -
#15
b0011 #
1'
b001001 -
#20
b0100 #
1%
1&
0'
0)
1+
b011110 -
#25
b0101 #
1'
1*
1,
b111111 -
#30
b0110 #
0&
0'
1)
0*
0,
b011100 -
#35
b0111 #
1'
b011101 -
#40
b1000 #
0$
0%
1&
0'
1(
0)
0+
b000010 -
#45
b1001 #
1'
1,
b100011 -
#50
b1010 #
0&
0'
1)
0,
b000000 -
#55
b1011 #
1'
b000001 -
#60
b1100 #
1%
1&
0'
0)
b000110 -
#65
b1101 #
1'
1,
b100111 -
#70
b1110 #
0&
0'
1)
0,
b000100 -
#75
b1111 #
1'
b000101 -
#80
