[2021-09-09 09:42:19,690]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 09:42:19,691]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:19,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 09:42:19,910]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:20,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34525184 bytes

[2021-09-09 09:42:20,038]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 09:42:20,038]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:20,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6402048 bytes

[2021-09-09 09:42:20,065]mapper_test.py:220:[INFO]: area: 19 level: 3
[2021-09-09 11:33:04,953]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 11:33:04,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:05,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; ".

Peak memory: 14188544 bytes

[2021-09-09 11:33:05,178]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:05,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34320384 bytes

[2021-09-09 11:33:05,302]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 11:33:05,302]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:07,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :17
score:100
	Report mapping result:
		klut_size()     :39
		klut.num_gates():21
		max delay       :2
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13303808 bytes

[2021-09-09 11:33:07,120]mapper_test.py:220:[INFO]: area: 21 level: 2
[2021-09-09 13:03:55,254]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 13:03:55,254]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:03:55,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; ".

Peak memory: 14565376 bytes

[2021-09-09 13:03:55,476]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:03:55,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-09-09 13:03:55,596]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 13:03:55,596]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:03:57,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :17
score:100
	Report mapping result:
		klut_size()     :39
		klut.num_gates():21
		max delay       :2
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13418496 bytes

[2021-09-09 13:03:57,311]mapper_test.py:220:[INFO]: area: 21 level: 2
[2021-09-09 14:56:33,191]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 14:56:33,191]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:33,191]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:33,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34697216 bytes

[2021-09-09 14:56:33,358]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 14:56:33,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:35,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13312000 bytes

[2021-09-09 14:56:35,289]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-09 15:25:36,635]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 15:25:36,635]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:36,636]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:36,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34615296 bytes

[2021-09-09 15:25:36,768]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 15:25:36,768]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:38,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13406208 bytes

[2021-09-09 15:25:38,699]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-09 16:03:38,782]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 16:03:38,785]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:38,785]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:38,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34553856 bytes

[2021-09-09 16:03:38,919]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 16:03:38,919]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:40,850]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13152256 bytes

[2021-09-09 16:03:40,851]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-09 16:38:19,190]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 16:38:19,190]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:19,190]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:19,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34476032 bytes

[2021-09-09 16:38:19,358]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 16:38:19,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:21,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13275136 bytes

[2021-09-09 16:38:21,344]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-09 17:14:54,454]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-09 17:14:54,456]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:14:54,456]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:14:54,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 17:14:54,590]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-09 17:14:54,590]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:14:56,519]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13312000 bytes

[2021-09-09 17:14:56,519]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-13 23:21:55,022]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-13 23:21:55,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:21:55,023]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:21:55,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34123776 bytes

[2021-09-13 23:21:55,197]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-13 23:21:55,197]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:21:56,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11898880 bytes

[2021-09-13 23:21:56,899]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-13 23:40:38,398]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-13 23:40:38,398]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:38,398]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:38,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-09-13 23:40:38,527]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-13 23:40:38,527]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:38,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6316032 bytes

[2021-09-13 23:40:38,557]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 08:50:54,510]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-14 08:50:54,510]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:50:54,510]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:50:54,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-09-14 08:50:54,677]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-14 08:50:54,677]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:50:56,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 13340672 bytes

[2021-09-14 08:50:56,373]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-14 09:19:34,741]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-14 09:19:34,741]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:34,742]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:34,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-14 09:19:34,887]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-14 09:19:34,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:34,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6336512 bytes

[2021-09-14 09:19:34,906]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:25:51,625]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-15 15:25:51,625]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:51,625]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:51,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-15 15:25:51,790]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-15 15:25:51,790]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:25:53,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 12894208 bytes

[2021-09-15 15:25:53,341]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-15 15:53:09,772]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-15 15:53:09,772]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:09,772]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:09,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-09-15 15:53:09,885]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-15 15:53:09,885]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:09,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6066176 bytes

[2021-09-15 15:53:09,916]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 13:56:35,526]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-18 13:56:35,529]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:35,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:35,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-09-18 13:56:35,637]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-18 13:56:35,637]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:37,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-09-18 13:56:37,209]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-18 16:21:20,392]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-18 16:21:20,393]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:20,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:20,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34111488 bytes

[2021-09-18 16:21:20,504]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-18 16:21:20,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:22,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-09-18 16:21:22,137]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-22 08:54:38,987]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-22 08:54:38,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:38,988]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:39,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34516992 bytes

[2021-09-22 08:54:39,103]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-22 08:54:39,103]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:39,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11153408 bytes

[2021-09-22 08:54:39,894]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-22 11:20:02,546]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-22 11:20:02,547]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:02,547]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:02,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34041856 bytes

[2021-09-22 11:20:02,656]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-22 11:20:02,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:04,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11800576 bytes

[2021-09-22 11:20:04,259]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-23 16:38:23,902]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-23 16:38:23,902]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:23,902]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:24,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34279424 bytes

[2021-09-23 16:38:24,012]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-23 16:38:24,012]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:25,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11452416 bytes

[2021-09-23 16:38:25,609]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-23 17:02:03,743]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-23 17:02:03,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:03,744]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:03,854]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34271232 bytes

[2021-09-23 17:02:03,855]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-23 17:02:03,855]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:05,434]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 12038144 bytes

[2021-09-23 17:02:05,435]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-23 18:03:03,238]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-23 18:03:03,239]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:03,239]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:03,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 18:03:03,344]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-23 18:03:03,345]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:04,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-09-23 18:03:04,948]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-27 16:30:21,952]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-27 16:30:21,956]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:21,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:22,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-09-27 16:30:22,069]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-27 16:30:22,069]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:23,690]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 12038144 bytes

[2021-09-27 16:30:23,690]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-27 17:37:09,536]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-27 17:37:09,536]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:09,536]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:09,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34148352 bytes

[2021-09-27 17:37:09,646]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-27 17:37:09,647]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:11,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:4
rewriting!
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-09-27 17:37:11,234]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-28 02:03:23,793]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-28 02:03:23,794]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:23,794]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:23,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 02:03:23,906]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-28 02:03:23,907]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:25,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-09-28 02:03:25,525]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-28 16:43:10,194]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-28 16:43:10,194]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:10,195]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:10,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-09-28 16:43:10,309]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-28 16:43:10,309]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:11,963]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11804672 bytes

[2021-09-28 16:43:11,963]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-09-28 17:22:07,983]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-09-28 17:22:07,984]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:07,984]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:08,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-09-28 17:22:08,094]mapper_test.py:156:[INFO]: area: 18 level: 3
[2021-09-28 17:22:08,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:09,641]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 12144640 bytes

[2021-09-28 17:22:09,641]mapper_test.py:220:[INFO]: area: 25 level: 2
[2021-10-09 10:39:00,891]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-09 10:39:00,892]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:00,892]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:01,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34185216 bytes

[2021-10-09 10:39:01,001]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-09 10:39:01,001]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:01,029]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6737920 bytes

[2021-10-09 10:39:01,030]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-09 11:21:39,980]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-09 11:21:39,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:39,981]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:40,090]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-10-09 11:21:40,091]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-09 11:21:40,092]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:40,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6680576 bytes

[2021-10-09 11:21:40,114]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-09 16:29:36,665]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-09 16:29:36,665]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:36,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:36,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34283520 bytes

[2021-10-09 16:29:36,786]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-09 16:29:36,786]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:37,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 10944512 bytes

[2021-10-09 16:29:37,671]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:46:47,359]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-09 16:46:47,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:47,360]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:47,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-09 16:46:47,475]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-09 16:46:47,475]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:48,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 10883072 bytes

[2021-10-09 16:46:48,309]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 10:53:04,097]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-12 10:53:04,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:04,098]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:04,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-10-12 10:53:04,213]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-12 10:53:04,214]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:05,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-12 10:53:05,893]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-12 11:15:39,656]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-12 11:15:39,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:39,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:39,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-10-12 11:15:39,775]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-12 11:15:39,775]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:39,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6266880 bytes

[2021-10-12 11:15:39,807]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-12 13:28:29,903]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-12 13:28:29,903]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:29,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:30,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-10-12 13:28:30,017]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-12 13:28:30,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:31,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-12 13:28:31,758]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-12 14:59:06,964]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-12 14:59:06,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:06,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:07,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34529280 bytes

[2021-10-12 14:59:07,133]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-12 14:59:07,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:08,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11096064 bytes

[2021-10-12 14:59:08,781]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-12 18:43:52,870]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-12 18:43:52,870]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:43:52,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:43:52,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-10-12 18:43:52,986]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-12 18:43:52,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:43:54,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11264000 bytes

[2021-10-12 18:43:54,653]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-18 11:37:20,107]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-18 11:37:20,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:20,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:20,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-10-18 11:37:20,232]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-18 11:37:20,232]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:21,886]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11329536 bytes

[2021-10-18 11:37:21,887]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-18 12:02:59,586]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-18 12:02:59,586]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:59,587]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:59,703]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-10-18 12:02:59,704]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-18 12:02:59,704]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:59,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-10-18 12:02:59,723]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-19 14:10:57,029]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-19 14:10:57,031]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:57,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:57,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-19 14:10:57,145]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-19 14:10:57,146]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:57,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-19 14:10:57,162]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:29:50,525]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-22 13:29:50,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:50,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:50,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-10-22 13:29:50,645]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-22 13:29:50,645]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:50,690]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 8933376 bytes

[2021-10-22 13:29:50,691]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:50:43,481]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-22 13:50:43,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:43,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:43,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-10-22 13:50:43,596]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-22 13:50:43,596]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:43,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-10-22 13:50:43,643]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:01:18,061]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-22 14:01:18,061]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:18,062]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:18,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34480128 bytes

[2021-10-22 14:01:18,176]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-22 14:01:18,176]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:18,191]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-22 14:01:18,192]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:04:38,702]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-22 14:04:38,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:38,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:38,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-10-22 14:04:38,816]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-22 14:04:38,817]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:38,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 6164480 bytes

[2021-10-22 14:04:38,836]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-23 13:27:18,127]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-23 13:27:18,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:18,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:18,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-10-23 13:27:18,244]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-23 13:27:18,244]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:19,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11362304 bytes

[2021-10-23 13:27:19,864]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-24 17:38:40,639]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-24 17:38:40,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:40,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:40,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-10-24 17:38:40,756]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-24 17:38:40,756]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:42,438]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11386880 bytes

[2021-10-24 17:38:42,438]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-24 17:59:07,257]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-24 17:59:07,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:07,257]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:07,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34521088 bytes

[2021-10-24 17:59:07,373]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-24 17:59:07,373]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:08,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-24 17:59:08,995]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-26 10:24:37,437]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-26 10:24:37,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:37,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:37,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-10-26 10:24:37,562]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-26 10:24:37,562]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:37,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:5
	Report mapping result:
		klut_size()     :39
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 5779456 bytes

[2021-10-26 10:24:37,588]mapper_test.py:224:[INFO]: area: 21 level: 3
[2021-10-26 10:56:41,608]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-26 10:56:41,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:41,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:41,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-10-26 10:56:41,744]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-26 10:56:41,744]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:43,379]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():24
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-26 10:56:43,379]mapper_test.py:224:[INFO]: area: 24 level: 2
[2021-10-26 11:18:02,559]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-26 11:18:02,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:02,560]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:02,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-10-26 11:18:02,674]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-26 11:18:02,675]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:04,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11218944 bytes

[2021-10-26 11:18:04,303]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-26 12:16:11,397]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-26 12:16:11,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:11,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:11,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34516992 bytes

[2021-10-26 12:16:11,512]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-26 12:16:11,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:13,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-26 12:16:13,138]mapper_test.py:224:[INFO]: area: 25 level: 2
[2021-10-26 14:12:12,960]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-26 14:12:12,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:12,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:13,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34533376 bytes

[2021-10-26 14:12:13,075]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-26 14:12:13,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:13,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-26 14:12:13,104]mapper_test.py:224:[INFO]: area: 21 level: 3
[2021-10-29 16:09:17,106]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-10-29 16:09:17,107]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:17,107]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:17,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34549760 bytes

[2021-10-29 16:09:17,284]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-10-29 16:09:17,285]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:17,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():26
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-29 16:09:17,310]mapper_test.py:224:[INFO]: area: 26 level: 3
[2021-11-03 09:50:33,747]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-03 09:50:33,747]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:33,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:33,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-11-03 09:50:33,872]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-03 09:50:33,872]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:33,898]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():26
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig_output.v
	Peak memory: 5787648 bytes

[2021-11-03 09:50:33,899]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 10:02:38,752]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-03 10:02:38,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:38,753]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:38,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34471936 bytes

[2021-11-03 10:02:38,913]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-03 10:02:38,914]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:38,938]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():26
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig_output.v
	Peak memory: 5832704 bytes

[2021-11-03 10:02:38,939]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 13:42:38,343]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-03 13:42:38,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:38,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:38,458]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-11-03 13:42:38,459]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-03 13:42:38,459]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:38,489]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():26
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig_output.v
	Peak memory: 5742592 bytes

[2021-11-03 13:42:38,489]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 13:48:54,207]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-03 13:48:54,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:54,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:54,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-11-03 13:48:54,323]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-03 13:48:54,323]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:54,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():26
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig_output.v
	Peak memory: 5799936 bytes

[2021-11-03 13:48:54,349]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-04 15:55:45,057]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-04 15:55:45,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:45,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:45,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34213888 bytes

[2021-11-04 15:55:45,178]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-04 15:55:45,179]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:45,207]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig_output.v
	Peak memory: 5763072 bytes

[2021-11-04 15:55:45,208]mapper_test.py:226:[INFO]: area: 20 level: 3
[2021-11-16 12:27:18,798]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-16 12:27:18,799]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:18,799]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:18,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-11-16 12:27:18,963]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-16 12:27:18,963]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:18,982]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000747 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-16 12:27:18,983]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-16 14:16:14,217]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-16 14:16:14,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:14,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:14,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34009088 bytes

[2021-11-16 14:16:14,339]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-16 14:16:14,339]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:14,364]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000452 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-16 14:16:14,365]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-16 14:22:34,178]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-16 14:22:34,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:34,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:34,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-11-16 14:22:34,354]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-16 14:22:34,355]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:34,374]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000714 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-16 14:22:34,375]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-17 16:35:13,648]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-17 16:35:13,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:13,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:13,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-11-17 16:35:13,774]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-17 16:35:13,774]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:13,803]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000777 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-17 16:35:13,804]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-18 10:17:41,620]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-18 10:17:41,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:41,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:41,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-11-18 10:17:41,774]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-18 10:17:41,774]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:41,798]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.001551 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-18 10:17:41,798]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-23 16:10:32,278]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-23 16:10:32,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:32,279]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:32,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34516992 bytes

[2021-11-23 16:10:32,396]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-23 16:10:32,396]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:32,414]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.001884 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-23 16:10:32,414]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-23 16:41:30,227]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-23 16:41:30,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:30,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:30,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-11-23 16:41:30,352]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-23 16:41:30,352]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:30,378]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.001654 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 6262784 bytes

[2021-11-23 16:41:30,379]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-24 11:38:09,027]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 11:38:09,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:09,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:09,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34508800 bytes

[2021-11-24 11:38:09,146]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 11:38:09,147]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:09,174]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 8.2e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5722112 bytes

[2021-11-24 11:38:09,175]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:01:23,581]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 12:01:23,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:23,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:23,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-11-24 12:01:23,695]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 12:01:23,695]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:23,719]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 4.9e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-24 12:01:23,720]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:04:56,452]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 12:04:56,452]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:56,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:56,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-11-24 12:04:56,567]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 12:04:56,568]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:56,590]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000515 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5857280 bytes

[2021-11-24 12:04:56,591]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-24 12:10:43,589]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 12:10:43,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:43,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:43,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-11-24 12:10:43,711]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 12:10:43,712]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:43,726]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00017 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5521408 bytes

[2021-11-24 12:10:43,726]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-24 12:56:54,904]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 12:56:54,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:54,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:55,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34234368 bytes

[2021-11-24 12:56:55,015]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 12:56:55,016]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:55,039]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000512 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 5812224 bytes

[2021-11-24 12:56:55,040]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-24 13:04:03,015]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 13:04:03,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:03,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:03,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-11-24 13:04:03,178]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 13:04:03,178]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:04,848]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 0.000485 secs
Mapping time: 0.000514 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 11091968 bytes

[2021-11-24 13:04:04,848]mapper_test.py:228:[INFO]: area: 25 level: 2
[2021-11-24 13:27:27,581]mapper_test.py:79:[INFO]: run case "pm1_comb"
[2021-11-24 13:27:27,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:27,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:27,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      21.0.  Edge =       55.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
P:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =      106.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       52.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       50.  Cut =       96.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34508800 bytes

[2021-11-24 13:27:27,702]mapper_test.py:160:[INFO]: area: 18 level: 3
[2021-11-24 13:27:27,702]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:29,383]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
Mapping time: 4.8e-05 secs
Mapping time: 4.6e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():25
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v
	Peak memory: 11177984 bytes

[2021-11-24 13:27:29,384]mapper_test.py:228:[INFO]: area: 25 level: 2
