
nooooo-nooooo-la-polizia.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  08005b44  08005b44  00006b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f20  08005f20  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f20  08005f20  00006f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f28  08005f28  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f28  08005f28  00006f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f2c  08005f2c  00006f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005f30  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006dc  2000005c  08005f8c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000738  08005f8c  00007738  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a0ac  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d12  00000000  00000000  00011138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  00012e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000636  00000000  00000000  00013650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015dc4  00000000  00000000  00013c86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a711  00000000  00000000  00029a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086620  00000000  00000000  0003415b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba77b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002598  00000000  00000000  000ba7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000bcd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005b2c 	.word	0x08005b2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08005b2c 	.word	0x08005b2c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <HAL_UARTEx_RxEventCallback>:
/* USER CODE BEGIN 0 */

/**
 * @brief Обработчик прерывания IDLE для UART
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	460b      	mov	r3, r1
 80005c6:	807b      	strh	r3, [r7, #2]
	// Вызываем обработчик IDLE из нашей библиотеки
	SecUart_RxIdleCallback(&secure_uart_ctx, huart);
 80005c8:	6879      	ldr	r1, [r7, #4]
 80005ca:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <HAL_UARTEx_RxEventCallback+0x1c>)
 80005cc:	f000 fe26 	bl	800121c <SecUart_RxIdleCallback>
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000330 	.word	0x20000330

080005dc <HAL_UART_TxCpltCallback>:

/**
 * @brief Обработчик завершения передачи по DMA
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b092      	sub	sp, #72	@ 0x48
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	// Добавляем логирование
	char debug[64];
	sprintf(debug, "HAL_UART_TxCpltCallback called for UART: 0x%lX\r\n", (uint32_t)huart->Instance);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	461a      	mov	r2, r3
 80005ea:	f107 0308 	add.w	r3, r7, #8
 80005ee:	4912      	ldr	r1, [pc, #72]	@ (8000638 <HAL_UART_TxCpltCallback+0x5c>)
 80005f0:	4618      	mov	r0, r3
 80005f2:	f004 fe99 	bl	8005328 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)debug, strlen(debug), 100);
 80005f6:	f107 0308 	add.w	r3, r7, #8
 80005fa:	4618      	mov	r0, r3
 80005fc:	f7ff fdf0 	bl	80001e0 <strlen>
 8000600:	4603      	mov	r3, r0
 8000602:	b29a      	uxth	r2, r3
 8000604:	f107 0108 	add.w	r1, r7, #8
 8000608:	2364      	movs	r3, #100	@ 0x64
 800060a:	480c      	ldr	r0, [pc, #48]	@ (800063c <HAL_UART_TxCpltCallback+0x60>)
 800060c:	f003 fa18 	bl	8003a40 <HAL_UART_Transmit>

	if (huart == secure_uart_ctx.huart_tx) {
 8000610:	4b0b      	ldr	r3, [pc, #44]	@ (8000640 <HAL_UART_TxCpltCallback+0x64>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	429a      	cmp	r2, r3
 8000618:	d109      	bne.n	800062e <HAL_UART_TxCpltCallback+0x52>
		// Устанавливаем флаг завершения передачи
		secure_uart_ctx.tx_complete = true;
 800061a:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <HAL_UART_TxCpltCallback+0x64>)
 800061c:	2201      	movs	r2, #1
 800061e:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
		HAL_UART_Transmit(&huart2, (uint8_t*)"TX Complete flag set to true\r\n", 30, 100);
 8000622:	2364      	movs	r3, #100	@ 0x64
 8000624:	221e      	movs	r2, #30
 8000626:	4907      	ldr	r1, [pc, #28]	@ (8000644 <HAL_UART_TxCpltCallback+0x68>)
 8000628:	4804      	ldr	r0, [pc, #16]	@ (800063c <HAL_UART_TxCpltCallback+0x60>)
 800062a:	f003 fa09 	bl	8003a40 <HAL_UART_Transmit>
	}
}
 800062e:	bf00      	nop
 8000630:	3748      	adds	r7, #72	@ 0x48
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	08005b44 	.word	0x08005b44
 800063c:	200000c0 	.word	0x200000c0
 8000640:	20000330 	.word	0x20000330
 8000644:	08005b78 	.word	0x08005b78

08000648 <ProcessSecureUart>:

/**
 * @brief Обработка защищенного UART
 */
static void ProcessSecureUart(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b0b4      	sub	sp, #208	@ 0xd0
 800064c:	af02      	add	r7, sp, #8
	// Проверяем, есть ли принятые данные
	if (secure_uart_ctx.rx_complete) {
 800064e:	4b31      	ldr	r3, [pc, #196]	@ (8000714 <ProcessSecureUart+0xcc>)
 8000650:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2b00      	cmp	r3, #0
 8000658:	d058      	beq.n	800070c <ProcessSecureUart+0xc4>
		uint8_t rx_data[DATA_BUFFER_SIZE];
		uint8_t rx_size;
		SecUartMsgType rx_type;

		// Обрабатываем принятые данные
		SecUartError err = SecUart_ProcessRxData(&secure_uart_ctx, rx_data, &rx_size, &rx_type);
 800065a:	f107 03c5 	add.w	r3, r7, #197	@ 0xc5
 800065e:	f107 02c6 	add.w	r2, r7, #198	@ 0xc6
 8000662:	1d39      	adds	r1, r7, #4
 8000664:	482b      	ldr	r0, [pc, #172]	@ (8000714 <ProcessSecureUart+0xcc>)
 8000666:	f000 fcc7 	bl	8000ff8 <SecUart_ProcessRxData>
 800066a:	4603      	mov	r3, r0
 800066c:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

		if (err == SECUART_OK) {
 8000670:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000674:	2b00      	cmp	r3, #0
 8000676:	d13b      	bne.n	80006f0 <ProcessSecureUart+0xa8>
			// Выводим расшифрованные данные в монитор
			char log_buffer[128];
			snprintf(log_buffer, sizeof(log_buffer),
 8000678:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 800067c:	461a      	mov	r2, r3
 800067e:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8000682:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8000686:	9300      	str	r3, [sp, #0]
 8000688:	4613      	mov	r3, r2
 800068a:	4a23      	ldr	r2, [pc, #140]	@ (8000718 <ProcessSecureUart+0xd0>)
 800068c:	2180      	movs	r1, #128	@ 0x80
 800068e:	f004 fe15 	bl	80052bc <sniprintf>
					"Received data [type=%u, size=%u]: ", rx_type, rx_size);
			SecUart_Log(&secure_uart_ctx, log_buffer);
 8000692:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000696:	4619      	mov	r1, r3
 8000698:	481e      	ldr	r0, [pc, #120]	@ (8000714 <ProcessSecureUart+0xcc>)
 800069a:	f000 fdff 	bl	800129c <SecUart_Log>

			// Добавляем содержимое данных (только для текстовых данных)
			if (rx_type == SECUART_MSG_DATA) {
 800069e:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d132      	bne.n	800070c <ProcessSecureUart+0xc4>
				// Копируем данные в текстовый буфер для вывода
				memcpy(log_buffer, rx_data, rx_size);
 80006a6:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80006aa:	461a      	mov	r2, r3
 80006ac:	1d39      	adds	r1, r7, #4
 80006ae:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80006b2:	4618      	mov	r0, r3
 80006b4:	f004 feae 	bl	8005414 <memcpy>
				log_buffer[rx_size] = '\0';
 80006b8:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80006bc:	33c8      	adds	r3, #200	@ 0xc8
 80006be:	443b      	add	r3, r7
 80006c0:	2200      	movs	r2, #0
 80006c2:	f803 2c84 	strb.w	r2, [r3, #-132]
				SecUart_Log(&secure_uart_ctx, log_buffer);
 80006c6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80006ca:	4619      	mov	r1, r3
 80006cc:	4811      	ldr	r0, [pc, #68]	@ (8000714 <ProcessSecureUart+0xcc>)
 80006ce:	f000 fde5 	bl	800129c <SecUart_Log>
				SecUart_Log(&secure_uart_ctx, "\r\n");
 80006d2:	4912      	ldr	r1, [pc, #72]	@ (800071c <ProcessSecureUart+0xd4>)
 80006d4:	480f      	ldr	r0, [pc, #60]	@ (8000714 <ProcessSecureUart+0xcc>)
 80006d6:	f000 fde1 	bl	800129c <SecUart_Log>

				// Отправляем подтверждение с правильным размером
				uint8_t ack_data[1] = {0};
 80006da:	2300      	movs	r3, #0
 80006dc:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
				// Размер = 1, поскольку мы отправляем только тип сообщения
				SecUart_Send(&secure_uart_ctx, ack_data, 1, SECUART_MSG_ACK);
 80006e0:	f107 01c4 	add.w	r1, r7, #196	@ 0xc4
 80006e4:	2302      	movs	r3, #2
 80006e6:	2201      	movs	r2, #1
 80006e8:	480a      	ldr	r0, [pc, #40]	@ (8000714 <ProcessSecureUart+0xcc>)
 80006ea:	f000 fb6d 	bl	8000dc8 <SecUart_Send>
			snprintf(log_buffer, sizeof(log_buffer),
					"Received unknown message type: %u\r\n", rx_type);
			SecUart_Log(&secure_uart_ctx, log_buffer);
		}
	}
}
 80006ee:	e00d      	b.n	800070c <ProcessSecureUart+0xc4>
			snprintf(log_buffer, sizeof(log_buffer),
 80006f0:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 80006f4:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80006f8:	4a09      	ldr	r2, [pc, #36]	@ (8000720 <ProcessSecureUart+0xd8>)
 80006fa:	2140      	movs	r1, #64	@ 0x40
 80006fc:	f004 fdde 	bl	80052bc <sniprintf>
			SecUart_Log(&secure_uart_ctx, log_buffer);
 8000700:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000704:	4619      	mov	r1, r3
 8000706:	4803      	ldr	r0, [pc, #12]	@ (8000714 <ProcessSecureUart+0xcc>)
 8000708:	f000 fdc8 	bl	800129c <SecUart_Log>
}
 800070c:	bf00      	nop
 800070e:	37c8      	adds	r7, #200	@ 0xc8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000330 	.word	0x20000330
 8000718:	08005b98 	.word	0x08005b98
 800071c:	08005bbc 	.word	0x08005bbc
 8000720:	08005bc0 	.word	0x08005bc0

08000724 <SendPeriodicMessage>:

/**
 * @brief Отправка периодического сообщения
 */
static void SendPeriodicMessage(void) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b0ae      	sub	sp, #184	@ 0xb8
 8000728:	af04      	add	r7, sp, #16
	uint32_t current_time = HAL_GetTick();
 800072a:	f001 fd99 	bl	8002260 <HAL_GetTick>
 800072e:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

	// Каждые 5 секунд выводим отладочную информацию для мониторинга состояния
	static uint32_t last_debug_time = 0;
	if (current_time - last_debug_time >= 5000) {
 8000732:	4b40      	ldr	r3, [pc, #256]	@ (8000834 <SendPeriodicMessage+0x110>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800073a:	1ad3      	subs	r3, r2, r3
 800073c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000740:	4293      	cmp	r3, r2
 8000742:	d91f      	bls.n	8000784 <SendPeriodicMessage+0x60>
		char debug_buffer[128];
		snprintf(debug_buffer, sizeof(debug_buffer),
 8000744:	4b3c      	ldr	r3, [pc, #240]	@ (8000838 <SendPeriodicMessage+0x114>)
 8000746:	681b      	ldr	r3, [r3, #0]
				"DEBUG: Time=%lu, LastTX=%lu, TxComplete=%d, RxComplete=%d\r\n",
				current_time, last_tx_time,
				secure_uart_ctx.tx_complete, secure_uart_ctx.rx_complete);
 8000748:	4a3c      	ldr	r2, [pc, #240]	@ (800083c <SendPeriodicMessage+0x118>)
 800074a:	f892 2231 	ldrb.w	r2, [r2, #561]	@ 0x231
 800074e:	b2d2      	uxtb	r2, r2
		snprintf(debug_buffer, sizeof(debug_buffer),
 8000750:	4611      	mov	r1, r2
				secure_uart_ctx.tx_complete, secure_uart_ctx.rx_complete);
 8000752:	4a3a      	ldr	r2, [pc, #232]	@ (800083c <SendPeriodicMessage+0x118>)
 8000754:	f892 2230 	ldrb.w	r2, [r2, #560]	@ 0x230
 8000758:	b2d2      	uxtb	r2, r2
		snprintf(debug_buffer, sizeof(debug_buffer),
 800075a:	f107 0020 	add.w	r0, r7, #32
 800075e:	9202      	str	r2, [sp, #8]
 8000760:	9101      	str	r1, [sp, #4]
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000768:	4a35      	ldr	r2, [pc, #212]	@ (8000840 <SendPeriodicMessage+0x11c>)
 800076a:	2180      	movs	r1, #128	@ 0x80
 800076c:	f004 fda6 	bl	80052bc <sniprintf>
		SecUart_Log(&secure_uart_ctx, debug_buffer);
 8000770:	f107 0320 	add.w	r3, r7, #32
 8000774:	4619      	mov	r1, r3
 8000776:	4831      	ldr	r0, [pc, #196]	@ (800083c <SendPeriodicMessage+0x118>)
 8000778:	f000 fd90 	bl	800129c <SecUart_Log>
		last_debug_time = current_time;
 800077c:	4a2d      	ldr	r2, [pc, #180]	@ (8000834 <SendPeriodicMessage+0x110>)
 800077e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000782:	6013      	str	r3, [r2, #0]
	}

	// Проверяем, прошло ли достаточно времени с последней отправки
	if (current_time - last_tx_time >= TX_PERIOD_MS) {
 8000784:	4b2c      	ldr	r3, [pc, #176]	@ (8000838 <SendPeriodicMessage+0x114>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000792:	4293      	cmp	r3, r2
 8000794:	d949      	bls.n	800082a <SendPeriodicMessage+0x106>
		// Если предыдущая передача не завершена, пробуем принудительно сбросить флаг
		if (!secure_uart_ctx.tx_complete) {
 8000796:	4b29      	ldr	r3, [pc, #164]	@ (800083c <SendPeriodicMessage+0x118>)
 8000798:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 800079c:	b2db      	uxtb	r3, r3
 800079e:	f083 0301 	eor.w	r3, r3, #1
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d007      	beq.n	80007b8 <SendPeriodicMessage+0x94>
			SecUart_Log(&secure_uart_ctx, "WARNING: Forcing tx_complete to true\r\n");
 80007a8:	4926      	ldr	r1, [pc, #152]	@ (8000844 <SendPeriodicMessage+0x120>)
 80007aa:	4824      	ldr	r0, [pc, #144]	@ (800083c <SendPeriodicMessage+0x118>)
 80007ac:	f000 fd76 	bl	800129c <SecUart_Log>
			secure_uart_ctx.tx_complete = true;
 80007b0:	4b22      	ldr	r3, [pc, #136]	@ (800083c <SendPeriodicMessage+0x118>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
		}

		// Формируем тестовое сообщение
		uint8_t msg_data[32];
		memset(msg_data, 0, sizeof(msg_data)); // Очищаем буфер
 80007b8:	463b      	mov	r3, r7
 80007ba:	2220      	movs	r2, #32
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f004 fde4 	bl	800538c <memset>

		// Используем безопасную функцию с проверкой длины
		uint8_t msg_size = snprintf((char*)msg_data, sizeof(msg_data) - 1,
				"Test message #%lu", secure_uart_ctx.packets_sent + 1);
 80007c4:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <SendPeriodicMessage+0x118>)
 80007c6:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
		uint8_t msg_size = snprintf((char*)msg_data, sizeof(msg_data) - 1,
 80007ca:	3301      	adds	r3, #1
 80007cc:	4638      	mov	r0, r7
 80007ce:	4a1e      	ldr	r2, [pc, #120]	@ (8000848 <SendPeriodicMessage+0x124>)
 80007d0:	211f      	movs	r1, #31
 80007d2:	f004 fd73 	bl	80052bc <sniprintf>
 80007d6:	4603      	mov	r3, r0
 80007d8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

		// Добавляем 1 для учета типа сообщения
		SecUartError err = SecUart_Send(&secure_uart_ctx, msg_data, msg_size + 1, SECUART_MSG_DATA);
 80007dc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80007e0:	3301      	adds	r3, #1
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	4639      	mov	r1, r7
 80007e6:	2301      	movs	r3, #1
 80007e8:	4814      	ldr	r0, [pc, #80]	@ (800083c <SendPeriodicMessage+0x118>)
 80007ea:	f000 faed 	bl	8000dc8 <SecUart_Send>
 80007ee:	4603      	mov	r3, r0
 80007f0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2


		if (err == SECUART_OK) {
 80007f4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d108      	bne.n	800080e <SendPeriodicMessage+0xea>
			// Обновляем время последней отправки
			last_tx_time = current_time;
 80007fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000838 <SendPeriodicMessage+0x114>)
 80007fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000802:	6013      	str	r3, [r2, #0]
			SecUart_Log(&secure_uart_ctx, "INFO: Message sent successfully\r\n");
 8000804:	4911      	ldr	r1, [pc, #68]	@ (800084c <SendPeriodicMessage+0x128>)
 8000806:	480d      	ldr	r0, [pc, #52]	@ (800083c <SendPeriodicMessage+0x118>)
 8000808:	f000 fd48 	bl	800129c <SecUart_Log>
			char err_buffer[64];
			snprintf(err_buffer, sizeof(err_buffer), "ERROR: Failed to send message, error=%d\r\n", err);
			SecUart_Log(&secure_uart_ctx, err_buffer);
		}
	}
}
 800080c:	e00d      	b.n	800082a <SendPeriodicMessage+0x106>
			snprintf(err_buffer, sizeof(err_buffer), "ERROR: Failed to send message, error=%d\r\n", err);
 800080e:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8000812:	f107 0020 	add.w	r0, r7, #32
 8000816:	4a0e      	ldr	r2, [pc, #56]	@ (8000850 <SendPeriodicMessage+0x12c>)
 8000818:	2140      	movs	r1, #64	@ 0x40
 800081a:	f004 fd4f 	bl	80052bc <sniprintf>
			SecUart_Log(&secure_uart_ctx, err_buffer);
 800081e:	f107 0320 	add.w	r3, r7, #32
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	@ (800083c <SendPeriodicMessage+0x118>)
 8000826:	f000 fd39 	bl	800129c <SecUart_Log>
}
 800082a:	bf00      	nop
 800082c:	37a8      	adds	r7, #168	@ 0xa8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	200005e0 	.word	0x200005e0
 8000838:	200005dc 	.word	0x200005dc
 800083c:	20000330 	.word	0x20000330
 8000840:	08005be4 	.word	0x08005be4
 8000844:	08005c20 	.word	0x08005c20
 8000848:	08005c48 	.word	0x08005c48
 800084c:	08005c5c 	.word	0x08005c5c
 8000850:	08005c80 	.word	0x08005c80

08000854 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000854:	b5b0      	push	{r4, r5, r7, lr}
 8000856:	b08c      	sub	sp, #48	@ 0x30
 8000858:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800085a:	f001 fc9b 	bl	8002194 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800085e:	f000 f86b 	bl	8000938 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000862:	f000 f99f 	bl	8000ba4 <MX_GPIO_Init>
	MX_DMA_Init();
 8000866:	f000 f94f 	bl	8000b08 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800086a:	f000 f8f9 	bl	8000a60 <MX_USART2_UART_Init>
	MX_USART1_UART_Init();
 800086e:	f000 f8cd 	bl	8000a0c <MX_USART1_UART_Init>
	MX_USART6_UART_Init();
 8000872:	f000 f91f 	bl	8000ab4 <MX_USART6_UART_Init>
	/* USER CODE BEGIN 2 */

	// Инициализация защищенного UART
	SecUartError err = SecUart_Init(&secure_uart_ctx, &huart1, &huart6, &huart2, secure_key);
 8000876:	4b25      	ldr	r3, [pc, #148]	@ (800090c <main+0xb8>)
 8000878:	9300      	str	r3, [sp, #0]
 800087a:	4b25      	ldr	r3, [pc, #148]	@ (8000910 <main+0xbc>)
 800087c:	4a25      	ldr	r2, [pc, #148]	@ (8000914 <main+0xc0>)
 800087e:	4926      	ldr	r1, [pc, #152]	@ (8000918 <main+0xc4>)
 8000880:	4826      	ldr	r0, [pc, #152]	@ (800091c <main+0xc8>)
 8000882:	f000 fa03 	bl	8000c8c <SecUart_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (err != SECUART_OK) {
 800088c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000890:	2b00      	cmp	r3, #0
 8000892:	d01c      	beq.n	80008ce <main+0x7a>
		// Ошибка инициализации
		char error_msg[] = "Failed to initialize secure UART!\r\n";
 8000894:	4b22      	ldr	r3, [pc, #136]	@ (8000920 <main+0xcc>)
 8000896:	463c      	mov	r4, r7
 8000898:	461d      	mov	r5, r3
 800089a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800089c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800089e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a2:	682b      	ldr	r3, [r5, #0]
 80008a4:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*)error_msg, strlen(error_msg), 100);
 80008a6:	463b      	mov	r3, r7
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fc99 	bl	80001e0 <strlen>
 80008ae:	4603      	mov	r3, r0
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	4639      	mov	r1, r7
 80008b4:	2364      	movs	r3, #100	@ 0x64
 80008b6:	4816      	ldr	r0, [pc, #88]	@ (8000910 <main+0xbc>)
 80008b8:	f003 f8c2 	bl	8003a40 <HAL_UART_Transmit>

		// Бесконечный цикл в случае ошибки
		while (1) {
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008bc:	2120      	movs	r1, #32
 80008be:	4819      	ldr	r0, [pc, #100]	@ (8000924 <main+0xd0>)
 80008c0:	f002 fbbb 	bl	800303a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 80008c4:	20c8      	movs	r0, #200	@ 0xc8
 80008c6:	f001 fcd7 	bl	8002278 <HAL_Delay>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008ca:	bf00      	nop
 80008cc:	e7f6      	b.n	80008bc <main+0x68>
		}
	}

	// Отправляем приветственное сообщение в монитор
	SecUart_Log(&secure_uart_ctx, "\r\n=================================\r\n");
 80008ce:	4916      	ldr	r1, [pc, #88]	@ (8000928 <main+0xd4>)
 80008d0:	4812      	ldr	r0, [pc, #72]	@ (800091c <main+0xc8>)
 80008d2:	f000 fce3 	bl	800129c <SecUart_Log>
	SecUart_Log(&secure_uart_ctx, "Secure UART Protocol Initialized\r\n");
 80008d6:	4915      	ldr	r1, [pc, #84]	@ (800092c <main+0xd8>)
 80008d8:	4810      	ldr	r0, [pc, #64]	@ (800091c <main+0xc8>)
 80008da:	f000 fcdf 	bl	800129c <SecUart_Log>
	SecUart_Log(&secure_uart_ctx, "=================================\r\n");
 80008de:	4914      	ldr	r1, [pc, #80]	@ (8000930 <main+0xdc>)
 80008e0:	480e      	ldr	r0, [pc, #56]	@ (800091c <main+0xc8>)
 80008e2:	f000 fcdb 	bl	800129c <SecUart_Log>

	// Инициализируем время последней отправки
	last_tx_time = HAL_GetTick();
 80008e6:	f001 fcbb 	bl	8002260 <HAL_GetTick>
 80008ea:	4603      	mov	r3, r0
 80008ec:	4a11      	ldr	r2, [pc, #68]	@ (8000934 <main+0xe0>)
 80008ee:	6013      	str	r3, [r2, #0]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		// Обработка защищенного UART
		ProcessSecureUart();
 80008f0:	f7ff feaa 	bl	8000648 <ProcessSecureUart>

		// Отправка периодического сообщения
		SendPeriodicMessage();
 80008f4:	f7ff ff16 	bl	8000724 <SendPeriodicMessage>

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		// Мигаем светодиодом для индикации работы
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008f8:	2120      	movs	r1, #32
 80008fa:	480a      	ldr	r0, [pc, #40]	@ (8000924 <main+0xd0>)
 80008fc:	f002 fb9d 	bl	800303a <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8000900:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000904:	f001 fcb8 	bl	8002278 <HAL_Delay>
		ProcessSecureUart();
 8000908:	bf00      	nop
 800090a:	e7f1      	b.n	80008f0 <main+0x9c>
 800090c:	08005ebc 	.word	0x08005ebc
 8000910:	200000c0 	.word	0x200000c0
 8000914:	20000108 	.word	0x20000108
 8000918:	20000078 	.word	0x20000078
 800091c:	20000330 	.word	0x20000330
 8000920:	08005d1c 	.word	0x08005d1c
 8000924:	40020000 	.word	0x40020000
 8000928:	08005cac 	.word	0x08005cac
 800092c:	08005cd4 	.word	0x08005cd4
 8000930:	08005cf8 	.word	0x08005cf8
 8000934:	200005dc 	.word	0x200005dc

08000938 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b094      	sub	sp, #80	@ 0x50
 800093c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093e:	f107 0320 	add.w	r3, r7, #32
 8000942:	2230      	movs	r2, #48	@ 0x30
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f004 fd20 	bl	800538c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800094c:	f107 030c 	add.w	r3, r7, #12
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
 800095a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <SystemClock_Config+0xcc>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000964:	4a27      	ldr	r2, [pc, #156]	@ (8000a04 <SystemClock_Config+0xcc>)
 8000966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800096a:	6413      	str	r3, [r2, #64]	@ 0x40
 800096c:	4b25      	ldr	r3, [pc, #148]	@ (8000a04 <SystemClock_Config+0xcc>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000978:	2300      	movs	r3, #0
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	4b22      	ldr	r3, [pc, #136]	@ (8000a08 <SystemClock_Config+0xd0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a21      	ldr	r2, [pc, #132]	@ (8000a08 <SystemClock_Config+0xd0>)
 8000982:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <SystemClock_Config+0xd0>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000990:	607b      	str	r3, [r7, #4]
 8000992:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000994:	2302      	movs	r3, #2
 8000996:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000998:	2301      	movs	r3, #1
 800099a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800099c:	2310      	movs	r3, #16
 800099e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a0:	2302      	movs	r3, #2
 80009a2:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009a4:	2300      	movs	r3, #0
 80009a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 80009a8:	2310      	movs	r3, #16
 80009aa:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 80009ac:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80009b0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80009b2:	2304      	movs	r3, #4
 80009b4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80009b6:	2304      	movs	r3, #4
 80009b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ba:	f107 0320 	add.w	r3, r7, #32
 80009be:	4618      	mov	r0, r3
 80009c0:	f002 fb56 	bl	8003070 <HAL_RCC_OscConfig>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <SystemClock_Config+0x96>
	{
		Error_Handler();
 80009ca:	f000 f959 	bl	8000c80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ce:	230f      	movs	r3, #15
 80009d0:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d2:	2302      	movs	r3, #2
 80009d4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d6:	2300      	movs	r3, #0
 80009d8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009de:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	2102      	movs	r1, #2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f002 fdb8 	bl	8003560 <HAL_RCC_ClockConfig>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <SystemClock_Config+0xc2>
	{
		Error_Handler();
 80009f6:	f000 f943 	bl	8000c80 <Error_Handler>
	}
}
 80009fa:	bf00      	nop
 80009fc:	3750      	adds	r7, #80	@ 0x50
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40007000 	.word	0x40007000

08000a0c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000a10:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a12:	4a12      	ldr	r2, [pc, #72]	@ (8000a5c <MX_USART1_UART_Init+0x50>)
 8000a14:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000a16:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a1c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_USART1_UART_Init+0x4c>)
 8000a44:	f002 ffac 	bl	80039a0 <HAL_UART_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 8000a4e:	f000 f917 	bl	8000c80 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000078 	.word	0x20000078
 8000a5c:	40011000 	.word	0x40011000

08000a60 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000a64:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a66:	4a12      	ldr	r2, [pc, #72]	@ (8000ab0 <MX_USART2_UART_Init+0x50>)
 8000a68:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000a6a:	4b10      	ldr	r3, [pc, #64]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a70:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a72:	4b0e      	ldr	r3, [pc, #56]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a78:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX;
 8000a84:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a86:	2208      	movs	r2, #8
 8000a88:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8a:	4b08      	ldr	r3, [pc, #32]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a96:	4805      	ldr	r0, [pc, #20]	@ (8000aac <MX_USART2_UART_Init+0x4c>)
 8000a98:	f002 ff82 	bl	80039a0 <HAL_UART_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8000aa2:	f000 f8ed 	bl	8000c80 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200000c0 	.word	0x200000c0
 8000ab0:	40004400 	.word	0x40004400

08000ab4 <MX_USART6_UART_Init>:
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8000ab8:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000aba:	4a12      	ldr	r2, [pc, #72]	@ (8000b04 <MX_USART6_UART_Init+0x50>)
 8000abc:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8000abe:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ac0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ac4:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ada:	220c      	movs	r2, #12
 8000adc:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ade:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK)
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <MX_USART6_UART_Init+0x4c>)
 8000aec:	f002 ff58 	bl	80039a0 <HAL_UART_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_USART6_UART_Init+0x46>
	{
		Error_Handler();
 8000af6:	f000 f8c3 	bl	8000c80 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000108 	.word	0x20000108
 8000b04:	40011400 	.word	0x40011400

08000b08 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	4b23      	ldr	r3, [pc, #140]	@ (8000ba0 <MX_DMA_Init+0x98>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	4a22      	ldr	r2, [pc, #136]	@ (8000ba0 <MX_DMA_Init+0x98>)
 8000b18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1e:	4b20      	ldr	r3, [pc, #128]	@ (8000ba0 <MX_DMA_Init+0x98>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba0 <MX_DMA_Init+0x98>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a1b      	ldr	r2, [pc, #108]	@ (8000ba0 <MX_DMA_Init+0x98>)
 8000b34:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <MX_DMA_Init+0x98>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2011      	movs	r0, #17
 8000b4c:	f001 fc93 	bl	8002476 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000b50:	2011      	movs	r0, #17
 8000b52:	f001 fcac 	bl	80024ae <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2100      	movs	r1, #0
 8000b5a:	2039      	movs	r0, #57	@ 0x39
 8000b5c:	f001 fc8b 	bl	8002476 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000b60:	2039      	movs	r0, #57	@ 0x39
 8000b62:	f001 fca4 	bl	80024ae <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000b66:	2200      	movs	r2, #0
 8000b68:	2100      	movs	r1, #0
 8000b6a:	203a      	movs	r0, #58	@ 0x3a
 8000b6c:	f001 fc83 	bl	8002476 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000b70:	203a      	movs	r0, #58	@ 0x3a
 8000b72:	f001 fc9c 	bl	80024ae <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2045      	movs	r0, #69	@ 0x45
 8000b7c:	f001 fc7b 	bl	8002476 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000b80:	2045      	movs	r0, #69	@ 0x45
 8000b82:	f001 fc94 	bl	80024ae <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2100      	movs	r1, #0
 8000b8a:	2046      	movs	r0, #70	@ 0x46
 8000b8c:	f001 fc73 	bl	8002476 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000b90:	2046      	movs	r0, #70	@ 0x46
 8000b92:	f001 fc8c 	bl	80024ae <HAL_NVIC_EnableIRQ>

}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40023800 	.word	0x40023800

08000ba4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	@ 0x28
 8000ba8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	4a2c      	ldr	r2, [pc, #176]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000bc4:	f043 0304 	orr.w	r3, r3, #4
 8000bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bca:	4b2a      	ldr	r3, [pc, #168]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	f003 0304 	and.w	r3, r3, #4
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b26      	ldr	r3, [pc, #152]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	4a25      	ldr	r2, [pc, #148]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000be0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be6:	4b23      	ldr	r3, [pc, #140]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c02:	4b1c      	ldr	r3, [pc, #112]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4b18      	ldr	r3, [pc, #96]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	4a17      	ldr	r2, [pc, #92]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1e:	4b15      	ldr	r3, [pc, #84]	@ (8000c74 <MX_GPIO_Init+0xd0>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2120      	movs	r1, #32
 8000c2e:	4812      	ldr	r0, [pc, #72]	@ (8000c78 <MX_GPIO_Init+0xd4>)
 8000c30:	f002 f9ea 	bl	8003008 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000c34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c38:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c3a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c3e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	4619      	mov	r1, r3
 8000c4a:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <MX_GPIO_Init+0xd8>)
 8000c4c:	f002 f858 	bl	8002d00 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000c50:	2320      	movs	r3, #32
 8000c52:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c54:	2301      	movs	r3, #1
 8000c56:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	4619      	mov	r1, r3
 8000c66:	4804      	ldr	r0, [pc, #16]	@ (8000c78 <MX_GPIO_Init+0xd4>)
 8000c68:	f002 f84a 	bl	8002d00 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000c6c:	bf00      	nop
 8000c6e:	3728      	adds	r7, #40	@ 0x28
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020000 	.word	0x40020000
 8000c7c:	40020800 	.word	0x40020800

08000c80 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c84:	b672      	cpsid	i
}
 8000c86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <Error_Handler+0x8>

08000c8c <SecUart_Init>:
 */
SecUartError SecUart_Init(SecUartContext *ctx,
                         UART_HandleTypeDef *huart_tx,
                         UART_HandleTypeDef *huart_rx,
                         UART_HandleTypeDef *huart_monitor,
                         const uint32_t *key) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
 8000c98:	603b      	str	r3, [r7, #0]

    if (ctx == NULL || huart_tx == NULL || huart_rx == NULL || key == NULL) {
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d008      	beq.n	8000cb2 <SecUart_Init+0x26>
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d005      	beq.n	8000cb2 <SecUart_Init+0x26>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d002      	beq.n	8000cb2 <SecUart_Init+0x26>
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <SecUart_Init+0x2a>
        return SECUART_ERR_INVALID_SOF;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e040      	b.n	8000d38 <SecUart_Init+0xac>
    }

    // Инициализация интерфейсов UART
    ctx->huart_tx = huart_tx;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	68ba      	ldr	r2, [r7, #8]
 8000cba:	601a      	str	r2, [r3, #0]
    ctx->huart_rx = huart_rx;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	605a      	str	r2, [r3, #4]
    ctx->huart_monitor = huart_monitor;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	683a      	ldr	r2, [r7, #0]
 8000cc6:	609a      	str	r2, [r3, #8]

    // Инициализация счетчиков и флагов
    ctx->tx_counter = 0;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
    ctx->rx_counter = 0;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
    ctx->rx_complete = false;
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 2230 	strb.w	r2, [r3, #560]	@ 0x230
    ctx->tx_complete = true;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
    ctx->packets_sent = 0;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2200      	movs	r2, #0
 8000cec:	f8c3 22a0 	str.w	r2, [r3, #672]	@ 0x2a0
    ctx->packets_received = 0;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    ctx->errors_detected = 0;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

    // Инициализация контекста шифрования
    speck_init(&ctx->cipher_ctx, key);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 8000d06:	69b9      	ldr	r1, [r7, #24]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f000 fda1 	bl	8001850 <speck_init>

    // Очистка буферов
    memset(ctx->tx_buffer, 0, SECUART_BUFFER_SIZE);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	330c      	adds	r3, #12
 8000d12:	f240 120d 	movw	r2, #269	@ 0x10d
 8000d16:	2100      	movs	r1, #0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f004 fb37 	bl	800538c <memset>
    memset(ctx->rx_buffer, 0, SECUART_BUFFER_SIZE);
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	f203 1319 	addw	r3, r3, #281	@ 0x119
 8000d24:	f240 120d 	movw	r2, #269	@ 0x10d
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f004 fb2e 	bl	800538c <memset>

    // Запуск приема данных по DMA
    return SecUart_StartReceive(ctx);
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f000 f805 	bl	8000d40 <SecUart_StartReceive>
 8000d36:	4603      	mov	r3, r0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <SecUart_StartReceive>:

/**
 * @brief Запуск приема по DMA
 */
SecUartError SecUart_StartReceive(SecUartContext *ctx) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
    if (ctx == NULL || ctx->huart_rx == NULL) {
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d003      	beq.n	8000d56 <SecUart_StartReceive+0x16>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d101      	bne.n	8000d5a <SecUart_StartReceive+0x1a>
        return SECUART_ERR_INVALID_SOF;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e02f      	b.n	8000dba <SecUart_StartReceive+0x7a>
    }

    // Сначала останавливаем любой текущий прием
    HAL_UART_AbortReceive(ctx->huart_rx);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f002 fff7 	bl	8003d52 <HAL_UART_AbortReceive>

    // Сброс флага завершения приема
    ctx->rx_complete = false;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2200      	movs	r2, #0
 8000d68:	f883 2230 	strb.w	r2, [r3, #560]	@ 0x230

    // Очистка буфера приема
    memset(ctx->rx_buffer, 0, SECUART_BUFFER_SIZE);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f203 1319 	addw	r3, r3, #281	@ 0x119
 8000d72:	f240 120d 	movw	r2, #269	@ 0x10d
 8000d76:	2100      	movs	r1, #0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f004 fb07 	bl	800538c <memset>

    // Запуск приема данных по DMA до прерывания IDLE
    if (HAL_UART_Receive_DMA(ctx->huart_rx, ctx->rx_buffer, SECUART_BUFFER_SIZE) != HAL_OK) {
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6858      	ldr	r0, [r3, #4]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f203 1319 	addw	r3, r3, #281	@ 0x119
 8000d88:	f240 120d 	movw	r2, #269	@ 0x10d
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f002 ff53 	bl	8003c38 <HAL_UART_Receive_DMA>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <SecUart_StartReceive+0x5c>
        return SECUART_ERR_TIMEOUT;
 8000d98:	2305      	movs	r3, #5
 8000d9a:	e00e      	b.n	8000dba <SecUart_StartReceive+0x7a>
    }

    // Включение прерывания IDLE
    __HAL_UART_ENABLE_IT(ctx->huart_rx, UART_IT_IDLE);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	68da      	ldr	r2, [r3, #12]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f042 0210 	orr.w	r2, r2, #16
 8000dae:	60da      	str	r2, [r3, #12]

    // Отладочное сообщение
    SecUart_Log(ctx, "DMA receive restarted\r\n");
 8000db0:	4904      	ldr	r1, [pc, #16]	@ (8000dc4 <SecUart_StartReceive+0x84>)
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f000 fa72 	bl	800129c <SecUart_Log>

    return SECUART_OK;
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	08005d40 	.word	0x08005d40

08000dc8 <SecUart_Send>:
 * @brief Отправка данных через защищенный UART
 */
SecUartError SecUart_Send(SecUartContext *ctx,
                         const uint8_t *data,
                         uint8_t size,
                         SecUartMsgType msg_type) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b0a8      	sub	sp, #160	@ 0xa0
 8000dcc:	af02      	add	r7, sp, #8
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	71fb      	strb	r3, [r7, #7]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	71bb      	strb	r3, [r7, #6]

    if (ctx == NULL || data == NULL || size == 0 || size > SECUART_MAX_DATA_SIZE) {
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d005      	beq.n	8000df0 <SecUart_Send+0x28>
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d002      	beq.n	8000df0 <SecUart_Send+0x28>
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d101      	bne.n	8000df4 <SecUart_Send+0x2c>
        return SECUART_ERR_INVALID_SOF;
 8000df0:	2301      	movs	r3, #1
 8000df2:	e088      	b.n	8000f06 <SecUart_Send+0x13e>
    }

    // Проверяем, завершена ли предыдущая передача
    if (!ctx->tx_complete) {
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	f083 0301 	eor.w	r3, r3, #1
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d030      	beq.n	8000e68 <SecUart_Send+0xa0>
        // Добавляем лог для отладки
        SecUart_Log(ctx, "TX busy, tx_complete is false\r\n");
 8000e06:	4942      	ldr	r1, [pc, #264]	@ (8000f10 <SecUart_Send+0x148>)
 8000e08:	68f8      	ldr	r0, [r7, #12]
 8000e0a:	f000 fa47 	bl	800129c <SecUart_Log>

        // Проверяем статус UART и DMA
        uint32_t uart_status = ctx->huart_tx->gState;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        char status_buf[64];
        snprintf(status_buf, sizeof(status_buf),
 8000e1c:	f107 0010 	add.w	r0, r7, #16
 8000e20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000e24:	4a3b      	ldr	r2, [pc, #236]	@ (8000f14 <SecUart_Send+0x14c>)
 8000e26:	2140      	movs	r1, #64	@ 0x40
 8000e28:	f004 fa48 	bl	80052bc <sniprintf>
                "UART State: 0x%lX\r\n", uart_status);
        SecUart_Log(ctx, status_buf);
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4619      	mov	r1, r3
 8000e32:	68f8      	ldr	r0, [r7, #12]
 8000e34:	f000 fa32 	bl	800129c <SecUart_Log>

        // Если UART находится в состоянии ошибки или неизвестном состоянии, сбрасываем его
        if (uart_status != HAL_UART_STATE_READY && uart_status != HAL_UART_STATE_BUSY_TX) {
 8000e38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000e3c:	2b20      	cmp	r3, #32
 8000e3e:	d011      	beq.n	8000e64 <SecUart_Send+0x9c>
 8000e40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000e44:	2b21      	cmp	r3, #33	@ 0x21
 8000e46:	d00d      	beq.n	8000e64 <SecUart_Send+0x9c>
            SecUart_Log(ctx, "Resetting UART TX state\r\n");
 8000e48:	4933      	ldr	r1, [pc, #204]	@ (8000f18 <SecUart_Send+0x150>)
 8000e4a:	68f8      	ldr	r0, [r7, #12]
 8000e4c:	f000 fa26 	bl	800129c <SecUart_Log>
            HAL_UART_AbortTransmit(ctx->huart_tx);
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f002 ff14 	bl	8003c82 <HAL_UART_AbortTransmit>
            ctx->tx_complete = true;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
 8000e62:	e001      	b.n	8000e68 <SecUart_Send+0xa0>
        } else {
            return SECUART_ERR_TIMEOUT;
 8000e64:	2305      	movs	r3, #5
 8000e66:	e04e      	b.n	8000f06 <SecUart_Send+0x13e>
        }
    }

    // Подготовка фрейма для отправки
    SecUart_PrepareFrame(ctx, data, size, msg_type);
 8000e68:	79bb      	ldrb	r3, [r7, #6]
 8000e6a:	79fa      	ldrb	r2, [r7, #7]
 8000e6c:	68b9      	ldr	r1, [r7, #8]
 8000e6e:	68f8      	ldr	r0, [r7, #12]
 8000e70:	f000 f858 	bl	8000f24 <SecUart_PrepareFrame>

    // Общий размер фрейма: заголовок + размер данных + MAC
    uint16_t frame_size = SECUART_HEADER_SIZE + size + SECUART_MAC_SIZE;
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	330e      	adds	r3, #14
 8000e7a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

    // Сброс флага завершения передачи
    ctx->tx_complete = false;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	2200      	movs	r2, #0
 8000e82:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231

    // Отправка данных по DMA
    HAL_StatusTypeDef hal_status = HAL_UART_Transmit_DMA(ctx->huart_tx, ctx->tx_buffer, frame_size);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	6818      	ldr	r0, [r3, #0]
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	330c      	adds	r3, #12
 8000e8e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8000e92:	4619      	mov	r1, r3
 8000e94:	f002 fe60 	bl	8003b58 <HAL_UART_Transmit_DMA>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
    if (hal_status != HAL_OK) {
 8000e9e:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d013      	beq.n	8000ece <SecUart_Send+0x106>
        // Выводим код ошибки HAL для диагностики
        char err_buf[64];
        snprintf(err_buf, sizeof(err_buf),
 8000ea6:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8000eaa:	f107 0010 	add.w	r0, r7, #16
 8000eae:	4a1b      	ldr	r2, [pc, #108]	@ (8000f1c <SecUart_Send+0x154>)
 8000eb0:	2140      	movs	r1, #64	@ 0x40
 8000eb2:	f004 fa03 	bl	80052bc <sniprintf>
                "HAL TX Error: %d\r\n", hal_status);
        SecUart_Log(ctx, err_buf);
 8000eb6:	f107 0310 	add.w	r3, r7, #16
 8000eba:	4619      	mov	r1, r3
 8000ebc:	68f8      	ldr	r0, [r7, #12]
 8000ebe:	f000 f9ed 	bl	800129c <SecUart_Log>

        ctx->tx_complete = true;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
        return SECUART_ERR_TIMEOUT;
 8000eca:	2305      	movs	r3, #5
 8000ecc:	e01b      	b.n	8000f06 <SecUart_Send+0x13e>
    }

    // Увеличиваем счетчик отправленных пакетов
    ctx->packets_sent++;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 8000ed4:	1c5a      	adds	r2, r3, #1
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	f8c3 22a0 	str.w	r2, [r3, #672]	@ 0x2a0

    // Отладочное сообщение в монитор
    char log_buffer[64];
    snprintf(log_buffer, sizeof(log_buffer),
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	f8d3 1228 	ldr.w	r1, [r3, #552]	@ 0x228
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	79ba      	ldrb	r2, [r7, #6]
 8000ee6:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8000eea:	9201      	str	r2, [sp, #4]
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	460b      	mov	r3, r1
 8000ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8000f20 <SecUart_Send+0x158>)
 8000ef2:	2140      	movs	r1, #64	@ 0x40
 8000ef4:	f004 f9e2 	bl	80052bc <sniprintf>
             "TX: Counter=%lu, Size=%u, Type=%u\r\n",
             ctx->tx_counter, size, msg_type);
    SecUart_Log(ctx, log_buffer);
 8000ef8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000efc:	4619      	mov	r1, r3
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f000 f9cc 	bl	800129c <SecUart_Log>

    return SECUART_OK;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3798      	adds	r7, #152	@ 0x98
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	08005d58 	.word	0x08005d58
 8000f14:	08005d78 	.word	0x08005d78
 8000f18:	08005d8c 	.word	0x08005d8c
 8000f1c:	08005da8 	.word	0x08005da8
 8000f20:	08005dbc 	.word	0x08005dbc

08000f24 <SecUart_PrepareFrame>:

/**
 * @brief Подготовка фрейма для отправки
 */
static void SecUart_PrepareFrame(SecUartContext *ctx, const uint8_t *data, uint8_t size, SecUartMsgType msg_type) {
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	4611      	mov	r1, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	460b      	mov	r3, r1
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	4613      	mov	r3, r2
 8000f38:	71bb      	strb	r3, [r7, #6]
    // Очистка буфера передачи
    memset(ctx->tx_buffer, 0, SECUART_BUFFER_SIZE);
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	330c      	adds	r3, #12
 8000f3e:	f240 120d 	movw	r2, #269	@ 0x10d
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f004 fa21 	bl	800538c <memset>

    // Заполнение заголовка
    ctx->tx_buffer[0] = SECUART_START_BYTE;                  // SOF
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	22aa      	movs	r2, #170	@ 0xaa
 8000f4e:	731a      	strb	r2, [r3, #12]
    ctx->tx_counter++;                                       // Увеличиваем счетчик
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8000f56:	1c5a      	adds	r2, r3, #1
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
    ctx->tx_buffer[1] = (ctx->tx_counter >> 24) & 0xFF;      // CNT (MSB)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8000f64:	0e1b      	lsrs	r3, r3, #24
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	735a      	strb	r2, [r3, #13]
    ctx->tx_buffer[2] = (ctx->tx_counter >> 16) & 0xFF;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	739a      	strb	r2, [r3, #14]
    ctx->tx_buffer[3] = (ctx->tx_counter >> 8) & 0xFF;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	73da      	strb	r2, [r3, #15]
    ctx->tx_buffer[4] = ctx->tx_counter & 0xFF;              // CNT (LSB)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	741a      	strb	r2, [r3, #16]
    ctx->tx_buffer[5] = size;                                // LEN
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	79fa      	ldrb	r2, [r7, #7]
 8000f98:	745a      	strb	r2, [r3, #17]

    // Копирование данных с учетом типа сообщения
    ctx->tx_buffer[SECUART_HEADER_SIZE] = msg_type;          // Тип сообщения
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	79ba      	ldrb	r2, [r7, #6]
 8000f9e:	749a      	strb	r2, [r3, #18]

    // Убедимся, что мы не выходим за границы размера, особенно для ACK
    if (size > 1) {
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d908      	bls.n	8000fb8 <SecUart_PrepareFrame+0x94>
        memcpy(ctx->tx_buffer + SECUART_HEADER_SIZE + 1, data, size - 1);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	330c      	adds	r3, #12
 8000faa:	1dd8      	adds	r0, r3, #7
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	68b9      	ldr	r1, [r7, #8]
 8000fb4:	f004 fa2e 	bl	8005414 <memcpy>
    }
    // Шифрование данных
    SecUart_EncryptBlock(&ctx->cipher_ctx, ctx->tx_buffer + SECUART_HEADER_SIZE, size);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	330c      	adds	r3, #12
 8000fc2:	3306      	adds	r3, #6
 8000fc4:	79fa      	ldrb	r2, [r7, #7]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f000 f988 	bl	80012dc <SecUart_EncryptBlock>

    // Вычисление MAC для всего фрейма (заголовок + зашифрованные данные)
    SecUart_CalculateMAC(&ctx->cipher_ctx, ctx->tx_buffer, SECUART_HEADER_SIZE + size,
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f103 010c 	add.w	r1, r3, #12
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	3306      	adds	r3, #6
 8000fdc:	b2dc      	uxtb	r4, r3
                       ctx->tx_buffer + SECUART_HEADER_SIZE + size);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f103 020c 	add.w	r2, r3, #12
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	3306      	adds	r3, #6
    SecUart_CalculateMAC(&ctx->cipher_ctx, ctx->tx_buffer, SECUART_HEADER_SIZE + size,
 8000fe8:	4413      	add	r3, r2
 8000fea:	4622      	mov	r2, r4
 8000fec:	f000 fbde 	bl	80017ac <SecUart_CalculateMAC>
}
 8000ff0:	bf00      	nop
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd90      	pop	{r4, r7, pc}

08000ff8 <SecUart_ProcessRxData>:
 * @brief Обработка принятых данных
 */
SecUartError SecUart_ProcessRxData(SecUartContext *ctx,
                                  uint8_t *data,
                                  uint8_t *size,
                                  SecUartMsgType *msg_type) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b0aa      	sub	sp, #168	@ 0xa8
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	603b      	str	r3, [r7, #0]

    if (ctx == NULL || data == NULL || size == NULL || msg_type == NULL) {
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d008      	beq.n	800101e <SecUart_ProcessRxData+0x26>
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d005      	beq.n	800101e <SecUart_ProcessRxData+0x26>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <SecUart_ProcessRxData+0x26>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <SecUart_ProcessRxData+0x2a>
        return SECUART_ERR_INVALID_SOF;
 800101e:	2301      	movs	r3, #1
 8001020:	e0ed      	b.n	80011fe <SecUart_ProcessRxData+0x206>
    }

    // Проверяем флаг завершения приема
    if (!ctx->rx_complete) {
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f083 0301 	eor.w	r3, r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SecUart_ProcessRxData+0x40>
        return SECUART_ERR_TIMEOUT;
 8001034:	2305      	movs	r3, #5
 8001036:	e0e2      	b.n	80011fe <SecUart_ProcessRxData+0x206>
    }

    // Проверяем стартовый байт
    if (ctx->rx_buffer[0] != SECUART_START_BYTE) {
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 800103e:	2baa      	cmp	r3, #170	@ 0xaa
 8001040:	d00c      	beq.n	800105c <SecUart_ProcessRxData+0x64>
        ctx->errors_detected++;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8
        SecUart_Log(ctx, "ERR: Invalid SOF\r\n");
 8001050:	496d      	ldr	r1, [pc, #436]	@ (8001208 <SecUart_ProcessRxData+0x210>)
 8001052:	68f8      	ldr	r0, [r7, #12]
 8001054:	f000 f922 	bl	800129c <SecUart_Log>
        return SECUART_ERR_INVALID_SOF;
 8001058:	2301      	movs	r3, #1
 800105a:	e0d0      	b.n	80011fe <SecUart_ProcessRxData+0x206>
    }

    // Извлекаем счетчик и размер данных
    uint32_t rx_counter = ((uint32_t)ctx->rx_buffer[1] << 24) |
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8001062:	061a      	lsls	r2, r3, #24
                         ((uint32_t)ctx->rx_buffer[2] << 16) |
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 800106a:	041b      	lsls	r3, r3, #16
    uint32_t rx_counter = ((uint32_t)ctx->rx_buffer[1] << 24) |
 800106c:	431a      	orrs	r2, r3
                         ((uint32_t)ctx->rx_buffer[3] << 8) |
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8001074:	021b      	lsls	r3, r3, #8
                         ((uint32_t)ctx->rx_buffer[2] << 16) |
 8001076:	4313      	orrs	r3, r2
                         ctx->rx_buffer[4];
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
    uint32_t rx_counter = ((uint32_t)ctx->rx_buffer[1] << 24) |
 800107e:	4313      	orrs	r3, r2
 8001080:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    uint8_t rx_size = ctx->rx_buffer[5];
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800108a:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

    // Проверяем защиту от Replay-атак (счетчик должен быть больше предыдущего)
    if (rx_counter <= ctx->rx_counter && ctx->rx_counter > 0) {
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001094:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001098:	429a      	cmp	r2, r3
 800109a:	d81f      	bhi.n	80010dc <SecUart_ProcessRxData+0xe4>
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d01a      	beq.n	80010dc <SecUart_ProcessRxData+0xe4>
        ctx->errors_detected++;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 80010ac:	1c5a      	adds	r2, r3, #1
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

        char log_buffer[64];
        snprintf(log_buffer, sizeof(log_buffer),
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80010ba:	f107 0010 	add.w	r0, r7, #16
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80010c4:	4a51      	ldr	r2, [pc, #324]	@ (800120c <SecUart_ProcessRxData+0x214>)
 80010c6:	2140      	movs	r1, #64	@ 0x40
 80010c8:	f004 f8f8 	bl	80052bc <sniprintf>
                 "ERR: Replay attack detected (%lu <= %lu)\r\n",
                 rx_counter, ctx->rx_counter);
        SecUart_Log(ctx, log_buffer);
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	4619      	mov	r1, r3
 80010d2:	68f8      	ldr	r0, [r7, #12]
 80010d4:	f000 f8e2 	bl	800129c <SecUart_Log>

        return SECUART_ERR_REPLAY;
 80010d8:	2303      	movs	r3, #3
 80010da:	e090      	b.n	80011fe <SecUart_ProcessRxData+0x206>
    }

    // Проверяем размер данных
    if (rx_size == 0 || rx_size > SECUART_MAX_DATA_SIZE) {
 80010dc:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10c      	bne.n	80010fe <SecUart_ProcessRxData+0x106>
        ctx->errors_detected++;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 80010ea:	1c5a      	adds	r2, r3, #1
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8
        SecUart_Log(ctx, "ERR: Invalid data size\r\n");
 80010f2:	4947      	ldr	r1, [pc, #284]	@ (8001210 <SecUart_ProcessRxData+0x218>)
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f000 f8d1 	bl	800129c <SecUart_Log>
        return SECUART_ERR_BUFFER_OVERFLOW;
 80010fa:	2304      	movs	r3, #4
 80010fc:	e07f      	b.n	80011fe <SecUart_ProcessRxData+0x206>
    }

    // Проверяем MAC
    uint8_t *rx_mac = ctx->rx_buffer + SECUART_HEADER_SIZE + rx_size;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	f203 1219 	addw	r2, r3, #281	@ 0x119
 8001104:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8001108:	3306      	adds	r3, #6
 800110a:	4413      	add	r3, r2
 800110c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    bool mac_valid = SecUart_VerifyMAC(&ctx->cipher_ctx,
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f503 700d 	add.w	r0, r3, #564	@ 0x234
                                     ctx->rx_buffer,
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f203 1119 	addw	r1, r3, #281	@ 0x119
    bool mac_valid = SecUart_VerifyMAC(&ctx->cipher_ctx,
 800111c:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8001120:	3306      	adds	r3, #6
 8001122:	b2da      	uxtb	r2, r3
 8001124:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001128:	f000 fb52 	bl	80017d0 <SecUart_VerifyMAC>
 800112c:	4603      	mov	r3, r0
 800112e:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                                     SECUART_HEADER_SIZE + rx_size,
                                     rx_mac);

    if (!mac_valid) {
 8001132:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001136:	f083 0301 	eor.w	r3, r3, #1
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b00      	cmp	r3, #0
 800113e:	d00c      	beq.n	800115a <SecUart_ProcessRxData+0x162>
        ctx->errors_detected++;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8
        SecUart_Log(ctx, "ERR: Invalid MAC\r\n");
 800114e:	4931      	ldr	r1, [pc, #196]	@ (8001214 <SecUart_ProcessRxData+0x21c>)
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f000 f8a3 	bl	800129c <SecUart_Log>
        return SECUART_ERR_INVALID_MAC;
 8001156:	2302      	movs	r3, #2
 8001158:	e051      	b.n	80011fe <SecUart_ProcessRxData+0x206>
    }

    // Дешифруем данные
    SecUart_DecryptBlock(&ctx->cipher_ctx, ctx->rx_buffer + SECUART_HEADER_SIZE, rx_size);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	f203 1319 	addw	r3, r3, #281	@ 0x119
 8001166:	3306      	adds	r3, #6
 8001168:	f897 209b 	ldrb.w	r2, [r7, #155]	@ 0x9b
 800116c:	4619      	mov	r1, r3
 800116e:	f000 f9e9 	bl	8001544 <SecUart_DecryptBlock>

    // Извлекаем тип сообщения
    *msg_type = (SecUartMsgType)ctx->rx_buffer[SECUART_HEADER_SIZE];
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	701a      	strb	r2, [r3, #0]

    // Если размер данных равен 0 или 1, то данных нет, только тип сообщения
    if (rx_size <= 1) {
 800117c:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8001180:	2b01      	cmp	r3, #1
 8001182:	d803      	bhi.n	800118c <SecUart_ProcessRxData+0x194>
        *size = 0;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
 800118a:	e00f      	b.n	80011ac <SecUart_ProcessRxData+0x1b4>
    } else {
        // Иначе копируем данные без учета типа сообщения
        *size = rx_size - 1;
 800118c:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8001190:	3b01      	subs	r3, #1
 8001192:	b2da      	uxtb	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	701a      	strb	r2, [r3, #0]
        memcpy(data, ctx->rx_buffer + SECUART_HEADER_SIZE + 1, *size);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f203 1319 	addw	r3, r3, #281	@ 0x119
 800119e:	1dd9      	adds	r1, r3, #7
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	461a      	mov	r2, r3
 80011a6:	68b8      	ldr	r0, [r7, #8]
 80011a8:	f004 f934 	bl	8005414 <memcpy>
    }

    // Обновляем счетчик
    ctx->rx_counter = rx_counter;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80011b2:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
    ctx->rx_complete = false;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2200      	movs	r2, #0
 80011ba:	f883 2230 	strb.w	r2, [r3, #560]	@ 0x230

    // Увеличиваем счетчик принятых пакетов
    ctx->packets_received++;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80011c4:	1c5a      	adds	r2, r3, #1
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

    // Отладочное сообщение в монитор
    char log_buffer[64];
    snprintf(log_buffer, sizeof(log_buffer),
             "RX: Counter=%lu, Size=%u, Type=%u\r\n",
             rx_counter, *size, *msg_type);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	781b      	ldrb	r3, [r3, #0]
    snprintf(log_buffer, sizeof(log_buffer),
 80011d0:	461a      	mov	r2, r3
             rx_counter, *size, *msg_type);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	781b      	ldrb	r3, [r3, #0]
    snprintf(log_buffer, sizeof(log_buffer),
 80011d6:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	9200      	str	r2, [sp, #0]
 80011de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80011e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001218 <SecUart_ProcessRxData+0x220>)
 80011e4:	2140      	movs	r1, #64	@ 0x40
 80011e6:	f004 f869 	bl	80052bc <sniprintf>
    SecUart_Log(ctx, log_buffer);
 80011ea:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80011ee:	4619      	mov	r1, r3
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f000 f853 	bl	800129c <SecUart_Log>

    // Перезапускаем прием
    SecUart_StartReceive(ctx);
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff fda2 	bl	8000d40 <SecUart_StartReceive>

    return SECUART_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	37a0      	adds	r7, #160	@ 0xa0
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	08005de0 	.word	0x08005de0
 800120c:	08005df4 	.word	0x08005df4
 8001210:	08005e20 	.word	0x08005e20
 8001214:	08005e3c 	.word	0x08005e3c
 8001218:	08005e50 	.word	0x08005e50

0800121c <SecUart_RxIdleCallback>:

/**
 * @brief Обработчик прерывания IDLE для UART
 */
void SecUart_RxIdleCallback(SecUartContext *ctx, UART_HandleTypeDef *huart) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b094      	sub	sp, #80	@ 0x50
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
    if (ctx == NULL || huart != ctx->huart_rx) {
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d030      	beq.n	800128e <SecUart_RxIdleCallback+0x72>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	429a      	cmp	r2, r3
 8001234:	d12b      	bne.n	800128e <SecUart_RxIdleCallback+0x72>
        return;
    }

    // Отключаем прерывание IDLE
    __HAL_UART_DISABLE_IT(huart, UART_IT_IDLE);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	68da      	ldr	r2, [r3, #12]
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f022 0210 	bic.w	r2, r2, #16
 8001244:	60da      	str	r2, [r3, #12]

    // Останавливаем DMA
    HAL_UART_AbortReceive(huart);
 8001246:	6838      	ldr	r0, [r7, #0]
 8001248:	f002 fd83 	bl	8003d52 <HAL_UART_AbortReceive>

    // Вычисляем количество принятых байт
    uint32_t dma_index = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	64fb      	str	r3, [r7, #76]	@ 0x4c
    ctx->rx_data_size = SECUART_BUFFER_SIZE - dma_index;
 8001256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001258:	b2db      	uxtb	r3, r3
 800125a:	f1c3 030d 	rsb	r3, r3, #13
 800125e:	b2da      	uxtb	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f883 2232 	strb.w	r2, [r3, #562]	@ 0x232

    // Устанавливаем флаг завершения приема
    ctx->rx_complete = true;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2201      	movs	r2, #1
 800126a:	f883 2230 	strb.w	r2, [r3, #560]	@ 0x230

    // Отладочное сообщение в монитор
    char log_buffer[64];
    snprintf(log_buffer, sizeof(log_buffer),
             "IDLE: Received %u bytes\r\n", ctx->rx_data_size);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f893 3232 	ldrb.w	r3, [r3, #562]	@ 0x232
    snprintf(log_buffer, sizeof(log_buffer),
 8001274:	f107 000c 	add.w	r0, r7, #12
 8001278:	4a07      	ldr	r2, [pc, #28]	@ (8001298 <SecUart_RxIdleCallback+0x7c>)
 800127a:	2140      	movs	r1, #64	@ 0x40
 800127c:	f004 f81e 	bl	80052bc <sniprintf>
    SecUart_Log(ctx, log_buffer);
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	4619      	mov	r1, r3
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f000 f808 	bl	800129c <SecUart_Log>
 800128c:	e000      	b.n	8001290 <SecUart_RxIdleCallback+0x74>
        return;
 800128e:	bf00      	nop
}
 8001290:	3750      	adds	r7, #80	@ 0x50
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	08005e74 	.word	0x08005e74

0800129c <SecUart_Log>:

/**
 * @brief Отправка отладочного сообщения через монитор
 */
void SecUart_Log(SecUartContext *ctx, const char *msg) {
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
    if (ctx == NULL || ctx->huart_monitor == NULL || msg == NULL) {
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d013      	beq.n	80012d4 <SecUart_Log+0x38>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d00f      	beq.n	80012d4 <SecUart_Log+0x38>
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d00c      	beq.n	80012d4 <SecUart_Log+0x38>
        return;
    }

    HAL_UART_Transmit(ctx->huart_monitor, (uint8_t*)msg, strlen(msg), 100);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	689c      	ldr	r4, [r3, #8]
 80012be:	6838      	ldr	r0, [r7, #0]
 80012c0:	f7fe ff8e 	bl	80001e0 <strlen>
 80012c4:	4603      	mov	r3, r0
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	2364      	movs	r3, #100	@ 0x64
 80012ca:	6839      	ldr	r1, [r7, #0]
 80012cc:	4620      	mov	r0, r4
 80012ce:	f002 fbb7 	bl	8003a40 <HAL_UART_Transmit>
 80012d2:	e000      	b.n	80012d6 <SecUart_Log+0x3a>
        return;
 80012d4:	bf00      	nop
}
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd90      	pop	{r4, r7, pc}

080012dc <SecUart_EncryptBlock>:

/**
 * @brief Шифрование блока данных
 */
static void SecUart_EncryptBlock(const SpeckContext *ctx, uint8_t *data, uint8_t size) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	4613      	mov	r3, r2
 80012e8:	71fb      	strb	r3, [r7, #7]
    uint8_t padded_size = ((size + SECUART_BLOCK_SIZE - 1) / SECUART_BLOCK_SIZE) * SECUART_BLOCK_SIZE;
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	3307      	adds	r3, #7
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	da00      	bge.n	80012f4 <SecUart_EncryptBlock+0x18>
 80012f2:	3307      	adds	r3, #7
 80012f4:	10db      	asrs	r3, r3, #3
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	76bb      	strb	r3, [r7, #26]

    // Обрабатываем данные блоками по 8 байт (64 бит)
    for (uint8_t i = 0; i < padded_size; i += SECUART_BLOCK_SIZE) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	77fb      	strb	r3, [r7, #31]
 8001300:	e116      	b.n	8001530 <SecUart_EncryptBlock+0x254>
        uint32_t block[2];

        // Преобразуем 8 байт в два 32-битных слова
        if (i + 3 < size) {
 8001302:	7ffb      	ldrb	r3, [r7, #31]
 8001304:	1cda      	adds	r2, r3, #3
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	429a      	cmp	r2, r3
 800130a:	da1a      	bge.n	8001342 <SecUart_EncryptBlock+0x66>
            block[0] = ((uint32_t)data[i] << 24) |
 800130c:	7ffb      	ldrb	r3, [r7, #31]
 800130e:	68ba      	ldr	r2, [r7, #8]
 8001310:	4413      	add	r3, r2
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	061a      	lsls	r2, r3, #24
                      ((uint32_t)data[i+1] << 16) |
 8001316:	7ffb      	ldrb	r3, [r7, #31]
 8001318:	3301      	adds	r3, #1
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	440b      	add	r3, r1
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	041b      	lsls	r3, r3, #16
            block[0] = ((uint32_t)data[i] << 24) |
 8001322:	431a      	orrs	r2, r3
                      ((uint32_t)data[i+2] << 8) |
 8001324:	7ffb      	ldrb	r3, [r7, #31]
 8001326:	3302      	adds	r3, #2
 8001328:	68b9      	ldr	r1, [r7, #8]
 800132a:	440b      	add	r3, r1
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	021b      	lsls	r3, r3, #8
                      ((uint32_t)data[i+1] << 16) |
 8001330:	4313      	orrs	r3, r2
                      data[i+3];
 8001332:	7ffa      	ldrb	r2, [r7, #31]
 8001334:	3203      	adds	r2, #3
 8001336:	68b9      	ldr	r1, [r7, #8]
 8001338:	440a      	add	r2, r1
 800133a:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)data[i+2] << 8) |
 800133c:	4313      	orrs	r3, r2
            block[0] = ((uint32_t)data[i] << 24) |
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	e021      	b.n	8001386 <SecUart_EncryptBlock+0xaa>
        } else {
            // Дополнение нулями, если недостаточно данных
            block[0] = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 8001346:	2300      	movs	r3, #0
 8001348:	77bb      	strb	r3, [r7, #30]
 800134a:	e013      	b.n	8001374 <SecUart_EncryptBlock+0x98>
                block[0] |= ((uint32_t)data[i+j] << ((3-j) * 8));
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	7ff9      	ldrb	r1, [r7, #31]
 8001350:	7fbb      	ldrb	r3, [r7, #30]
 8001352:	440b      	add	r3, r1
 8001354:	4619      	mov	r1, r3
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	440b      	add	r3, r1
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	7fbb      	ldrb	r3, [r7, #30]
 8001360:	f1c3 0303 	rsb	r3, r3, #3
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	fa01 f303 	lsl.w	r3, r1, r3
 800136a:	4313      	orrs	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 800136e:	7fbb      	ldrb	r3, [r7, #30]
 8001370:	3301      	adds	r3, #1
 8001372:	77bb      	strb	r3, [r7, #30]
 8001374:	7fbb      	ldrb	r3, [r7, #30]
 8001376:	2b03      	cmp	r3, #3
 8001378:	d805      	bhi.n	8001386 <SecUart_EncryptBlock+0xaa>
 800137a:	7ffa      	ldrb	r2, [r7, #31]
 800137c:	7fbb      	ldrb	r3, [r7, #30]
 800137e:	441a      	add	r2, r3
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	429a      	cmp	r2, r3
 8001384:	dbe2      	blt.n	800134c <SecUart_EncryptBlock+0x70>
            }
        }

        if (i + 7 < size) {
 8001386:	7ffb      	ldrb	r3, [r7, #31]
 8001388:	1dda      	adds	r2, r3, #7
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	429a      	cmp	r2, r3
 800138e:	da1b      	bge.n	80013c8 <SecUart_EncryptBlock+0xec>
            block[1] = ((uint32_t)data[i+4] << 24) |
 8001390:	7ffb      	ldrb	r3, [r7, #31]
 8001392:	3304      	adds	r3, #4
 8001394:	68ba      	ldr	r2, [r7, #8]
 8001396:	4413      	add	r3, r2
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	061a      	lsls	r2, r3, #24
                      ((uint32_t)data[i+5] << 16) |
 800139c:	7ffb      	ldrb	r3, [r7, #31]
 800139e:	3305      	adds	r3, #5
 80013a0:	68b9      	ldr	r1, [r7, #8]
 80013a2:	440b      	add	r3, r1
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	041b      	lsls	r3, r3, #16
            block[1] = ((uint32_t)data[i+4] << 24) |
 80013a8:	431a      	orrs	r2, r3
                      ((uint32_t)data[i+6] << 8) |
 80013aa:	7ffb      	ldrb	r3, [r7, #31]
 80013ac:	3306      	adds	r3, #6
 80013ae:	68b9      	ldr	r1, [r7, #8]
 80013b0:	440b      	add	r3, r1
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	021b      	lsls	r3, r3, #8
                      ((uint32_t)data[i+5] << 16) |
 80013b6:	4313      	orrs	r3, r2
                      data[i+7];
 80013b8:	7ffa      	ldrb	r2, [r7, #31]
 80013ba:	3207      	adds	r2, #7
 80013bc:	68b9      	ldr	r1, [r7, #8]
 80013be:	440a      	add	r2, r1
 80013c0:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)data[i+6] << 8) |
 80013c2:	4313      	orrs	r3, r2
            block[1] = ((uint32_t)data[i+4] << 24) |
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	e023      	b.n	8001410 <SecUart_EncryptBlock+0x134>
        } else {
            // Дополнение нулями, если недостаточно данных
            block[1] = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 80013cc:	2300      	movs	r3, #0
 80013ce:	777b      	strb	r3, [r7, #29]
 80013d0:	e014      	b.n	80013fc <SecUart_EncryptBlock+0x120>
                block[1] |= ((uint32_t)data[i+4+j] << ((3-j) * 8));
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	7ffb      	ldrb	r3, [r7, #31]
 80013d6:	1d19      	adds	r1, r3, #4
 80013d8:	7f7b      	ldrb	r3, [r7, #29]
 80013da:	440b      	add	r3, r1
 80013dc:	4619      	mov	r1, r3
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	440b      	add	r3, r1
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	7f7b      	ldrb	r3, [r7, #29]
 80013e8:	f1c3 0303 	rsb	r3, r3, #3
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	fa01 f303 	lsl.w	r3, r1, r3
 80013f2:	4313      	orrs	r3, r2
 80013f4:	617b      	str	r3, [r7, #20]
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 80013f6:	7f7b      	ldrb	r3, [r7, #29]
 80013f8:	3301      	adds	r3, #1
 80013fa:	777b      	strb	r3, [r7, #29]
 80013fc:	7f7b      	ldrb	r3, [r7, #29]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d806      	bhi.n	8001410 <SecUart_EncryptBlock+0x134>
 8001402:	7ffb      	ldrb	r3, [r7, #31]
 8001404:	1d1a      	adds	r2, r3, #4
 8001406:	7f7b      	ldrb	r3, [r7, #29]
 8001408:	441a      	add	r2, r3
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	429a      	cmp	r2, r3
 800140e:	dbe0      	blt.n	80013d2 <SecUart_EncryptBlock+0xf6>
            }
        }

        // Шифруем блок
        speck_encrypt(ctx, block);
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	4619      	mov	r1, r3
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	f000 fa82 	bl	8001920 <speck_encrypt>

        // Преобразуем два 32-битных слова обратно в 8 байт
        // и записываем обратно в буфер
        if (i + 3 < size) {
 800141c:	7ffb      	ldrb	r3, [r7, #31]
 800141e:	1cda      	adds	r2, r3, #3
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	429a      	cmp	r2, r3
 8001424:	da1e      	bge.n	8001464 <SecUart_EncryptBlock+0x188>
            data[i] = (block[0] >> 24) & 0xFF;
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	0e19      	lsrs	r1, r3, #24
 800142a:	7ffb      	ldrb	r3, [r7, #31]
 800142c:	68ba      	ldr	r2, [r7, #8]
 800142e:	4413      	add	r3, r2
 8001430:	b2ca      	uxtb	r2, r1
 8001432:	701a      	strb	r2, [r3, #0]
            data[i+1] = (block[0] >> 16) & 0xFF;
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	0c19      	lsrs	r1, r3, #16
 8001438:	7ffb      	ldrb	r3, [r7, #31]
 800143a:	3301      	adds	r3, #1
 800143c:	68ba      	ldr	r2, [r7, #8]
 800143e:	4413      	add	r3, r2
 8001440:	b2ca      	uxtb	r2, r1
 8001442:	701a      	strb	r2, [r3, #0]
            data[i+2] = (block[0] >> 8) & 0xFF;
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	0a19      	lsrs	r1, r3, #8
 8001448:	7ffb      	ldrb	r3, [r7, #31]
 800144a:	3302      	adds	r3, #2
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	4413      	add	r3, r2
 8001450:	b2ca      	uxtb	r2, r1
 8001452:	701a      	strb	r2, [r3, #0]
            data[i+3] = block[0] & 0xFF;
 8001454:	6939      	ldr	r1, [r7, #16]
 8001456:	7ffb      	ldrb	r3, [r7, #31]
 8001458:	3303      	adds	r3, #3
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	4413      	add	r3, r2
 800145e:	b2ca      	uxtb	r2, r1
 8001460:	701a      	strb	r2, [r3, #0]
 8001462:	e01d      	b.n	80014a0 <SecUart_EncryptBlock+0x1c4>
        } else {
            // Записываем только нужное количество байт
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 8001464:	2300      	movs	r3, #0
 8001466:	773b      	strb	r3, [r7, #28]
 8001468:	e011      	b.n	800148e <SecUart_EncryptBlock+0x1b2>
                data[i+j] = (block[0] >> ((3-j) * 8)) & 0xFF;
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	7f3b      	ldrb	r3, [r7, #28]
 800146e:	f1c3 0303 	rsb	r3, r3, #3
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	fa22 f103 	lsr.w	r1, r2, r3
 8001478:	7ffa      	ldrb	r2, [r7, #31]
 800147a:	7f3b      	ldrb	r3, [r7, #28]
 800147c:	4413      	add	r3, r2
 800147e:	461a      	mov	r2, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	4413      	add	r3, r2
 8001484:	b2ca      	uxtb	r2, r1
 8001486:	701a      	strb	r2, [r3, #0]
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 8001488:	7f3b      	ldrb	r3, [r7, #28]
 800148a:	3301      	adds	r3, #1
 800148c:	773b      	strb	r3, [r7, #28]
 800148e:	7f3b      	ldrb	r3, [r7, #28]
 8001490:	2b03      	cmp	r3, #3
 8001492:	d805      	bhi.n	80014a0 <SecUart_EncryptBlock+0x1c4>
 8001494:	7ffa      	ldrb	r2, [r7, #31]
 8001496:	7f3b      	ldrb	r3, [r7, #28]
 8001498:	441a      	add	r2, r3
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	429a      	cmp	r2, r3
 800149e:	dbe4      	blt.n	800146a <SecUart_EncryptBlock+0x18e>
            }
        }

        if (i + 7 < size) {
 80014a0:	7ffb      	ldrb	r3, [r7, #31]
 80014a2:	1dda      	adds	r2, r3, #7
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	da1f      	bge.n	80014ea <SecUart_EncryptBlock+0x20e>
            data[i+4] = (block[1] >> 24) & 0xFF;
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	0e19      	lsrs	r1, r3, #24
 80014ae:	7ffb      	ldrb	r3, [r7, #31]
 80014b0:	3304      	adds	r3, #4
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	4413      	add	r3, r2
 80014b6:	b2ca      	uxtb	r2, r1
 80014b8:	701a      	strb	r2, [r3, #0]
            data[i+5] = (block[1] >> 16) & 0xFF;
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	0c19      	lsrs	r1, r3, #16
 80014be:	7ffb      	ldrb	r3, [r7, #31]
 80014c0:	3305      	adds	r3, #5
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	4413      	add	r3, r2
 80014c6:	b2ca      	uxtb	r2, r1
 80014c8:	701a      	strb	r2, [r3, #0]
            data[i+6] = (block[1] >> 8) & 0xFF;
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	0a19      	lsrs	r1, r3, #8
 80014ce:	7ffb      	ldrb	r3, [r7, #31]
 80014d0:	3306      	adds	r3, #6
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	4413      	add	r3, r2
 80014d6:	b2ca      	uxtb	r2, r1
 80014d8:	701a      	strb	r2, [r3, #0]
            data[i+7] = block[1] & 0xFF;
 80014da:	6979      	ldr	r1, [r7, #20]
 80014dc:	7ffb      	ldrb	r3, [r7, #31]
 80014de:	3307      	adds	r3, #7
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	4413      	add	r3, r2
 80014e4:	b2ca      	uxtb	r2, r1
 80014e6:	701a      	strb	r2, [r3, #0]
 80014e8:	e01f      	b.n	800152a <SecUart_EncryptBlock+0x24e>
        } else {
            // Записываем только нужное количество байт
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	76fb      	strb	r3, [r7, #27]
 80014ee:	e012      	b.n	8001516 <SecUart_EncryptBlock+0x23a>
                data[i+4+j] = (block[1] >> ((3-j) * 8)) & 0xFF;
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	7efb      	ldrb	r3, [r7, #27]
 80014f4:	f1c3 0303 	rsb	r3, r3, #3
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	fa22 f103 	lsr.w	r1, r2, r3
 80014fe:	7ffb      	ldrb	r3, [r7, #31]
 8001500:	1d1a      	adds	r2, r3, #4
 8001502:	7efb      	ldrb	r3, [r7, #27]
 8001504:	4413      	add	r3, r2
 8001506:	461a      	mov	r2, r3
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	4413      	add	r3, r2
 800150c:	b2ca      	uxtb	r2, r1
 800150e:	701a      	strb	r2, [r3, #0]
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 8001510:	7efb      	ldrb	r3, [r7, #27]
 8001512:	3301      	adds	r3, #1
 8001514:	76fb      	strb	r3, [r7, #27]
 8001516:	7efb      	ldrb	r3, [r7, #27]
 8001518:	2b03      	cmp	r3, #3
 800151a:	d806      	bhi.n	800152a <SecUart_EncryptBlock+0x24e>
 800151c:	7ffb      	ldrb	r3, [r7, #31]
 800151e:	1d1a      	adds	r2, r3, #4
 8001520:	7efb      	ldrb	r3, [r7, #27]
 8001522:	441a      	add	r2, r3
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	429a      	cmp	r2, r3
 8001528:	dbe2      	blt.n	80014f0 <SecUart_EncryptBlock+0x214>
    for (uint8_t i = 0; i < padded_size; i += SECUART_BLOCK_SIZE) {
 800152a:	7ffb      	ldrb	r3, [r7, #31]
 800152c:	3308      	adds	r3, #8
 800152e:	77fb      	strb	r3, [r7, #31]
 8001530:	7ffa      	ldrb	r2, [r7, #31]
 8001532:	7ebb      	ldrb	r3, [r7, #26]
 8001534:	429a      	cmp	r2, r3
 8001536:	f4ff aee4 	bcc.w	8001302 <SecUart_EncryptBlock+0x26>
            }
        }
    }
}
 800153a:	bf00      	nop
 800153c:	bf00      	nop
 800153e:	3720      	adds	r7, #32
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <SecUart_DecryptBlock>:

/**
 * @brief Расшифрование блока данных
 */
static void SecUart_DecryptBlock(const SpeckContext *ctx, uint8_t *data, uint8_t size) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	4613      	mov	r3, r2
 8001550:	71fb      	strb	r3, [r7, #7]
    uint8_t padded_size = ((size + SECUART_BLOCK_SIZE - 1) / SECUART_BLOCK_SIZE) * SECUART_BLOCK_SIZE;
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	3307      	adds	r3, #7
 8001556:	2b00      	cmp	r3, #0
 8001558:	da00      	bge.n	800155c <SecUart_DecryptBlock+0x18>
 800155a:	3307      	adds	r3, #7
 800155c:	10db      	asrs	r3, r3, #3
 800155e:	b2db      	uxtb	r3, r3
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	76bb      	strb	r3, [r7, #26]

    // Обрабатываем данные блоками по 8 байт (64 бит)
    for (uint8_t i = 0; i < padded_size; i += SECUART_BLOCK_SIZE) {
 8001564:	2300      	movs	r3, #0
 8001566:	77fb      	strb	r3, [r7, #31]
 8001568:	e116      	b.n	8001798 <SecUart_DecryptBlock+0x254>
        uint32_t block[2];

        // Преобразуем 8 байт в два 32-битных слова
        if (i + 3 < size) {
 800156a:	7ffb      	ldrb	r3, [r7, #31]
 800156c:	1cda      	adds	r2, r3, #3
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	429a      	cmp	r2, r3
 8001572:	da1a      	bge.n	80015aa <SecUart_DecryptBlock+0x66>
            block[0] = ((uint32_t)data[i] << 24) |
 8001574:	7ffb      	ldrb	r3, [r7, #31]
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	4413      	add	r3, r2
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	061a      	lsls	r2, r3, #24
                      ((uint32_t)data[i+1] << 16) |
 800157e:	7ffb      	ldrb	r3, [r7, #31]
 8001580:	3301      	adds	r3, #1
 8001582:	68b9      	ldr	r1, [r7, #8]
 8001584:	440b      	add	r3, r1
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	041b      	lsls	r3, r3, #16
            block[0] = ((uint32_t)data[i] << 24) |
 800158a:	431a      	orrs	r2, r3
                      ((uint32_t)data[i+2] << 8) |
 800158c:	7ffb      	ldrb	r3, [r7, #31]
 800158e:	3302      	adds	r3, #2
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	440b      	add	r3, r1
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	021b      	lsls	r3, r3, #8
                      ((uint32_t)data[i+1] << 16) |
 8001598:	4313      	orrs	r3, r2
                      data[i+3];
 800159a:	7ffa      	ldrb	r2, [r7, #31]
 800159c:	3203      	adds	r2, #3
 800159e:	68b9      	ldr	r1, [r7, #8]
 80015a0:	440a      	add	r2, r1
 80015a2:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)data[i+2] << 8) |
 80015a4:	4313      	orrs	r3, r2
            block[0] = ((uint32_t)data[i] << 24) |
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	e021      	b.n	80015ee <SecUart_DecryptBlock+0xaa>
        } else {
            // Дополнение нулями, если недостаточно данных
            block[0] = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 80015ae:	2300      	movs	r3, #0
 80015b0:	77bb      	strb	r3, [r7, #30]
 80015b2:	e013      	b.n	80015dc <SecUart_DecryptBlock+0x98>
                block[0] |= ((uint32_t)data[i+j] << ((3-j) * 8));
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	7ff9      	ldrb	r1, [r7, #31]
 80015b8:	7fbb      	ldrb	r3, [r7, #30]
 80015ba:	440b      	add	r3, r1
 80015bc:	4619      	mov	r1, r3
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	440b      	add	r3, r1
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	7fbb      	ldrb	r3, [r7, #30]
 80015c8:	f1c3 0303 	rsb	r3, r3, #3
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 80015d6:	7fbb      	ldrb	r3, [r7, #30]
 80015d8:	3301      	adds	r3, #1
 80015da:	77bb      	strb	r3, [r7, #30]
 80015dc:	7fbb      	ldrb	r3, [r7, #30]
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d805      	bhi.n	80015ee <SecUart_DecryptBlock+0xaa>
 80015e2:	7ffa      	ldrb	r2, [r7, #31]
 80015e4:	7fbb      	ldrb	r3, [r7, #30]
 80015e6:	441a      	add	r2, r3
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	dbe2      	blt.n	80015b4 <SecUart_DecryptBlock+0x70>
            }
        }

        if (i + 7 < size) {
 80015ee:	7ffb      	ldrb	r3, [r7, #31]
 80015f0:	1dda      	adds	r2, r3, #7
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	da1b      	bge.n	8001630 <SecUart_DecryptBlock+0xec>
            block[1] = ((uint32_t)data[i+4] << 24) |
 80015f8:	7ffb      	ldrb	r3, [r7, #31]
 80015fa:	3304      	adds	r3, #4
 80015fc:	68ba      	ldr	r2, [r7, #8]
 80015fe:	4413      	add	r3, r2
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	061a      	lsls	r2, r3, #24
                      ((uint32_t)data[i+5] << 16) |
 8001604:	7ffb      	ldrb	r3, [r7, #31]
 8001606:	3305      	adds	r3, #5
 8001608:	68b9      	ldr	r1, [r7, #8]
 800160a:	440b      	add	r3, r1
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	041b      	lsls	r3, r3, #16
            block[1] = ((uint32_t)data[i+4] << 24) |
 8001610:	431a      	orrs	r2, r3
                      ((uint32_t)data[i+6] << 8) |
 8001612:	7ffb      	ldrb	r3, [r7, #31]
 8001614:	3306      	adds	r3, #6
 8001616:	68b9      	ldr	r1, [r7, #8]
 8001618:	440b      	add	r3, r1
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	021b      	lsls	r3, r3, #8
                      ((uint32_t)data[i+5] << 16) |
 800161e:	4313      	orrs	r3, r2
                      data[i+7];
 8001620:	7ffa      	ldrb	r2, [r7, #31]
 8001622:	3207      	adds	r2, #7
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	440a      	add	r2, r1
 8001628:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)data[i+6] << 8) |
 800162a:	4313      	orrs	r3, r2
            block[1] = ((uint32_t)data[i+4] << 24) |
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	e023      	b.n	8001678 <SecUart_DecryptBlock+0x134>
        } else {
            // Дополнение нулями, если недостаточно данных
            block[1] = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 8001634:	2300      	movs	r3, #0
 8001636:	777b      	strb	r3, [r7, #29]
 8001638:	e014      	b.n	8001664 <SecUart_DecryptBlock+0x120>
                block[1] |= ((uint32_t)data[i+4+j] << ((3-j) * 8));
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	7ffb      	ldrb	r3, [r7, #31]
 800163e:	1d19      	adds	r1, r3, #4
 8001640:	7f7b      	ldrb	r3, [r7, #29]
 8001642:	440b      	add	r3, r1
 8001644:	4619      	mov	r1, r3
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	440b      	add	r3, r1
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	4619      	mov	r1, r3
 800164e:	7f7b      	ldrb	r3, [r7, #29]
 8001650:	f1c3 0303 	rsb	r3, r3, #3
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	4313      	orrs	r3, r2
 800165c:	617b      	str	r3, [r7, #20]
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 800165e:	7f7b      	ldrb	r3, [r7, #29]
 8001660:	3301      	adds	r3, #1
 8001662:	777b      	strb	r3, [r7, #29]
 8001664:	7f7b      	ldrb	r3, [r7, #29]
 8001666:	2b03      	cmp	r3, #3
 8001668:	d806      	bhi.n	8001678 <SecUart_DecryptBlock+0x134>
 800166a:	7ffb      	ldrb	r3, [r7, #31]
 800166c:	1d1a      	adds	r2, r3, #4
 800166e:	7f7b      	ldrb	r3, [r7, #29]
 8001670:	441a      	add	r2, r3
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	429a      	cmp	r2, r3
 8001676:	dbe0      	blt.n	800163a <SecUart_DecryptBlock+0xf6>
            }
        }

        // Расшифровываем блок
        speck_decrypt(ctx, block);
 8001678:	f107 0310 	add.w	r3, r7, #16
 800167c:	4619      	mov	r1, r3
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f000 f987 	bl	8001992 <speck_decrypt>

        // Преобразуем два 32-битных слова обратно в 8 байт
        // и записываем обратно в буфер
        if (i + 3 < size) {
 8001684:	7ffb      	ldrb	r3, [r7, #31]
 8001686:	1cda      	adds	r2, r3, #3
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	429a      	cmp	r2, r3
 800168c:	da1e      	bge.n	80016cc <SecUart_DecryptBlock+0x188>
            data[i] = (block[0] >> 24) & 0xFF;
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	0e19      	lsrs	r1, r3, #24
 8001692:	7ffb      	ldrb	r3, [r7, #31]
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	4413      	add	r3, r2
 8001698:	b2ca      	uxtb	r2, r1
 800169a:	701a      	strb	r2, [r3, #0]
            data[i+1] = (block[0] >> 16) & 0xFF;
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	0c19      	lsrs	r1, r3, #16
 80016a0:	7ffb      	ldrb	r3, [r7, #31]
 80016a2:	3301      	adds	r3, #1
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	4413      	add	r3, r2
 80016a8:	b2ca      	uxtb	r2, r1
 80016aa:	701a      	strb	r2, [r3, #0]
            data[i+2] = (block[0] >> 8) & 0xFF;
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	0a19      	lsrs	r1, r3, #8
 80016b0:	7ffb      	ldrb	r3, [r7, #31]
 80016b2:	3302      	adds	r3, #2
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	4413      	add	r3, r2
 80016b8:	b2ca      	uxtb	r2, r1
 80016ba:	701a      	strb	r2, [r3, #0]
            data[i+3] = block[0] & 0xFF;
 80016bc:	6939      	ldr	r1, [r7, #16]
 80016be:	7ffb      	ldrb	r3, [r7, #31]
 80016c0:	3303      	adds	r3, #3
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	4413      	add	r3, r2
 80016c6:	b2ca      	uxtb	r2, r1
 80016c8:	701a      	strb	r2, [r3, #0]
 80016ca:	e01d      	b.n	8001708 <SecUart_DecryptBlock+0x1c4>
        } else {
            // Записываем только нужное количество байт
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	773b      	strb	r3, [r7, #28]
 80016d0:	e011      	b.n	80016f6 <SecUart_DecryptBlock+0x1b2>
                data[i+j] = (block[0] >> ((3-j) * 8)) & 0xFF;
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	7f3b      	ldrb	r3, [r7, #28]
 80016d6:	f1c3 0303 	rsb	r3, r3, #3
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	fa22 f103 	lsr.w	r1, r2, r3
 80016e0:	7ffa      	ldrb	r2, [r7, #31]
 80016e2:	7f3b      	ldrb	r3, [r7, #28]
 80016e4:	4413      	add	r3, r2
 80016e6:	461a      	mov	r2, r3
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	4413      	add	r3, r2
 80016ec:	b2ca      	uxtb	r2, r1
 80016ee:	701a      	strb	r2, [r3, #0]
            for (uint8_t j = 0; j < 4 && i + j < size; j++) {
 80016f0:	7f3b      	ldrb	r3, [r7, #28]
 80016f2:	3301      	adds	r3, #1
 80016f4:	773b      	strb	r3, [r7, #28]
 80016f6:	7f3b      	ldrb	r3, [r7, #28]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	d805      	bhi.n	8001708 <SecUart_DecryptBlock+0x1c4>
 80016fc:	7ffa      	ldrb	r2, [r7, #31]
 80016fe:	7f3b      	ldrb	r3, [r7, #28]
 8001700:	441a      	add	r2, r3
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	429a      	cmp	r2, r3
 8001706:	dbe4      	blt.n	80016d2 <SecUart_DecryptBlock+0x18e>
            }
        }

        if (i + 7 < size) {
 8001708:	7ffb      	ldrb	r3, [r7, #31]
 800170a:	1dda      	adds	r2, r3, #7
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	429a      	cmp	r2, r3
 8001710:	da1f      	bge.n	8001752 <SecUart_DecryptBlock+0x20e>
            data[i+4] = (block[1] >> 24) & 0xFF;
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	0e19      	lsrs	r1, r3, #24
 8001716:	7ffb      	ldrb	r3, [r7, #31]
 8001718:	3304      	adds	r3, #4
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	4413      	add	r3, r2
 800171e:	b2ca      	uxtb	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
            data[i+5] = (block[1] >> 16) & 0xFF;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	0c19      	lsrs	r1, r3, #16
 8001726:	7ffb      	ldrb	r3, [r7, #31]
 8001728:	3305      	adds	r3, #5
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	4413      	add	r3, r2
 800172e:	b2ca      	uxtb	r2, r1
 8001730:	701a      	strb	r2, [r3, #0]
            data[i+6] = (block[1] >> 8) & 0xFF;
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	0a19      	lsrs	r1, r3, #8
 8001736:	7ffb      	ldrb	r3, [r7, #31]
 8001738:	3306      	adds	r3, #6
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	4413      	add	r3, r2
 800173e:	b2ca      	uxtb	r2, r1
 8001740:	701a      	strb	r2, [r3, #0]
            data[i+7] = block[1] & 0xFF;
 8001742:	6979      	ldr	r1, [r7, #20]
 8001744:	7ffb      	ldrb	r3, [r7, #31]
 8001746:	3307      	adds	r3, #7
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	4413      	add	r3, r2
 800174c:	b2ca      	uxtb	r2, r1
 800174e:	701a      	strb	r2, [r3, #0]
 8001750:	e01f      	b.n	8001792 <SecUart_DecryptBlock+0x24e>
        } else {
            // Записываем только нужное количество байт
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 8001752:	2300      	movs	r3, #0
 8001754:	76fb      	strb	r3, [r7, #27]
 8001756:	e012      	b.n	800177e <SecUart_DecryptBlock+0x23a>
                data[i+4+j] = (block[1] >> ((3-j) * 8)) & 0xFF;
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	7efb      	ldrb	r3, [r7, #27]
 800175c:	f1c3 0303 	rsb	r3, r3, #3
 8001760:	00db      	lsls	r3, r3, #3
 8001762:	fa22 f103 	lsr.w	r1, r2, r3
 8001766:	7ffb      	ldrb	r3, [r7, #31]
 8001768:	1d1a      	adds	r2, r3, #4
 800176a:	7efb      	ldrb	r3, [r7, #27]
 800176c:	4413      	add	r3, r2
 800176e:	461a      	mov	r2, r3
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	4413      	add	r3, r2
 8001774:	b2ca      	uxtb	r2, r1
 8001776:	701a      	strb	r2, [r3, #0]
            for (uint8_t j = 0; j < 4 && i + 4 + j < size; j++) {
 8001778:	7efb      	ldrb	r3, [r7, #27]
 800177a:	3301      	adds	r3, #1
 800177c:	76fb      	strb	r3, [r7, #27]
 800177e:	7efb      	ldrb	r3, [r7, #27]
 8001780:	2b03      	cmp	r3, #3
 8001782:	d806      	bhi.n	8001792 <SecUart_DecryptBlock+0x24e>
 8001784:	7ffb      	ldrb	r3, [r7, #31]
 8001786:	1d1a      	adds	r2, r3, #4
 8001788:	7efb      	ldrb	r3, [r7, #27]
 800178a:	441a      	add	r2, r3
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	429a      	cmp	r2, r3
 8001790:	dbe2      	blt.n	8001758 <SecUart_DecryptBlock+0x214>
    for (uint8_t i = 0; i < padded_size; i += SECUART_BLOCK_SIZE) {
 8001792:	7ffb      	ldrb	r3, [r7, #31]
 8001794:	3308      	adds	r3, #8
 8001796:	77fb      	strb	r3, [r7, #31]
 8001798:	7ffa      	ldrb	r2, [r7, #31]
 800179a:	7ebb      	ldrb	r3, [r7, #26]
 800179c:	429a      	cmp	r2, r3
 800179e:	f4ff aee4 	bcc.w	800156a <SecUart_DecryptBlock+0x26>
            }
        }
    }
}
 80017a2:	bf00      	nop
 80017a4:	bf00      	nop
 80017a6:	3720      	adds	r7, #32
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <SecUart_CalculateMAC>:

/**
 * @brief Вычисление MAC для данных
 */
static void SecUart_CalculateMAC(const SpeckContext *ctx, const uint8_t *data, uint8_t size, uint8_t *mac) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	4613      	mov	r3, r2
 80017ba:	71fb      	strb	r3, [r7, #7]
    speck_mac(ctx, data, size, mac);
 80017bc:	79fa      	ldrb	r2, [r7, #7]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	68f8      	ldr	r0, [r7, #12]
 80017c4:	f000 f923 	bl	8001a0e <speck_mac>
}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <SecUart_VerifyMAC>:

/**
 * @brief Проверка MAC для данных
 */
static bool SecUart_VerifyMAC(const SpeckContext *ctx, const uint8_t *data, uint8_t size, const uint8_t *mac) {
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	603b      	str	r3, [r7, #0]
 80017dc:	4613      	mov	r3, r2
 80017de:	71fb      	strb	r3, [r7, #7]
    uint8_t calculated_mac[SECUART_MAC_SIZE];

    // Вычисляем MAC
    SecUart_CalculateMAC(ctx, data, size, calculated_mac);
 80017e0:	f107 0310 	add.w	r3, r7, #16
 80017e4:	79fa      	ldrb	r2, [r7, #7]
 80017e6:	68b9      	ldr	r1, [r7, #8]
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7ff ffdf 	bl	80017ac <SecUart_CalculateMAC>

    // Сравниваем MAC
    return (memcmp(calculated_mac, mac, SECUART_MAC_SIZE) == 0);
 80017ee:	f107 0310 	add.w	r3, r7, #16
 80017f2:	2208      	movs	r2, #8
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fdb8 	bl	800536c <memcmp>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	bf0c      	ite	eq
 8001802:	2301      	moveq	r3, #1
 8001804:	2300      	movne	r3, #0
 8001806:	b2db      	uxtb	r3, r3
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <ror32>:
 * @brief Циклический сдвиг вправо для 32-битного слова
 * @param x Значение для сдвига
 * @param n Количество бит для сдвига
 * @return Результат циклического сдвига
 */
static inline uint32_t ror32(uint32_t x, uint32_t n) {
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
    return (x >> n) | (x << (32 - n));
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	fa62 f303 	ror.w	r3, r2, r3
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <rol32>:
 * @brief Циклический сдвиг влево для 32-битного слова
 * @param x Значение для сдвига
 * @param n Количество бит для сдвига
 * @return Результат циклического сдвига
 */
static inline uint32_t rol32(uint32_t x, uint32_t n) {
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	6039      	str	r1, [r7, #0]
    return (x << n) | (x >> (32 - n));
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	f1c3 0320 	rsb	r3, r3, #32
 8001840:	fa62 f303 	ror.w	r3, r2, r3
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <speck_init>:

void speck_init(SpeckContext *ctx, const uint32_t *key) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b08e      	sub	sp, #56	@ 0x38
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
    // Параметры алгоритма Speck для 32-битных слов (согласно спецификации)
    const uint32_t alpha = 8; // Параметр сдвига
 800185a:	2308      	movs	r3, #8
 800185c:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint32_t beta = 3;  // Параметр сдвига
 800185e:	2303      	movs	r3, #3
 8001860:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Раундовые ключи для алгоритма
    uint32_t k[4];

    // Копируем ключ в рабочий буфер
    k[0] = key[0];
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	61bb      	str	r3, [r7, #24]
    k[1] = key[1];
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	3304      	adds	r3, #4
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	61fb      	str	r3, [r7, #28]
    k[2] = key[2];
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	3308      	adds	r3, #8
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	623b      	str	r3, [r7, #32]
    k[3] = key[3];
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	330c      	adds	r3, #12
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24

    // Расписание ключей для Speck64/128 (27 раундов)
    uint32_t i;
    uint32_t l[3] = {k[1], k[2], k[3]};
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	6a3b      	ldr	r3, [r7, #32]
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	617b      	str	r3, [r7, #20]

    ctx->round_keys[0] = k[0];
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	601a      	str	r2, [r3, #0]

    for (i = 0; i < 26; i++) {
 8001892:	2300      	movs	r3, #0
 8001894:	637b      	str	r3, [r7, #52]	@ 0x34
 8001896:	e039      	b.n	800190c <speck_init+0xbc>
        uint32_t idx = i % 3;
 8001898:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800189a:	4b20      	ldr	r3, [pc, #128]	@ (800191c <speck_init+0xcc>)
 800189c:	fba3 1302 	umull	r1, r3, r3, r2
 80018a0:	0859      	lsrs	r1, r3, #1
 80018a2:	460b      	mov	r3, r1
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	440b      	add	r3, r1
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	62bb      	str	r3, [r7, #40]	@ 0x28
        l[idx] = ((ror32(l[idx], alpha) + ctx->round_keys[i]) ^ i);
 80018ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	3338      	adds	r3, #56	@ 0x38
 80018b2:	443b      	add	r3, r7
 80018b4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80018b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff ffa8 	bl	8001810 <ror32>
 80018c0:	4601      	mov	r1, r0
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ca:	18ca      	adds	r2, r1, r3
 80018cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ce:	405a      	eors	r2, r3
 80018d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	3338      	adds	r3, #56	@ 0x38
 80018d6:	443b      	add	r3, r7
 80018d8:	f843 2c2c 	str.w	r2, [r3, #-44]
        ctx->round_keys[i+1] = rol32(ctx->round_keys[i], beta) ^ l[idx];
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff ffa1 	bl	800182e <rol32>
 80018ec:	4601      	mov	r1, r0
 80018ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	3338      	adds	r3, #56	@ 0x38
 80018f4:	443b      	add	r3, r7
 80018f6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80018fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018fc:	3201      	adds	r2, #1
 80018fe:	4059      	eors	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 26; i++) {
 8001906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001908:	3301      	adds	r3, #1
 800190a:	637b      	str	r3, [r7, #52]	@ 0x34
 800190c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800190e:	2b19      	cmp	r3, #25
 8001910:	d9c2      	bls.n	8001898 <speck_init+0x48>
    }
}
 8001912:	bf00      	nop
 8001914:	bf00      	nop
 8001916:	3738      	adds	r7, #56	@ 0x38
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	aaaaaaab 	.word	0xaaaaaaab

08001920 <speck_encrypt>:

void speck_encrypt(const SpeckContext *ctx, uint32_t *block) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b088      	sub	sp, #32
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
    // Параметры алгоритма Speck (согласно спецификации)
    const uint32_t alpha = 8; // Параметр сдвига
 800192a:	2308      	movs	r3, #8
 800192c:	613b      	str	r3, [r7, #16]
    const uint32_t beta = 3;  // Параметр сдвига
 800192e:	2303      	movs	r3, #3
 8001930:	60fb      	str	r3, [r7, #12]

    uint32_t x = block[0];
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	61fb      	str	r3, [r7, #28]
    uint32_t y = block[1];
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	61bb      	str	r3, [r7, #24]

    // Применяем 27 раундов шифрования
    for (uint32_t i = 0; i < 27; i++) {
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e018      	b.n	8001976 <speck_encrypt+0x56>
        x = ror32(x, alpha);
 8001944:	6939      	ldr	r1, [r7, #16]
 8001946:	69f8      	ldr	r0, [r7, #28]
 8001948:	f7ff ff62 	bl	8001810 <ror32>
 800194c:	61f8      	str	r0, [r7, #28]
        x = (x + y) ^ ctx->round_keys[i];
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	441a      	add	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6979      	ldr	r1, [r7, #20]
 8001958:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800195c:	4053      	eors	r3, r2
 800195e:	61fb      	str	r3, [r7, #28]
        y = rol32(y, beta) ^ x;
 8001960:	68f9      	ldr	r1, [r7, #12]
 8001962:	69b8      	ldr	r0, [r7, #24]
 8001964:	f7ff ff63 	bl	800182e <rol32>
 8001968:	4602      	mov	r2, r0
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	4053      	eors	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
    for (uint32_t i = 0; i < 27; i++) {
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	3301      	adds	r3, #1
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	2b1a      	cmp	r3, #26
 800197a:	d9e3      	bls.n	8001944 <speck_encrypt+0x24>
    }

    block[0] = x;
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	69fa      	ldr	r2, [r7, #28]
 8001980:	601a      	str	r2, [r3, #0]
    block[1] = y;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	3304      	adds	r3, #4
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	601a      	str	r2, [r3, #0]
}
 800198a:	bf00      	nop
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <speck_decrypt>:

void speck_decrypt(const SpeckContext *ctx, uint32_t *block) {
 8001992:	b580      	push	{r7, lr}
 8001994:	b088      	sub	sp, #32
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
    // Параметры алгоритма Speck (согласно спецификации)
    const uint32_t alpha = 8; // Параметр сдвига
 800199c:	2308      	movs	r3, #8
 800199e:	613b      	str	r3, [r7, #16]
    const uint32_t beta = 3;  // Параметр сдвига
 80019a0:	2303      	movs	r3, #3
 80019a2:	60fb      	str	r3, [r7, #12]

    uint32_t x = block[0];
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	61fb      	str	r3, [r7, #28]
    uint32_t y = block[1];
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	61bb      	str	r3, [r7, #24]

    // Выполняем 27 раундов расшифрования в обратном порядке
    for (uint32_t i = 0; i < 27; i++) {
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	e01d      	b.n	80019f2 <speck_decrypt+0x60>
        uint32_t round_key = ctx->round_keys[26 - i];
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f1c3 021a 	rsb	r2, r3, #26
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019c2:	60bb      	str	r3, [r7, #8]

        y = y ^ x;
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	4053      	eors	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        y = ror32(y, beta);
 80019cc:	68f9      	ldr	r1, [r7, #12]
 80019ce:	69b8      	ldr	r0, [r7, #24]
 80019d0:	f7ff ff1e 	bl	8001810 <ror32>
 80019d4:	61b8      	str	r0, [r7, #24]
        x = ((x ^ round_key) - y);
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	405a      	eors	r2, r3
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	61fb      	str	r3, [r7, #28]
        x = rol32(x, alpha);
 80019e2:	6939      	ldr	r1, [r7, #16]
 80019e4:	69f8      	ldr	r0, [r7, #28]
 80019e6:	f7ff ff22 	bl	800182e <rol32>
 80019ea:	61f8      	str	r0, [r7, #28]
    for (uint32_t i = 0; i < 27; i++) {
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	3301      	adds	r3, #1
 80019f0:	617b      	str	r3, [r7, #20]
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	2b1a      	cmp	r3, #26
 80019f6:	d9de      	bls.n	80019b6 <speck_decrypt+0x24>
    }

    block[0] = x;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	601a      	str	r2, [r3, #0]
    block[1] = y;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	3304      	adds	r3, #4
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	601a      	str	r2, [r3, #0]
}
 8001a06:	bf00      	nop
 8001a08:	3720      	adds	r7, #32
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <speck_mac>:

void speck_mac(const SpeckContext *ctx, const uint8_t *data, size_t len, uint8_t *mac) {
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b08c      	sub	sp, #48	@ 0x30
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
 8001a1a:	603b      	str	r3, [r7, #0]
    uint32_t mac_block[2] = {0, 0}; // Инициализационный вектор - нули
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61bb      	str	r3, [r7, #24]
 8001a20:	2300      	movs	r3, #0
 8001a22:	61fb      	str	r3, [r7, #28]
    uint32_t block[2];
    uint8_t *padded_data;
    size_t padded_len;

    // Дополняем данные до кратности 8 байт (64 бит)
    padded_len = ((len + 7) / 8) * 8;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3307      	adds	r3, #7
 8001a28:	f023 0307 	bic.w	r3, r3, #7
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    padded_data = (uint8_t*)calloc(padded_len, 1);
 8001a2e:	2101      	movs	r1, #1
 8001a30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a32:	f003 fb71 	bl	8005118 <calloc>
 8001a36:	4603      	mov	r3, r0
 8001a38:	623b      	str	r3, [r7, #32]
    if (padded_data == NULL) {
 8001a3a:	6a3b      	ldr	r3, [r7, #32]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d07b      	beq.n	8001b38 <speck_mac+0x12a>
        return; // Ошибка выделения памяти
    }

    // Копируем исходные данные в дополненный буфер
    memcpy(padded_data, data, len);
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	68b9      	ldr	r1, [r7, #8]
 8001a44:	6a38      	ldr	r0, [r7, #32]
 8001a46:	f003 fce5 	bl	8005414 <memcpy>

    // Обрабатываем данные блоками по 8 байт (64 бит) - CBC-MAC на основе Speck
    for (size_t i = 0; i < padded_len; i += 8) {
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a4e:	e049      	b.n	8001ae4 <speck_mac+0xd6>
        // Преобразуем 8 байт в два 32-битных слова (big-endian)
        block[0] = ((uint32_t)padded_data[i] << 24) |
 8001a50:	6a3a      	ldr	r2, [r7, #32]
 8001a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a54:	4413      	add	r3, r2
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	061a      	lsls	r2, r3, #24
                  ((uint32_t)padded_data[i+1] << 16) |
 8001a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	6a39      	ldr	r1, [r7, #32]
 8001a60:	440b      	add	r3, r1
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	041b      	lsls	r3, r3, #16
        block[0] = ((uint32_t)padded_data[i] << 24) |
 8001a66:	431a      	orrs	r2, r3
                  ((uint32_t)padded_data[i+2] << 8) |
 8001a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a6a:	3302      	adds	r3, #2
 8001a6c:	6a39      	ldr	r1, [r7, #32]
 8001a6e:	440b      	add	r3, r1
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	021b      	lsls	r3, r3, #8
                  ((uint32_t)padded_data[i+1] << 16) |
 8001a74:	4313      	orrs	r3, r2
                  padded_data[i+3];
 8001a76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a78:	3203      	adds	r2, #3
 8001a7a:	6a39      	ldr	r1, [r7, #32]
 8001a7c:	440a      	add	r2, r1
 8001a7e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)padded_data[i+2] << 8) |
 8001a80:	4313      	orrs	r3, r2
        block[0] = ((uint32_t)padded_data[i] << 24) |
 8001a82:	613b      	str	r3, [r7, #16]

        block[1] = ((uint32_t)padded_data[i+4] << 24) |
 8001a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a86:	3304      	adds	r3, #4
 8001a88:	6a3a      	ldr	r2, [r7, #32]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)padded_data[i+5] << 16) |
 8001a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a92:	3305      	adds	r3, #5
 8001a94:	6a39      	ldr	r1, [r7, #32]
 8001a96:	440b      	add	r3, r1
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	041b      	lsls	r3, r3, #16
        block[1] = ((uint32_t)padded_data[i+4] << 24) |
 8001a9c:	431a      	orrs	r2, r3
                  ((uint32_t)padded_data[i+6] << 8) |
 8001a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa0:	3306      	adds	r3, #6
 8001aa2:	6a39      	ldr	r1, [r7, #32]
 8001aa4:	440b      	add	r3, r1
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)padded_data[i+5] << 16) |
 8001aaa:	4313      	orrs	r3, r2
                  padded_data[i+7];
 8001aac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aae:	3207      	adds	r2, #7
 8001ab0:	6a39      	ldr	r1, [r7, #32]
 8001ab2:	440a      	add	r2, r1
 8001ab4:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)padded_data[i+6] << 8) |
 8001ab6:	4313      	orrs	r3, r2
        block[1] = ((uint32_t)padded_data[i+4] << 24) |
 8001ab8:	617b      	str	r3, [r7, #20]

        // XOR с предыдущим результатом (для CBC режима)
        block[0] ^= mac_block[0];
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	4053      	eors	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        block[1] ^= mac_block[1];
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	4053      	eors	r3, r2
 8001ac8:	617b      	str	r3, [r7, #20]

        // Шифруем блок
        speck_encrypt(ctx, block);
 8001aca:	f107 0310 	add.w	r3, r7, #16
 8001ace:	4619      	mov	r1, r3
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f7ff ff25 	bl	8001920 <speck_encrypt>

        // Сохраняем результат для следующей итерации
        mac_block[0] = block[0];
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	61bb      	str	r3, [r7, #24]
        mac_block[1] = block[1];
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	61fb      	str	r3, [r7, #28]
    for (size_t i = 0; i < padded_len; i += 8) {
 8001ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae0:	3308      	adds	r3, #8
 8001ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d3b1      	bcc.n	8001a50 <speck_mac+0x42>
    }

    free(padded_data);
 8001aec:	6a38      	ldr	r0, [r7, #32]
 8001aee:	f003 fb2f 	bl	8005150 <free>

    // Преобразуем 64-битный MAC (2 слова по 32 бита) в 8 байт
    for (int i = 0; i < 4; i++) {
 8001af2:	2300      	movs	r3, #0
 8001af4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001af6:	e01b      	b.n	8001b30 <speck_mac+0x122>
        mac[i] = (mac_block[0] >> (24 - i*8)) & 0xFF;
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001afc:	f1c3 0303 	rsb	r3, r3, #3
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	fa22 f103 	lsr.w	r1, r2, r3
 8001b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b2ca      	uxtb	r2, r1
 8001b0e:	701a      	strb	r2, [r3, #0]
        mac[i+4] = (mac_block[1] >> (24 - i*8)) & 0xFF;
 8001b10:	69fa      	ldr	r2, [r7, #28]
 8001b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b14:	f1c3 0303 	rsb	r3, r3, #3
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	fa22 f103 	lsr.w	r1, r2, r3
 8001b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b20:	3304      	adds	r3, #4
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	4413      	add	r3, r2
 8001b26:	b2ca      	uxtb	r2, r1
 8001b28:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8001b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b32:	2b03      	cmp	r3, #3
 8001b34:	dde0      	ble.n	8001af8 <speck_mac+0xea>
 8001b36:	e000      	b.n	8001b3a <speck_mac+0x12c>
        return; // Ошибка выделения памяти
 8001b38:	bf00      	nop
    }
}
 8001b3a:	3730      	adds	r7, #48	@ 0x30
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	607b      	str	r3, [r7, #4]
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <HAL_MspInit+0x4c>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001b8c <HAL_MspInit+0x4c>)
 8001b50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b56:	4b0d      	ldr	r3, [pc, #52]	@ (8001b8c <HAL_MspInit+0x4c>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	603b      	str	r3, [r7, #0]
 8001b66:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <HAL_MspInit+0x4c>)
 8001b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6a:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <HAL_MspInit+0x4c>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b72:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <HAL_MspInit+0x4c>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b7e:	2007      	movs	r0, #7
 8001b80:	f000 fc6e 	bl	8002460 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40023800 	.word	0x40023800

08001b90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08e      	sub	sp, #56	@ 0x38
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a7b      	ldr	r2, [pc, #492]	@ (8001d9c <HAL_UART_MspInit+0x20c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	f040 8094 	bne.w	8001cdc <HAL_UART_MspInit+0x14c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
 8001bb8:	4b79      	ldr	r3, [pc, #484]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbc:	4a78      	ldr	r2, [pc, #480]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001bbe:	f043 0310 	orr.w	r3, r3, #16
 8001bc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bc4:	4b76      	ldr	r3, [pc, #472]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc8:	f003 0310 	and.w	r3, r3, #16
 8001bcc:	623b      	str	r3, [r7, #32]
 8001bce:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
 8001bd4:	4b72      	ldr	r3, [pc, #456]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd8:	4a71      	ldr	r2, [pc, #452]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be0:	4b6f      	ldr	r3, [pc, #444]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	61fb      	str	r3, [r7, #28]
 8001bea:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bec:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bfe:	2307      	movs	r3, #7
 8001c00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c06:	4619      	mov	r1, r3
 8001c08:	4866      	ldr	r0, [pc, #408]	@ (8001da4 <HAL_UART_MspInit+0x214>)
 8001c0a:	f001 f879 	bl	8002d00 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001c0e:	4b66      	ldr	r3, [pc, #408]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c10:	4a66      	ldr	r2, [pc, #408]	@ (8001dac <HAL_UART_MspInit+0x21c>)
 8001c12:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001c14:	4b64      	ldr	r3, [pc, #400]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c16:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c1a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c1c:	4b62      	ldr	r3, [pc, #392]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c22:	4b61      	ldr	r3, [pc, #388]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c28:	4b5f      	ldr	r3, [pc, #380]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c2e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c30:	4b5d      	ldr	r3, [pc, #372]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c36:	4b5c      	ldr	r3, [pc, #368]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001c3c:	4b5a      	ldr	r3, [pc, #360]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001c42:	4b59      	ldr	r3, [pc, #356]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c44:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c48:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c4a:	4b57      	ldr	r3, [pc, #348]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001c50:	4855      	ldr	r0, [pc, #340]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c52:	f000 fc47 	bl	80024e4 <HAL_DMA_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001c5c:	f7ff f810 	bl	8000c80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a51      	ldr	r2, [pc, #324]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c66:	4a50      	ldr	r2, [pc, #320]	@ (8001da8 <HAL_UART_MspInit+0x218>)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001c6c:	4b50      	ldr	r3, [pc, #320]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c6e:	4a51      	ldr	r2, [pc, #324]	@ (8001db4 <HAL_UART_MspInit+0x224>)
 8001c70:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001c72:	4b4f      	ldr	r3, [pc, #316]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c78:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c7a:	4b4d      	ldr	r3, [pc, #308]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c7c:	2240      	movs	r2, #64	@ 0x40
 8001c7e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c80:	4b4b      	ldr	r3, [pc, #300]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c86:	4b4a      	ldr	r3, [pc, #296]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c8c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c8e:	4b48      	ldr	r3, [pc, #288]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c94:	4b46      	ldr	r3, [pc, #280]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001c9a:	4b45      	ldr	r3, [pc, #276]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001ca0:	4b43      	ldr	r3, [pc, #268]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001ca2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ca6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ca8:	4b41      	ldr	r3, [pc, #260]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001cae:	4840      	ldr	r0, [pc, #256]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001cb0:	f000 fc18 	bl	80024e4 <HAL_DMA_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8001cba:	f7fe ffe1 	bl	8000c80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001cc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cc4:	4a3a      	ldr	r2, [pc, #232]	@ (8001db0 <HAL_UART_MspInit+0x220>)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2025      	movs	r0, #37	@ 0x25
 8001cd0:	f000 fbd1 	bl	8002476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cd4:	2025      	movs	r0, #37	@ 0x25
 8001cd6:	f000 fbea 	bl	80024ae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001cda:	e10b      	b.n	8001ef4 <HAL_UART_MspInit+0x364>
  else if(huart->Instance==USART2)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a35      	ldr	r2, [pc, #212]	@ (8001db8 <HAL_UART_MspInit+0x228>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d16e      	bne.n	8001dc4 <HAL_UART_MspInit+0x234>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61bb      	str	r3, [r7, #24]
 8001cea:	4b2d      	ldr	r3, [pc, #180]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	4a2c      	ldr	r2, [pc, #176]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cfe:	61bb      	str	r3, [r7, #24]
 8001d00:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
 8001d06:	4b26      	ldr	r3, [pc, #152]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a25      	ldr	r2, [pc, #148]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b23      	ldr	r3, [pc, #140]	@ (8001da0 <HAL_UART_MspInit+0x210>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d1e:	230c      	movs	r3, #12
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d2e:	2307      	movs	r3, #7
 8001d30:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d36:	4619      	mov	r1, r3
 8001d38:	481a      	ldr	r0, [pc, #104]	@ (8001da4 <HAL_UART_MspInit+0x214>)
 8001d3a:	f000 ffe1 	bl	8002d00 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d40:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc0 <HAL_UART_MspInit+0x230>)
 8001d42:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001d44:	4b1d      	ldr	r3, [pc, #116]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d46:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d4a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d4e:	2240      	movs	r2, #64	@ 0x40
 8001d50:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d52:	4b1a      	ldr	r3, [pc, #104]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d58:	4b18      	ldr	r3, [pc, #96]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d5e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d72:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001d7e:	480f      	ldr	r0, [pc, #60]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d80:	f000 fbb0 	bl	80024e4 <HAL_DMA_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 8001d8a:	f7fe ff79 	bl	8000c80 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d92:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d94:	4a09      	ldr	r2, [pc, #36]	@ (8001dbc <HAL_UART_MspInit+0x22c>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001d9a:	e0ab      	b.n	8001ef4 <HAL_UART_MspInit+0x364>
 8001d9c:	40011000 	.word	0x40011000
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40020000 	.word	0x40020000
 8001da8:	20000150 	.word	0x20000150
 8001dac:	40026440 	.word	0x40026440
 8001db0:	200001b0 	.word	0x200001b0
 8001db4:	400264b8 	.word	0x400264b8
 8001db8:	40004400 	.word	0x40004400
 8001dbc:	20000210 	.word	0x20000210
 8001dc0:	400260a0 	.word	0x400260a0
  else if(huart->Instance==USART6)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a4c      	ldr	r2, [pc, #304]	@ (8001efc <HAL_UART_MspInit+0x36c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	f040 8092 	bne.w	8001ef4 <HAL_UART_MspInit+0x364>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	4b4a      	ldr	r3, [pc, #296]	@ (8001f00 <HAL_UART_MspInit+0x370>)
 8001dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd8:	4a49      	ldr	r2, [pc, #292]	@ (8001f00 <HAL_UART_MspInit+0x370>)
 8001dda:	f043 0320 	orr.w	r3, r3, #32
 8001dde:	6453      	str	r3, [r2, #68]	@ 0x44
 8001de0:	4b47      	ldr	r3, [pc, #284]	@ (8001f00 <HAL_UART_MspInit+0x370>)
 8001de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de4:	f003 0320 	and.w	r3, r3, #32
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	4b43      	ldr	r3, [pc, #268]	@ (8001f00 <HAL_UART_MspInit+0x370>)
 8001df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df4:	4a42      	ldr	r2, [pc, #264]	@ (8001f00 <HAL_UART_MspInit+0x370>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfc:	4b40      	ldr	r3, [pc, #256]	@ (8001f00 <HAL_UART_MspInit+0x370>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e08:	23c0      	movs	r3, #192	@ 0xc0
 8001e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e14:	2303      	movs	r3, #3
 8001e16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e18:	2308      	movs	r3, #8
 8001e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e20:	4619      	mov	r1, r3
 8001e22:	4838      	ldr	r0, [pc, #224]	@ (8001f04 <HAL_UART_MspInit+0x374>)
 8001e24:	f000 ff6c 	bl	8002d00 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001e28:	4b37      	ldr	r3, [pc, #220]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e2a:	4a38      	ldr	r2, [pc, #224]	@ (8001f0c <HAL_UART_MspInit+0x37c>)
 8001e2c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001e2e:	4b36      	ldr	r3, [pc, #216]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e30:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001e34:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e36:	4b34      	ldr	r3, [pc, #208]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e3c:	4b32      	ldr	r3, [pc, #200]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e42:	4b31      	ldr	r3, [pc, #196]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e48:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e50:	4b2d      	ldr	r3, [pc, #180]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001e56:	4b2c      	ldr	r3, [pc, #176]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001e5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e5e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001e62:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e64:	4b28      	ldr	r3, [pc, #160]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001e6a:	4827      	ldr	r0, [pc, #156]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e6c:	f000 fb3a 	bl	80024e4 <HAL_DMA_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_UART_MspInit+0x2ea>
      Error_Handler();
 8001e76:	f7fe ff03 	bl	8000c80 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a22      	ldr	r2, [pc, #136]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e80:	4a21      	ldr	r2, [pc, #132]	@ (8001f08 <HAL_UART_MspInit+0x378>)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001e86:	4b22      	ldr	r3, [pc, #136]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001e88:	4a22      	ldr	r2, [pc, #136]	@ (8001f14 <HAL_UART_MspInit+0x384>)
 8001e8a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001e8c:	4b20      	ldr	r3, [pc, #128]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001e8e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001e92:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e94:	4b1e      	ldr	r3, [pc, #120]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001e96:	2240      	movs	r2, #64	@ 0x40
 8001e98:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ea6:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ea8:	4b19      	ldr	r3, [pc, #100]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001eae:	4b18      	ldr	r3, [pc, #96]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001eb4:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001eba:	4b15      	ldr	r3, [pc, #84]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001ebc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ec0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001ec8:	4811      	ldr	r0, [pc, #68]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001eca:	f000 fb0b 	bl	80024e4 <HAL_DMA_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <HAL_UART_MspInit+0x348>
      Error_Handler();
 8001ed4:	f7fe fed4 	bl	8000c80 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a0d      	ldr	r2, [pc, #52]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001edc:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ede:	4a0c      	ldr	r2, [pc, #48]	@ (8001f10 <HAL_UART_MspInit+0x380>)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	2047      	movs	r0, #71	@ 0x47
 8001eea:	f000 fac4 	bl	8002476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001eee:	2047      	movs	r0, #71	@ 0x47
 8001ef0:	f000 fadd 	bl	80024ae <HAL_NVIC_EnableIRQ>
}
 8001ef4:	bf00      	nop
 8001ef6:	3738      	adds	r7, #56	@ 0x38
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40011400 	.word	0x40011400
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40020800 	.word	0x40020800
 8001f08:	20000270 	.word	0x20000270
 8001f0c:	40026428 	.word	0x40026428
 8001f10:	200002d0 	.word	0x200002d0
 8001f14:	400264a0 	.word	0x400264a0

08001f18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <NMI_Handler+0x4>

08001f20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <HardFault_Handler+0x4>

08001f28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <MemManage_Handler+0x4>

08001f30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <BusFault_Handler+0x4>

08001f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f3c:	bf00      	nop
 8001f3e:	e7fd      	b.n	8001f3c <UsageFault_Handler+0x4>

08001f40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f6e:	f000 f963 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001f7c:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <DMA1_Stream6_IRQHandler+0x10>)
 8001f7e:	f000 fc49 	bl	8002814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000210 	.word	0x20000210

08001f8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b096      	sub	sp, #88	@ 0x58
 8001f90:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART1_IRQn 0 */
  // Явно проверяем флаги USART
  uint32_t isrflags = READ_REG(huart1.Instance->SR);
 8001f92:	4b1e      	ldr	r3, [pc, #120]	@ (800200c <USART1_IRQHandler+0x80>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t cr1its = READ_REG(huart1.Instance->CR1);
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800200c <USART1_IRQHandler+0x80>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Для отладки
  static uint32_t idle_count = 0;

  // Проверяем наличие флага IDLE и разрешения прерывания по IDLE
  if ((isrflags & UART_FLAG_IDLE) != RESET) {
 8001fa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fa4:	f003 0310 	and.w	r3, r3, #16
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d027      	beq.n	8001ffc <USART1_IRQHandler+0x70>
    // Сбрасываем флаг IDLE чтением SR и затем DR
    __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8001fac:	2300      	movs	r3, #0
 8001fae:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fb0:	4b16      	ldr	r3, [pc, #88]	@ (800200c <USART1_IRQHandler+0x80>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fb8:	4b14      	ldr	r3, [pc, #80]	@ (800200c <USART1_IRQHandler+0x80>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

    // Инкрементируем счетчик IDLE для отладки
    idle_count++;
 8001fc2:	4b13      	ldr	r3, [pc, #76]	@ (8002010 <USART1_IRQHandler+0x84>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	4a11      	ldr	r2, [pc, #68]	@ (8002010 <USART1_IRQHandler+0x84>)
 8001fca:	6013      	str	r3, [r2, #0]

    // Буфер для отладочного сообщения
    char debug[64];
    sprintf(debug, "IDLE detected (#%lu), SR=0x%lX, CR1=0x%lX\r\n",
 8001fcc:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <USART1_IRQHandler+0x84>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	1d38      	adds	r0, r7, #4
 8001fd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fd8:	490e      	ldr	r1, [pc, #56]	@ (8002014 <USART1_IRQHandler+0x88>)
 8001fda:	f003 f9a5 	bl	8005328 <siprintf>
            idle_count, isrflags, cr1its);
    HAL_UART_Transmit(&huart2, (uint8_t*)debug, strlen(debug), 100);
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe f8fd 	bl	80001e0 <strlen>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	1d39      	adds	r1, r7, #4
 8001fec:	2364      	movs	r3, #100	@ 0x64
 8001fee:	480a      	ldr	r0, [pc, #40]	@ (8002018 <USART1_IRQHandler+0x8c>)
 8001ff0:	f001 fd26 	bl	8003a40 <HAL_UART_Transmit>

    // Вызываем обработчик IDLE-прерывания
    HAL_UARTEx_RxEventCallback(&huart1, 0);
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4805      	ldr	r0, [pc, #20]	@ (800200c <USART1_IRQHandler+0x80>)
 8001ff8:	f7fe fae0 	bl	80005bc <HAL_UARTEx_RxEventCallback>
  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ffc:	4803      	ldr	r0, [pc, #12]	@ (800200c <USART1_IRQHandler+0x80>)
 8001ffe:	f001 ff4b 	bl	8003e98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	3750      	adds	r7, #80	@ 0x50
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000078 	.word	0x20000078
 8002010:	200005e4 	.word	0x200005e4
 8002014:	08005e90 	.word	0x08005e90
 8002018:	200000c0 	.word	0x200000c0

0800201c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <DMA2_Stream1_IRQHandler+0x10>)
 8002022:	f000 fbf7 	bl	8002814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000270 	.word	0x20000270

08002030 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002034:	4802      	ldr	r0, [pc, #8]	@ (8002040 <DMA2_Stream2_IRQHandler+0x10>)
 8002036:	f000 fbed 	bl	8002814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000150 	.word	0x20000150

08002044 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <DMA2_Stream6_IRQHandler+0x10>)
 800204a:	f000 fbe3 	bl	8002814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200002d0 	.word	0x200002d0

08002058 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800205c:	4802      	ldr	r0, [pc, #8]	@ (8002068 <DMA2_Stream7_IRQHandler+0x10>)
 800205e:	f000 fbd9 	bl	8002814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	200001b0 	.word	0x200001b0

0800206c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  // Проверяем признак прерывания IDLE
  if (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8002072:	4b0e      	ldr	r3, [pc, #56]	@ (80020ac <USART6_IRQHandler+0x40>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	2b10      	cmp	r3, #16
 800207e:	d10e      	bne.n	800209e <USART6_IRQHandler+0x32>
    // Сбрасываем флаг IDLE
    __HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8002080:	2300      	movs	r3, #0
 8002082:	607b      	str	r3, [r7, #4]
 8002084:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <USART6_IRQHandler+0x40>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	607b      	str	r3, [r7, #4]
 800208c:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <USART6_IRQHandler+0x40>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	607b      	str	r3, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]

    // Вызываем обработчик IDLE-прерывания
    HAL_UARTEx_RxEventCallback(&huart6, 0);
 8002096:	2100      	movs	r1, #0
 8002098:	4804      	ldr	r0, [pc, #16]	@ (80020ac <USART6_IRQHandler+0x40>)
 800209a:	f7fe fa8f 	bl	80005bc <HAL_UARTEx_RxEventCallback>
  }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800209e:	4803      	ldr	r0, [pc, #12]	@ (80020ac <USART6_IRQHandler+0x40>)
 80020a0:	f001 fefa 	bl	8003e98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20000108 	.word	0x20000108

080020b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b8:	4a14      	ldr	r2, [pc, #80]	@ (800210c <_sbrk+0x5c>)
 80020ba:	4b15      	ldr	r3, [pc, #84]	@ (8002110 <_sbrk+0x60>)
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <_sbrk+0x64>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d102      	bne.n	80020d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020cc:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <_sbrk+0x64>)
 80020ce:	4a12      	ldr	r2, [pc, #72]	@ (8002118 <_sbrk+0x68>)
 80020d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d207      	bcs.n	80020f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020e0:	f003 f96c 	bl	80053bc <__errno>
 80020e4:	4603      	mov	r3, r0
 80020e6:	220c      	movs	r2, #12
 80020e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ea:	f04f 33ff 	mov.w	r3, #4294967295
 80020ee:	e009      	b.n	8002104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020f0:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <_sbrk+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020f6:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	4a05      	ldr	r2, [pc, #20]	@ (8002114 <_sbrk+0x64>)
 8002100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002102:	68fb      	ldr	r3, [r7, #12]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20020000 	.word	0x20020000
 8002110:	00000400 	.word	0x00000400
 8002114:	200005e8 	.word	0x200005e8
 8002118:	20000738 	.word	0x20000738

0800211c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <SystemInit+0x20>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	4a05      	ldr	r2, [pc, #20]	@ (800213c <SystemInit+0x20>)
 8002128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800212c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002140:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002178 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002144:	f7ff ffea 	bl	800211c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002148:	480c      	ldr	r0, [pc, #48]	@ (800217c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800214a:	490d      	ldr	r1, [pc, #52]	@ (8002180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800214c:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002150:	e002      	b.n	8002158 <LoopCopyDataInit>

08002152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002156:	3304      	adds	r3, #4

08002158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800215a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800215c:	d3f9      	bcc.n	8002152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002160:	4c0a      	ldr	r4, [pc, #40]	@ (800218c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002164:	e001      	b.n	800216a <LoopFillZerobss>

08002166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002168:	3204      	adds	r2, #4

0800216a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800216a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800216c:	d3fb      	bcc.n	8002166 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800216e:	f003 f92b 	bl	80053c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002172:	f7fe fb6f 	bl	8000854 <main>
  bx  lr    
 8002176:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002178:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800217c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002180:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002184:	08005f30 	.word	0x08005f30
  ldr r2, =_sbss
 8002188:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800218c:	20000738 	.word	0x20000738

08002190 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002190:	e7fe      	b.n	8002190 <ADC_IRQHandler>
	...

08002194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002198:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <HAL_Init+0x40>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a0d      	ldr	r2, [pc, #52]	@ (80021d4 <HAL_Init+0x40>)
 800219e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021a4:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <HAL_Init+0x40>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a0a      	ldr	r2, [pc, #40]	@ (80021d4 <HAL_Init+0x40>)
 80021aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b0:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <HAL_Init+0x40>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <HAL_Init+0x40>)
 80021b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021bc:	2003      	movs	r0, #3
 80021be:	f000 f94f 	bl	8002460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021c2:	2000      	movs	r0, #0
 80021c4:	f000 f808 	bl	80021d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021c8:	f7ff fcba 	bl	8001b40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023c00 	.word	0x40023c00

080021d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e0:	4b12      	ldr	r3, [pc, #72]	@ (800222c <HAL_InitTick+0x54>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <HAL_InitTick+0x58>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f967 	bl	80024ca <HAL_SYSTICK_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e00e      	b.n	8002224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b0f      	cmp	r3, #15
 800220a:	d80a      	bhi.n	8002222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220c:	2200      	movs	r2, #0
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f000 f92f 	bl	8002476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002218:	4a06      	ldr	r2, [pc, #24]	@ (8002234 <HAL_InitTick+0x5c>)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000000 	.word	0x20000000
 8002230:	20000008 	.word	0x20000008
 8002234:	20000004 	.word	0x20000004

08002238 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <HAL_IncTick+0x20>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b06      	ldr	r3, [pc, #24]	@ (800225c <HAL_IncTick+0x24>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a04      	ldr	r2, [pc, #16]	@ (800225c <HAL_IncTick+0x24>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	20000008 	.word	0x20000008
 800225c:	200005ec 	.word	0x200005ec

08002260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return uwTick;
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <HAL_GetTick+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	200005ec 	.word	0x200005ec

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff ffee 	bl	8002260 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d005      	beq.n	800229e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002292:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <HAL_Delay+0x44>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800229e:	bf00      	nop
 80022a0:	f7ff ffde 	bl	8002260 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d8f7      	bhi.n	80022a0 <HAL_Delay+0x28>
  {
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000008 	.word	0x20000008

080022c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022dc:	4013      	ands	r3, r2
 80022de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022f2:	4a04      	ldr	r2, [pc, #16]	@ (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	60d3      	str	r3, [r2, #12]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800230c:	4b04      	ldr	r3, [pc, #16]	@ (8002320 <__NVIC_GetPriorityGrouping+0x18>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	0a1b      	lsrs	r3, r3, #8
 8002312:	f003 0307 	and.w	r3, r3, #7
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	2b00      	cmp	r3, #0
 8002334:	db0b      	blt.n	800234e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	f003 021f 	and.w	r2, r3, #31
 800233c:	4907      	ldr	r1, [pc, #28]	@ (800235c <__NVIC_EnableIRQ+0x38>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	095b      	lsrs	r3, r3, #5
 8002344:	2001      	movs	r0, #1
 8002346:	fa00 f202 	lsl.w	r2, r0, r2
 800234a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000e100 	.word	0xe000e100

08002360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	6039      	str	r1, [r7, #0]
 800236a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	2b00      	cmp	r3, #0
 8002372:	db0a      	blt.n	800238a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	490c      	ldr	r1, [pc, #48]	@ (80023ac <__NVIC_SetPriority+0x4c>)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	0112      	lsls	r2, r2, #4
 8002380:	b2d2      	uxtb	r2, r2
 8002382:	440b      	add	r3, r1
 8002384:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002388:	e00a      	b.n	80023a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	b2da      	uxtb	r2, r3
 800238e:	4908      	ldr	r1, [pc, #32]	@ (80023b0 <__NVIC_SetPriority+0x50>)
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	3b04      	subs	r3, #4
 8002398:	0112      	lsls	r2, r2, #4
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	440b      	add	r3, r1
 800239e:	761a      	strb	r2, [r3, #24]
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000e100 	.word	0xe000e100
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b089      	sub	sp, #36	@ 0x24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f1c3 0307 	rsb	r3, r3, #7
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	bf28      	it	cs
 80023d2:	2304      	movcs	r3, #4
 80023d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3304      	adds	r3, #4
 80023da:	2b06      	cmp	r3, #6
 80023dc:	d902      	bls.n	80023e4 <NVIC_EncodePriority+0x30>
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3b03      	subs	r3, #3
 80023e2:	e000      	b.n	80023e6 <NVIC_EncodePriority+0x32>
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	f04f 32ff 	mov.w	r2, #4294967295
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43da      	mvns	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	401a      	ands	r2, r3
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	fa01 f303 	lsl.w	r3, r1, r3
 8002406:	43d9      	mvns	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	4313      	orrs	r3, r2
         );
}
 800240e:	4618      	mov	r0, r3
 8002410:	3724      	adds	r7, #36	@ 0x24
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800242c:	d301      	bcc.n	8002432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800242e:	2301      	movs	r3, #1
 8002430:	e00f      	b.n	8002452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002432:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <SysTick_Config+0x40>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800243a:	210f      	movs	r1, #15
 800243c:	f04f 30ff 	mov.w	r0, #4294967295
 8002440:	f7ff ff8e 	bl	8002360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002444:	4b05      	ldr	r3, [pc, #20]	@ (800245c <SysTick_Config+0x40>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800244a:	4b04      	ldr	r3, [pc, #16]	@ (800245c <SysTick_Config+0x40>)
 800244c:	2207      	movs	r2, #7
 800244e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	e000e010 	.word	0xe000e010

08002460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff ff29 	bl	80022c0 <__NVIC_SetPriorityGrouping>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	4603      	mov	r3, r0
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
 8002482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002488:	f7ff ff3e 	bl	8002308 <__NVIC_GetPriorityGrouping>
 800248c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	68b9      	ldr	r1, [r7, #8]
 8002492:	6978      	ldr	r0, [r7, #20]
 8002494:	f7ff ff8e 	bl	80023b4 <NVIC_EncodePriority>
 8002498:	4602      	mov	r2, r0
 800249a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff ff5d 	bl	8002360 <__NVIC_SetPriority>
}
 80024a6:	bf00      	nop
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b082      	sub	sp, #8
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	4603      	mov	r3, r0
 80024b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff31 	bl	8002324 <__NVIC_EnableIRQ>
}
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b082      	sub	sp, #8
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff ffa2 	bl	800241c <SysTick_Config>
 80024d8:	4603      	mov	r3, r0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7ff feb6 	bl	8002260 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e099      	b.n	8002634 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 0201 	bic.w	r2, r2, #1
 800251e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002520:	e00f      	b.n	8002542 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002522:	f7ff fe9d 	bl	8002260 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b05      	cmp	r3, #5
 800252e:	d908      	bls.n	8002542 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2220      	movs	r2, #32
 8002534:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2203      	movs	r2, #3
 800253a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e078      	b.n	8002634 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1e8      	bne.n	8002522 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	4b38      	ldr	r3, [pc, #224]	@ (800263c <HAL_DMA_Init+0x158>)
 800255c:	4013      	ands	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800256e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800257a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	4313      	orrs	r3, r2
 8002592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002598:	2b04      	cmp	r3, #4
 800259a:	d107      	bne.n	80025ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a4:	4313      	orrs	r3, r2
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f023 0307 	bic.w	r3, r3, #7
 80025c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	d117      	bne.n	8002606 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00e      	beq.n	8002606 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fb0d 	bl	8002c08 <DMA_CheckFifoParam>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2240      	movs	r2, #64	@ 0x40
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002602:	2301      	movs	r3, #1
 8002604:	e016      	b.n	8002634 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fac4 	bl	8002b9c <DMA_CalcBaseAndBitshift>
 8002614:	4603      	mov	r3, r0
 8002616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800261c:	223f      	movs	r2, #63	@ 0x3f
 800261e:	409a      	lsls	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	f010803f 	.word	0xf010803f

08002640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
 800264c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002656:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800265e:	2b01      	cmp	r3, #1
 8002660:	d101      	bne.n	8002666 <HAL_DMA_Start_IT+0x26>
 8002662:	2302      	movs	r3, #2
 8002664:	e040      	b.n	80026e8 <HAL_DMA_Start_IT+0xa8>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b01      	cmp	r3, #1
 8002678:	d12f      	bne.n	80026da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2202      	movs	r2, #2
 800267e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	68b9      	ldr	r1, [r7, #8]
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 fa56 	bl	8002b40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002698:	223f      	movs	r2, #63	@ 0x3f
 800269a:	409a      	lsls	r2, r3
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0216 	orr.w	r2, r2, #22
 80026ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d007      	beq.n	80026c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0208 	orr.w	r2, r2, #8
 80026c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	e005      	b.n	80026e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026e2:	2302      	movs	r3, #2
 80026e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026fe:	f7ff fdaf 	bl	8002260 <HAL_GetTick>
 8002702:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d008      	beq.n	8002722 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2280      	movs	r2, #128	@ 0x80
 8002714:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e052      	b.n	80027c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0216 	bic.w	r2, r2, #22
 8002730:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	695a      	ldr	r2, [r3, #20]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002740:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	2b00      	cmp	r3, #0
 8002748:	d103      	bne.n	8002752 <HAL_DMA_Abort+0x62>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800274e:	2b00      	cmp	r3, #0
 8002750:	d007      	beq.n	8002762 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 0208 	bic.w	r2, r2, #8
 8002760:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0201 	bic.w	r2, r2, #1
 8002770:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002772:	e013      	b.n	800279c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002774:	f7ff fd74 	bl	8002260 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b05      	cmp	r3, #5
 8002780:	d90c      	bls.n	800279c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2220      	movs	r2, #32
 8002786:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2203      	movs	r2, #3
 800278c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e015      	b.n	80027c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1e4      	bne.n	8002774 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ae:	223f      	movs	r2, #63	@ 0x3f
 80027b0:	409a      	lsls	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d004      	beq.n	80027ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2280      	movs	r2, #128	@ 0x80
 80027e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e00c      	b.n	8002808 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2205      	movs	r2, #5
 80027f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0201 	bic.w	r2, r2, #1
 8002804:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002820:	4b8e      	ldr	r3, [pc, #568]	@ (8002a5c <HAL_DMA_IRQHandler+0x248>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a8e      	ldr	r2, [pc, #568]	@ (8002a60 <HAL_DMA_IRQHandler+0x24c>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	0a9b      	lsrs	r3, r3, #10
 800282c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002832:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283e:	2208      	movs	r2, #8
 8002840:	409a      	lsls	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	4013      	ands	r3, r2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d01a      	beq.n	8002880 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d013      	beq.n	8002880 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 0204 	bic.w	r2, r2, #4
 8002866:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	2208      	movs	r2, #8
 800286e:	409a      	lsls	r2, r3
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002878:	f043 0201 	orr.w	r2, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002884:	2201      	movs	r2, #1
 8002886:	409a      	lsls	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4013      	ands	r3, r2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d012      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00b      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a2:	2201      	movs	r2, #1
 80028a4:	409a      	lsls	r2, r3
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ae:	f043 0202 	orr.w	r2, r3, #2
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ba:	2204      	movs	r2, #4
 80028bc:	409a      	lsls	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4013      	ands	r3, r2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d012      	beq.n	80028ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00b      	beq.n	80028ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d8:	2204      	movs	r2, #4
 80028da:	409a      	lsls	r2, r3
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e4:	f043 0204 	orr.w	r2, r3, #4
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f0:	2210      	movs	r2, #16
 80028f2:	409a      	lsls	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d043      	beq.n	8002984 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0308 	and.w	r3, r3, #8
 8002906:	2b00      	cmp	r3, #0
 8002908:	d03c      	beq.n	8002984 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290e:	2210      	movs	r2, #16
 8002910:	409a      	lsls	r2, r3
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d018      	beq.n	8002956 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d108      	bne.n	8002944 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	2b00      	cmp	r3, #0
 8002938:	d024      	beq.n	8002984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
 8002942:	e01f      	b.n	8002984 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002948:	2b00      	cmp	r3, #0
 800294a:	d01b      	beq.n	8002984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	4798      	blx	r3
 8002954:	e016      	b.n	8002984 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002960:	2b00      	cmp	r3, #0
 8002962:	d107      	bne.n	8002974 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0208 	bic.w	r2, r2, #8
 8002972:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	2b00      	cmp	r3, #0
 800297a:	d003      	beq.n	8002984 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002988:	2220      	movs	r2, #32
 800298a:	409a      	lsls	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4013      	ands	r3, r2
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 808f 	beq.w	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0310 	and.w	r3, r3, #16
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8087 	beq.w	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029aa:	2220      	movs	r2, #32
 80029ac:	409a      	lsls	r2, r3
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b05      	cmp	r3, #5
 80029bc:	d136      	bne.n	8002a2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 0216 	bic.w	r2, r2, #22
 80029cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695a      	ldr	r2, [r3, #20]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d103      	bne.n	80029ee <HAL_DMA_IRQHandler+0x1da>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d007      	beq.n	80029fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0208 	bic.w	r2, r2, #8
 80029fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a02:	223f      	movs	r2, #63	@ 0x3f
 8002a04:	409a      	lsls	r2, r3
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d07e      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	4798      	blx	r3
        }
        return;
 8002a2a:	e079      	b.n	8002b20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01d      	beq.n	8002a76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10d      	bne.n	8002a64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d031      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	4798      	blx	r3
 8002a58:	e02c      	b.n	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
 8002a5a:	bf00      	nop
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d023      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	4798      	blx	r3
 8002a74:	e01e      	b.n	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10f      	bne.n	8002aa4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0210 	bic.w	r2, r2, #16
 8002a92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d003      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d032      	beq.n	8002b22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d022      	beq.n	8002b0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2205      	movs	r2, #5
 8002acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d307      	bcc.n	8002afc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f2      	bne.n	8002ae0 <HAL_DMA_IRQHandler+0x2cc>
 8002afa:	e000      	b.n	8002afe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002afc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d005      	beq.n	8002b22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	4798      	blx	r3
 8002b1e:	e000      	b.n	8002b22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002b20:	bf00      	nop
    }
  }
}
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
 8002b4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002b5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	2b40      	cmp	r3, #64	@ 0x40
 8002b6c:	d108      	bne.n	8002b80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b7e:	e007      	b.n	8002b90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	60da      	str	r2, [r3, #12]
}
 8002b90:	bf00      	nop
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	3b10      	subs	r3, #16
 8002bac:	4a14      	ldr	r2, [pc, #80]	@ (8002c00 <DMA_CalcBaseAndBitshift+0x64>)
 8002bae:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb2:	091b      	lsrs	r3, r3, #4
 8002bb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bb6:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <DMA_CalcBaseAndBitshift+0x68>)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4413      	add	r3, r2
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d909      	bls.n	8002bde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bd2:	f023 0303 	bic.w	r3, r3, #3
 8002bd6:	1d1a      	adds	r2, r3, #4
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bdc:	e007      	b.n	8002bee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002be6:	f023 0303 	bic.w	r3, r3, #3
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	aaaaaaab 	.word	0xaaaaaaab
 8002c04:	08005ee4 	.word	0x08005ee4

08002c08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d11f      	bne.n	8002c62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d856      	bhi.n	8002cd6 <DMA_CheckFifoParam+0xce>
 8002c28:	a201      	add	r2, pc, #4	@ (adr r2, 8002c30 <DMA_CheckFifoParam+0x28>)
 8002c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2e:	bf00      	nop
 8002c30:	08002c41 	.word	0x08002c41
 8002c34:	08002c53 	.word	0x08002c53
 8002c38:	08002c41 	.word	0x08002c41
 8002c3c:	08002cd7 	.word	0x08002cd7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d046      	beq.n	8002cda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c50:	e043      	b.n	8002cda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c56:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c5a:	d140      	bne.n	8002cde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c60:	e03d      	b.n	8002cde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c6a:	d121      	bne.n	8002cb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	d837      	bhi.n	8002ce2 <DMA_CheckFifoParam+0xda>
 8002c72:	a201      	add	r2, pc, #4	@ (adr r2, 8002c78 <DMA_CheckFifoParam+0x70>)
 8002c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c78:	08002c89 	.word	0x08002c89
 8002c7c:	08002c8f 	.word	0x08002c8f
 8002c80:	08002c89 	.word	0x08002c89
 8002c84:	08002ca1 	.word	0x08002ca1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c8c:	e030      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d025      	beq.n	8002ce6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c9e:	e022      	b.n	8002ce6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ca8:	d11f      	bne.n	8002cea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002cae:	e01c      	b.n	8002cea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d903      	bls.n	8002cbe <DMA_CheckFifoParam+0xb6>
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d003      	beq.n	8002cc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002cbc:	e018      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
      break;
 8002cc2:	e015      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00e      	beq.n	8002cee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd4:	e00b      	b.n	8002cee <DMA_CheckFifoParam+0xe6>
      break;
 8002cd6:	bf00      	nop
 8002cd8:	e00a      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cda:	bf00      	nop
 8002cdc:	e008      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cde:	bf00      	nop
 8002ce0:	e006      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ce2:	bf00      	nop
 8002ce4:	e004      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ce6:	bf00      	nop
 8002ce8:	e002      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002cea:	bf00      	nop
 8002cec:	e000      	b.n	8002cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cee:	bf00      	nop
    }
  } 
  
  return status; 
 8002cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop

08002d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b089      	sub	sp, #36	@ 0x24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	e159      	b.n	8002fd0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	f040 8148 	bne.w	8002fca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d005      	beq.n	8002d52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d130      	bne.n	8002db4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43db      	mvns	r3, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4013      	ands	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d88:	2201      	movs	r2, #1
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	091b      	lsrs	r3, r3, #4
 8002d9e:	f003 0201 	and.w	r2, r3, #1
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d017      	beq.n	8002df0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	2203      	movs	r2, #3
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 0303 	and.w	r3, r3, #3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d123      	bne.n	8002e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	08da      	lsrs	r2, r3, #3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3208      	adds	r2, #8
 8002e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	220f      	movs	r2, #15
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	08da      	lsrs	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3208      	adds	r2, #8
 8002e3e:	69b9      	ldr	r1, [r7, #24]
 8002e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	2203      	movs	r2, #3
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0203 	and.w	r2, r3, #3
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 80a2 	beq.w	8002fca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	4b57      	ldr	r3, [pc, #348]	@ (8002fe8 <HAL_GPIO_Init+0x2e8>)
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8e:	4a56      	ldr	r2, [pc, #344]	@ (8002fe8 <HAL_GPIO_Init+0x2e8>)
 8002e90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e96:	4b54      	ldr	r3, [pc, #336]	@ (8002fe8 <HAL_GPIO_Init+0x2e8>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ea2:	4a52      	ldr	r2, [pc, #328]	@ (8002fec <HAL_GPIO_Init+0x2ec>)
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	089b      	lsrs	r3, r3, #2
 8002ea8:	3302      	adds	r3, #2
 8002eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	220f      	movs	r2, #15
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a49      	ldr	r2, [pc, #292]	@ (8002ff0 <HAL_GPIO_Init+0x2f0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d019      	beq.n	8002f02 <HAL_GPIO_Init+0x202>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a48      	ldr	r2, [pc, #288]	@ (8002ff4 <HAL_GPIO_Init+0x2f4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d013      	beq.n	8002efe <HAL_GPIO_Init+0x1fe>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a47      	ldr	r2, [pc, #284]	@ (8002ff8 <HAL_GPIO_Init+0x2f8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00d      	beq.n	8002efa <HAL_GPIO_Init+0x1fa>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a46      	ldr	r2, [pc, #280]	@ (8002ffc <HAL_GPIO_Init+0x2fc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d007      	beq.n	8002ef6 <HAL_GPIO_Init+0x1f6>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a45      	ldr	r2, [pc, #276]	@ (8003000 <HAL_GPIO_Init+0x300>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d101      	bne.n	8002ef2 <HAL_GPIO_Init+0x1f2>
 8002eee:	2304      	movs	r3, #4
 8002ef0:	e008      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002ef2:	2307      	movs	r3, #7
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e004      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e002      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002f02:	2300      	movs	r3, #0
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	f002 0203 	and.w	r2, r2, #3
 8002f0a:	0092      	lsls	r2, r2, #2
 8002f0c:	4093      	lsls	r3, r2
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f14:	4935      	ldr	r1, [pc, #212]	@ (8002fec <HAL_GPIO_Init+0x2ec>)
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	3302      	adds	r3, #2
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f22:	4b38      	ldr	r3, [pc, #224]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f46:	4a2f      	ldr	r2, [pc, #188]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f70:	4a24      	ldr	r2, [pc, #144]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f76:	4b23      	ldr	r3, [pc, #140]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f9a:	4a1a      	ldr	r2, [pc, #104]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fa0:	4b18      	ldr	r3, [pc, #96]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	61fb      	str	r3, [r7, #28]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	2b0f      	cmp	r3, #15
 8002fd4:	f67f aea2 	bls.w	8002d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fd8:	bf00      	nop
 8002fda:	bf00      	nop
 8002fdc:	3724      	adds	r7, #36	@ 0x24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40013800 	.word	0x40013800
 8002ff0:	40020000 	.word	0x40020000
 8002ff4:	40020400 	.word	0x40020400
 8002ff8:	40020800 	.word	0x40020800
 8002ffc:	40020c00 	.word	0x40020c00
 8003000:	40021000 	.word	0x40021000
 8003004:	40013c00 	.word	0x40013c00

08003008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
 8003014:	4613      	mov	r3, r2
 8003016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003018:	787b      	ldrb	r3, [r7, #1]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003024:	e003      	b.n	800302e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003026:	887b      	ldrh	r3, [r7, #2]
 8003028:	041a      	lsls	r2, r3, #16
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	619a      	str	r2, [r3, #24]
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800303a:	b480      	push	{r7}
 800303c:	b085      	sub	sp, #20
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800304c:	887a      	ldrh	r2, [r7, #2]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	041a      	lsls	r2, r3, #16
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	43d9      	mvns	r1, r3
 8003058:	887b      	ldrh	r3, [r7, #2]
 800305a:	400b      	ands	r3, r1
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	619a      	str	r2, [r3, #24]
}
 8003062:	bf00      	nop
 8003064:	3714      	adds	r7, #20
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
	...

08003070 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e267      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d075      	beq.n	800317a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800308e:	4b88      	ldr	r3, [pc, #544]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 030c 	and.w	r3, r3, #12
 8003096:	2b04      	cmp	r3, #4
 8003098:	d00c      	beq.n	80030b4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800309a:	4b85      	ldr	r3, [pc, #532]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d112      	bne.n	80030cc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030a6:	4b82      	ldr	r3, [pc, #520]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030b2:	d10b      	bne.n	80030cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b4:	4b7e      	ldr	r3, [pc, #504]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d05b      	beq.n	8003178 <HAL_RCC_OscConfig+0x108>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d157      	bne.n	8003178 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e242      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030d4:	d106      	bne.n	80030e4 <HAL_RCC_OscConfig+0x74>
 80030d6:	4b76      	ldr	r3, [pc, #472]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a75      	ldr	r2, [pc, #468]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	e01d      	b.n	8003120 <HAL_RCC_OscConfig+0xb0>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030ec:	d10c      	bne.n	8003108 <HAL_RCC_OscConfig+0x98>
 80030ee:	4b70      	ldr	r3, [pc, #448]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a6f      	ldr	r2, [pc, #444]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	4b6d      	ldr	r3, [pc, #436]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a6c      	ldr	r2, [pc, #432]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	e00b      	b.n	8003120 <HAL_RCC_OscConfig+0xb0>
 8003108:	4b69      	ldr	r3, [pc, #420]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a68      	ldr	r2, [pc, #416]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800310e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003112:	6013      	str	r3, [r2, #0]
 8003114:	4b66      	ldr	r3, [pc, #408]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a65      	ldr	r2, [pc, #404]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800311a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800311e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d013      	beq.n	8003150 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7ff f89a 	bl	8002260 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003130:	f7ff f896 	bl	8002260 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b64      	cmp	r3, #100	@ 0x64
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e207      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003142:	4b5b      	ldr	r3, [pc, #364]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0xc0>
 800314e:	e014      	b.n	800317a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003150:	f7ff f886 	bl	8002260 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003158:	f7ff f882 	bl	8002260 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	@ 0x64
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e1f3      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800316a:	4b51      	ldr	r3, [pc, #324]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1f0      	bne.n	8003158 <HAL_RCC_OscConfig+0xe8>
 8003176:	e000      	b.n	800317a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d063      	beq.n	800324e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003186:	4b4a      	ldr	r3, [pc, #296]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00b      	beq.n	80031aa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003192:	4b47      	ldr	r3, [pc, #284]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800319a:	2b08      	cmp	r3, #8
 800319c:	d11c      	bne.n	80031d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800319e:	4b44      	ldr	r3, [pc, #272]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d116      	bne.n	80031d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031aa:	4b41      	ldr	r3, [pc, #260]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d005      	beq.n	80031c2 <HAL_RCC_OscConfig+0x152>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d001      	beq.n	80031c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e1c7      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c2:	4b3b      	ldr	r3, [pc, #236]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	4937      	ldr	r1, [pc, #220]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031d6:	e03a      	b.n	800324e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d020      	beq.n	8003222 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031e0:	4b34      	ldr	r3, [pc, #208]	@ (80032b4 <HAL_RCC_OscConfig+0x244>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e6:	f7ff f83b 	bl	8002260 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ee:	f7ff f837 	bl	8002260 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e1a8      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003200:	4b2b      	ldr	r3, [pc, #172]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0f0      	beq.n	80031ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320c:	4b28      	ldr	r3, [pc, #160]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	4925      	ldr	r1, [pc, #148]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800321c:	4313      	orrs	r3, r2
 800321e:	600b      	str	r3, [r1, #0]
 8003220:	e015      	b.n	800324e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003222:	4b24      	ldr	r3, [pc, #144]	@ (80032b4 <HAL_RCC_OscConfig+0x244>)
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003228:	f7ff f81a 	bl	8002260 <HAL_GetTick>
 800322c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800322e:	e008      	b.n	8003242 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003230:	f7ff f816 	bl	8002260 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b02      	cmp	r3, #2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e187      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003242:	4b1b      	ldr	r3, [pc, #108]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1f0      	bne.n	8003230 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0308 	and.w	r3, r3, #8
 8003256:	2b00      	cmp	r3, #0
 8003258:	d036      	beq.n	80032c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d016      	beq.n	8003290 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003262:	4b15      	ldr	r3, [pc, #84]	@ (80032b8 <HAL_RCC_OscConfig+0x248>)
 8003264:	2201      	movs	r2, #1
 8003266:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003268:	f7fe fffa 	bl	8002260 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003270:	f7fe fff6 	bl	8002260 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e167      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003282:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0x200>
 800328e:	e01b      	b.n	80032c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003290:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <HAL_RCC_OscConfig+0x248>)
 8003292:	2200      	movs	r2, #0
 8003294:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003296:	f7fe ffe3 	bl	8002260 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800329c:	e00e      	b.n	80032bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329e:	f7fe ffdf 	bl	8002260 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d907      	bls.n	80032bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e150      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
 80032b0:	40023800 	.word	0x40023800
 80032b4:	42470000 	.word	0x42470000
 80032b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032bc:	4b88      	ldr	r3, [pc, #544]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1ea      	bne.n	800329e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 8097 	beq.w	8003404 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032d6:	2300      	movs	r3, #0
 80032d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032da:	4b81      	ldr	r3, [pc, #516]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10f      	bne.n	8003306 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e6:	2300      	movs	r3, #0
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	4b7d      	ldr	r3, [pc, #500]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	4a7c      	ldr	r2, [pc, #496]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032f6:	4b7a      	ldr	r3, [pc, #488]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fe:	60bb      	str	r3, [r7, #8]
 8003300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003302:	2301      	movs	r3, #1
 8003304:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003306:	4b77      	ldr	r3, [pc, #476]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330e:	2b00      	cmp	r3, #0
 8003310:	d118      	bne.n	8003344 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003312:	4b74      	ldr	r3, [pc, #464]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a73      	ldr	r2, [pc, #460]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 8003318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800331c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800331e:	f7fe ff9f 	bl	8002260 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003326:	f7fe ff9b 	bl	8002260 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e10c      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003338:	4b6a      	ldr	r3, [pc, #424]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f0      	beq.n	8003326 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d106      	bne.n	800335a <HAL_RCC_OscConfig+0x2ea>
 800334c:	4b64      	ldr	r3, [pc, #400]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800334e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003350:	4a63      	ldr	r2, [pc, #396]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	6713      	str	r3, [r2, #112]	@ 0x70
 8003358:	e01c      	b.n	8003394 <HAL_RCC_OscConfig+0x324>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2b05      	cmp	r3, #5
 8003360:	d10c      	bne.n	800337c <HAL_RCC_OscConfig+0x30c>
 8003362:	4b5f      	ldr	r3, [pc, #380]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003366:	4a5e      	ldr	r2, [pc, #376]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003368:	f043 0304 	orr.w	r3, r3, #4
 800336c:	6713      	str	r3, [r2, #112]	@ 0x70
 800336e:	4b5c      	ldr	r3, [pc, #368]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003372:	4a5b      	ldr	r2, [pc, #364]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6713      	str	r3, [r2, #112]	@ 0x70
 800337a:	e00b      	b.n	8003394 <HAL_RCC_OscConfig+0x324>
 800337c:	4b58      	ldr	r3, [pc, #352]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003380:	4a57      	ldr	r2, [pc, #348]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003382:	f023 0301 	bic.w	r3, r3, #1
 8003386:	6713      	str	r3, [r2, #112]	@ 0x70
 8003388:	4b55      	ldr	r3, [pc, #340]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800338a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800338c:	4a54      	ldr	r2, [pc, #336]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800338e:	f023 0304 	bic.w	r3, r3, #4
 8003392:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d015      	beq.n	80033c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800339c:	f7fe ff60 	bl	8002260 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033a2:	e00a      	b.n	80033ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a4:	f7fe ff5c 	bl	8002260 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e0cb      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ba:	4b49      	ldr	r3, [pc, #292]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0ee      	beq.n	80033a4 <HAL_RCC_OscConfig+0x334>
 80033c6:	e014      	b.n	80033f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c8:	f7fe ff4a 	bl	8002260 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ce:	e00a      	b.n	80033e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033d0:	f7fe ff46 	bl	8002260 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033de:	4293      	cmp	r3, r2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e0b5      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e6:	4b3e      	ldr	r3, [pc, #248]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1ee      	bne.n	80033d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033f2:	7dfb      	ldrb	r3, [r7, #23]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d105      	bne.n	8003404 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033f8:	4b39      	ldr	r3, [pc, #228]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fc:	4a38      	ldr	r2, [pc, #224]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003402:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80a1 	beq.w	8003550 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800340e:	4b34      	ldr	r3, [pc, #208]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f003 030c 	and.w	r3, r3, #12
 8003416:	2b08      	cmp	r3, #8
 8003418:	d05c      	beq.n	80034d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d141      	bne.n	80034a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <HAL_RCC_OscConfig+0x478>)
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003428:	f7fe ff1a 	bl	8002260 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003430:	f7fe ff16 	bl	8002260 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e087      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003442:	4b27      	ldr	r3, [pc, #156]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f0      	bne.n	8003430 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69da      	ldr	r2, [r3, #28]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	019b      	lsls	r3, r3, #6
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	3b01      	subs	r3, #1
 8003468:	041b      	lsls	r3, r3, #16
 800346a:	431a      	orrs	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003470:	061b      	lsls	r3, r3, #24
 8003472:	491b      	ldr	r1, [pc, #108]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003474:	4313      	orrs	r3, r2
 8003476:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003478:	4b1b      	ldr	r3, [pc, #108]	@ (80034e8 <HAL_RCC_OscConfig+0x478>)
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fe feef 	bl	8002260 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003486:	f7fe feeb 	bl	8002260 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e05c      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003498:	4b11      	ldr	r3, [pc, #68]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0f0      	beq.n	8003486 <HAL_RCC_OscConfig+0x416>
 80034a4:	e054      	b.n	8003550 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <HAL_RCC_OscConfig+0x478>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7fe fed8 	bl	8002260 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b4:	f7fe fed4 	bl	8002260 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e045      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c6:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x444>
 80034d2:	e03d      	b.n	8003550 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d107      	bne.n	80034ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e038      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
 80034e0:	40023800 	.word	0x40023800
 80034e4:	40007000 	.word	0x40007000
 80034e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034ec:	4b1b      	ldr	r3, [pc, #108]	@ (800355c <HAL_RCC_OscConfig+0x4ec>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d028      	beq.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003504:	429a      	cmp	r2, r3
 8003506:	d121      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003512:	429a      	cmp	r2, r3
 8003514:	d11a      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800351c:	4013      	ands	r3, r2
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003522:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003524:	4293      	cmp	r3, r2
 8003526:	d111      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003532:	085b      	lsrs	r3, r3, #1
 8003534:	3b01      	subs	r3, #1
 8003536:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003538:	429a      	cmp	r2, r3
 800353a:	d107      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003546:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003548:	429a      	cmp	r2, r3
 800354a:	d001      	beq.n	8003550 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40023800 	.word	0x40023800

08003560 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e0cc      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003574:	4b68      	ldr	r3, [pc, #416]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d90c      	bls.n	800359c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003582:	4b65      	ldr	r3, [pc, #404]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b63      	ldr	r3, [pc, #396]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0b8      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d020      	beq.n	80035ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035b4:	4b59      	ldr	r3, [pc, #356]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	4a58      	ldr	r2, [pc, #352]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035cc:	4b53      	ldr	r3, [pc, #332]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a52      	ldr	r2, [pc, #328]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d8:	4b50      	ldr	r3, [pc, #320]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	494d      	ldr	r1, [pc, #308]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d044      	beq.n	8003680 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d107      	bne.n	800360e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	4b47      	ldr	r3, [pc, #284]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d119      	bne.n	800363e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e07f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d003      	beq.n	800361e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800361a:	2b03      	cmp	r3, #3
 800361c:	d107      	bne.n	800362e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800361e:	4b3f      	ldr	r3, [pc, #252]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d109      	bne.n	800363e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e06f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800362e:	4b3b      	ldr	r3, [pc, #236]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e067      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800363e:	4b37      	ldr	r3, [pc, #220]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f023 0203 	bic.w	r2, r3, #3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	4934      	ldr	r1, [pc, #208]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 800364c:	4313      	orrs	r3, r2
 800364e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003650:	f7fe fe06 	bl	8002260 <HAL_GetTick>
 8003654:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003656:	e00a      	b.n	800366e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003658:	f7fe fe02 	bl	8002260 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003666:	4293      	cmp	r3, r2
 8003668:	d901      	bls.n	800366e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e04f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800366e:	4b2b      	ldr	r3, [pc, #172]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 020c 	and.w	r2, r3, #12
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	429a      	cmp	r2, r3
 800367e:	d1eb      	bne.n	8003658 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003680:	4b25      	ldr	r3, [pc, #148]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d20c      	bcs.n	80036a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800368e:	4b22      	ldr	r3, [pc, #136]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003696:	4b20      	ldr	r3, [pc, #128]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d001      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e032      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d008      	beq.n	80036c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036b4:	4b19      	ldr	r3, [pc, #100]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4916      	ldr	r1, [pc, #88]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d009      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036d2:	4b12      	ldr	r3, [pc, #72]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	490e      	ldr	r1, [pc, #56]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036e6:	f000 f821 	bl	800372c <HAL_RCC_GetSysClockFreq>
 80036ea:	4602      	mov	r2, r0
 80036ec:	4b0b      	ldr	r3, [pc, #44]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	091b      	lsrs	r3, r3, #4
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	490a      	ldr	r1, [pc, #40]	@ (8003720 <HAL_RCC_ClockConfig+0x1c0>)
 80036f8:	5ccb      	ldrb	r3, [r1, r3]
 80036fa:	fa22 f303 	lsr.w	r3, r2, r3
 80036fe:	4a09      	ldr	r2, [pc, #36]	@ (8003724 <HAL_RCC_ClockConfig+0x1c4>)
 8003700:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003702:	4b09      	ldr	r3, [pc, #36]	@ (8003728 <HAL_RCC_ClockConfig+0x1c8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe fd66 	bl	80021d8 <HAL_InitTick>

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40023c00 	.word	0x40023c00
 800371c:	40023800 	.word	0x40023800
 8003720:	08005ecc 	.word	0x08005ecc
 8003724:	20000000 	.word	0x20000000
 8003728:	20000004 	.word	0x20000004

0800372c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800372c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003730:	b094      	sub	sp, #80	@ 0x50
 8003732:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003738:	2300      	movs	r3, #0
 800373a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003744:	4b79      	ldr	r3, [pc, #484]	@ (800392c <HAL_RCC_GetSysClockFreq+0x200>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d00d      	beq.n	800376c <HAL_RCC_GetSysClockFreq+0x40>
 8003750:	2b08      	cmp	r3, #8
 8003752:	f200 80e1 	bhi.w	8003918 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x34>
 800375a:	2b04      	cmp	r3, #4
 800375c:	d003      	beq.n	8003766 <HAL_RCC_GetSysClockFreq+0x3a>
 800375e:	e0db      	b.n	8003918 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003760:	4b73      	ldr	r3, [pc, #460]	@ (8003930 <HAL_RCC_GetSysClockFreq+0x204>)
 8003762:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003764:	e0db      	b.n	800391e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003766:	4b73      	ldr	r3, [pc, #460]	@ (8003934 <HAL_RCC_GetSysClockFreq+0x208>)
 8003768:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800376a:	e0d8      	b.n	800391e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800376c:	4b6f      	ldr	r3, [pc, #444]	@ (800392c <HAL_RCC_GetSysClockFreq+0x200>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003774:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003776:	4b6d      	ldr	r3, [pc, #436]	@ (800392c <HAL_RCC_GetSysClockFreq+0x200>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d063      	beq.n	800384a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003782:	4b6a      	ldr	r3, [pc, #424]	@ (800392c <HAL_RCC_GetSysClockFreq+0x200>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	099b      	lsrs	r3, r3, #6
 8003788:	2200      	movs	r2, #0
 800378a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800378c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800378e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003794:	633b      	str	r3, [r7, #48]	@ 0x30
 8003796:	2300      	movs	r3, #0
 8003798:	637b      	str	r3, [r7, #52]	@ 0x34
 800379a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800379e:	4622      	mov	r2, r4
 80037a0:	462b      	mov	r3, r5
 80037a2:	f04f 0000 	mov.w	r0, #0
 80037a6:	f04f 0100 	mov.w	r1, #0
 80037aa:	0159      	lsls	r1, r3, #5
 80037ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037b0:	0150      	lsls	r0, r2, #5
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4621      	mov	r1, r4
 80037b8:	1a51      	subs	r1, r2, r1
 80037ba:	6139      	str	r1, [r7, #16]
 80037bc:	4629      	mov	r1, r5
 80037be:	eb63 0301 	sbc.w	r3, r3, r1
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037d0:	4659      	mov	r1, fp
 80037d2:	018b      	lsls	r3, r1, #6
 80037d4:	4651      	mov	r1, sl
 80037d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037da:	4651      	mov	r1, sl
 80037dc:	018a      	lsls	r2, r1, #6
 80037de:	4651      	mov	r1, sl
 80037e0:	ebb2 0801 	subs.w	r8, r2, r1
 80037e4:	4659      	mov	r1, fp
 80037e6:	eb63 0901 	sbc.w	r9, r3, r1
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	f04f 0300 	mov.w	r3, #0
 80037f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037fe:	4690      	mov	r8, r2
 8003800:	4699      	mov	r9, r3
 8003802:	4623      	mov	r3, r4
 8003804:	eb18 0303 	adds.w	r3, r8, r3
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	462b      	mov	r3, r5
 800380c:	eb49 0303 	adc.w	r3, r9, r3
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	f04f 0300 	mov.w	r3, #0
 800381a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800381e:	4629      	mov	r1, r5
 8003820:	024b      	lsls	r3, r1, #9
 8003822:	4621      	mov	r1, r4
 8003824:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003828:	4621      	mov	r1, r4
 800382a:	024a      	lsls	r2, r1, #9
 800382c:	4610      	mov	r0, r2
 800382e:	4619      	mov	r1, r3
 8003830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003832:	2200      	movs	r2, #0
 8003834:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003836:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003838:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800383c:	f7fc fd28 	bl	8000290 <__aeabi_uldivmod>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4613      	mov	r3, r2
 8003846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003848:	e058      	b.n	80038fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800384a:	4b38      	ldr	r3, [pc, #224]	@ (800392c <HAL_RCC_GetSysClockFreq+0x200>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	099b      	lsrs	r3, r3, #6
 8003850:	2200      	movs	r2, #0
 8003852:	4618      	mov	r0, r3
 8003854:	4611      	mov	r1, r2
 8003856:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800385a:	623b      	str	r3, [r7, #32]
 800385c:	2300      	movs	r3, #0
 800385e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003860:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003864:	4642      	mov	r2, r8
 8003866:	464b      	mov	r3, r9
 8003868:	f04f 0000 	mov.w	r0, #0
 800386c:	f04f 0100 	mov.w	r1, #0
 8003870:	0159      	lsls	r1, r3, #5
 8003872:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003876:	0150      	lsls	r0, r2, #5
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4641      	mov	r1, r8
 800387e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003882:	4649      	mov	r1, r9
 8003884:	eb63 0b01 	sbc.w	fp, r3, r1
 8003888:	f04f 0200 	mov.w	r2, #0
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003894:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003898:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800389c:	ebb2 040a 	subs.w	r4, r2, sl
 80038a0:	eb63 050b 	sbc.w	r5, r3, fp
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	f04f 0300 	mov.w	r3, #0
 80038ac:	00eb      	lsls	r3, r5, #3
 80038ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038b2:	00e2      	lsls	r2, r4, #3
 80038b4:	4614      	mov	r4, r2
 80038b6:	461d      	mov	r5, r3
 80038b8:	4643      	mov	r3, r8
 80038ba:	18e3      	adds	r3, r4, r3
 80038bc:	603b      	str	r3, [r7, #0]
 80038be:	464b      	mov	r3, r9
 80038c0:	eb45 0303 	adc.w	r3, r5, r3
 80038c4:	607b      	str	r3, [r7, #4]
 80038c6:	f04f 0200 	mov.w	r2, #0
 80038ca:	f04f 0300 	mov.w	r3, #0
 80038ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038d2:	4629      	mov	r1, r5
 80038d4:	028b      	lsls	r3, r1, #10
 80038d6:	4621      	mov	r1, r4
 80038d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038dc:	4621      	mov	r1, r4
 80038de:	028a      	lsls	r2, r1, #10
 80038e0:	4610      	mov	r0, r2
 80038e2:	4619      	mov	r1, r3
 80038e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038e6:	2200      	movs	r2, #0
 80038e8:	61bb      	str	r3, [r7, #24]
 80038ea:	61fa      	str	r2, [r7, #28]
 80038ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038f0:	f7fc fcce 	bl	8000290 <__aeabi_uldivmod>
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4613      	mov	r3, r2
 80038fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80038fc:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_RCC_GetSysClockFreq+0x200>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	0c1b      	lsrs	r3, r3, #16
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	3301      	adds	r3, #1
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800390c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800390e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
 8003914:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003916:	e002      	b.n	800391e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003918:	4b05      	ldr	r3, [pc, #20]	@ (8003930 <HAL_RCC_GetSysClockFreq+0x204>)
 800391a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800391c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800391e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003920:	4618      	mov	r0, r3
 8003922:	3750      	adds	r7, #80	@ 0x50
 8003924:	46bd      	mov	sp, r7
 8003926:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800392a:	bf00      	nop
 800392c:	40023800 	.word	0x40023800
 8003930:	00f42400 	.word	0x00f42400
 8003934:	007a1200 	.word	0x007a1200

08003938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800393c:	4b03      	ldr	r3, [pc, #12]	@ (800394c <HAL_RCC_GetHCLKFreq+0x14>)
 800393e:	681b      	ldr	r3, [r3, #0]
}
 8003940:	4618      	mov	r0, r3
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	20000000 	.word	0x20000000

08003950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003954:	f7ff fff0 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 8003958:	4602      	mov	r2, r0
 800395a:	4b05      	ldr	r3, [pc, #20]	@ (8003970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	0a9b      	lsrs	r3, r3, #10
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	4903      	ldr	r1, [pc, #12]	@ (8003974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003966:	5ccb      	ldrb	r3, [r1, r3]
 8003968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800396c:	4618      	mov	r0, r3
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40023800 	.word	0x40023800
 8003974:	08005edc 	.word	0x08005edc

08003978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800397c:	f7ff ffdc 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 8003980:	4602      	mov	r2, r0
 8003982:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	0b5b      	lsrs	r3, r3, #13
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	4903      	ldr	r1, [pc, #12]	@ (800399c <HAL_RCC_GetPCLK2Freq+0x24>)
 800398e:	5ccb      	ldrb	r3, [r1, r3]
 8003990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003994:	4618      	mov	r0, r3
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40023800 	.word	0x40023800
 800399c:	08005edc 	.word	0x08005edc

080039a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e042      	b.n	8003a38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d106      	bne.n	80039cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7fe f8e2 	bl	8001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2224      	movs	r2, #36	@ 0x24
 80039d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f001 f923 	bl	8004c30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	695a      	ldr	r2, [r3, #20]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2220      	movs	r2, #32
 8003a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3708      	adds	r7, #8
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b08a      	sub	sp, #40	@ 0x28
 8003a44:	af02      	add	r7, sp, #8
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	603b      	str	r3, [r7, #0]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b20      	cmp	r3, #32
 8003a5e:	d175      	bne.n	8003b4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d002      	beq.n	8003a6c <HAL_UART_Transmit+0x2c>
 8003a66:	88fb      	ldrh	r3, [r7, #6]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e06e      	b.n	8003b4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2221      	movs	r2, #33	@ 0x21
 8003a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a7e:	f7fe fbef 	bl	8002260 <HAL_GetTick>
 8003a82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	88fa      	ldrh	r2, [r7, #6]
 8003a88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	88fa      	ldrh	r2, [r7, #6]
 8003a8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a98:	d108      	bne.n	8003aac <HAL_UART_Transmit+0x6c>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d104      	bne.n	8003aac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	61bb      	str	r3, [r7, #24]
 8003aaa:	e003      	b.n	8003ab4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ab4:	e02e      	b.n	8003b14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2200      	movs	r2, #0
 8003abe:	2180      	movs	r1, #128	@ 0x80
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f000 fdfc 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d005      	beq.n	8003ad8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e03a      	b.n	8003b4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10b      	bne.n	8003af6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003aec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	3302      	adds	r3, #2
 8003af2:	61bb      	str	r3, [r7, #24]
 8003af4:	e007      	b.n	8003b06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	781a      	ldrb	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	3301      	adds	r3, #1
 8003b04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1cb      	bne.n	8003ab6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	9300      	str	r3, [sp, #0]
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	2200      	movs	r2, #0
 8003b26:	2140      	movs	r1, #64	@ 0x40
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f000 fdc8 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e006      	b.n	8003b4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	e000      	b.n	8003b4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b4c:	2302      	movs	r3, #2
  }
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3720      	adds	r7, #32
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08c      	sub	sp, #48	@ 0x30
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	4613      	mov	r3, r2
 8003b64:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b20      	cmp	r3, #32
 8003b70:	d156      	bne.n	8003c20 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <HAL_UART_Transmit_DMA+0x26>
 8003b78:	88fb      	ldrh	r3, [r7, #6]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e04f      	b.n	8003c22 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	88fa      	ldrh	r2, [r7, #6]
 8003b8c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	88fa      	ldrh	r2, [r7, #6]
 8003b92:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2221      	movs	r2, #33	@ 0x21
 8003b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba6:	4a21      	ldr	r2, [pc, #132]	@ (8003c2c <HAL_UART_Transmit_DMA+0xd4>)
 8003ba8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bae:	4a20      	ldr	r2, [pc, #128]	@ (8003c30 <HAL_UART_Transmit_DMA+0xd8>)
 8003bb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb6:	4a1f      	ldr	r2, [pc, #124]	@ (8003c34 <HAL_UART_Transmit_DMA+0xdc>)
 8003bb8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003bc2:	f107 0308 	add.w	r3, r7, #8
 8003bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bce:	6819      	ldr	r1, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	88fb      	ldrh	r3, [r7, #6]
 8003bda:	f7fe fd31 	bl	8002640 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003be6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3314      	adds	r3, #20
 8003bee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	e853 3f00 	ldrex	r3, [r3]
 8003bf6:	617b      	str	r3, [r7, #20]
   return(result);
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	3314      	adds	r3, #20
 8003c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c08:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0c:	6a39      	ldr	r1, [r7, #32]
 8003c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c10:	e841 2300 	strex	r3, r2, [r1]
 8003c14:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1e5      	bne.n	8003be8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	e000      	b.n	8003c22 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003c20:	2302      	movs	r3, #2
  }
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3730      	adds	r7, #48	@ 0x30
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	0800440d 	.word	0x0800440d
 8003c30:	080044a7 	.word	0x080044a7
 8003c34:	0800462b 	.word	0x0800462b

08003c38 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	4613      	mov	r3, r2
 8003c44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b20      	cmp	r3, #32
 8003c50:	d112      	bne.n	8003c78 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <HAL_UART_Receive_DMA+0x26>
 8003c58:	88fb      	ldrh	r3, [r7, #6]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e00b      	b.n	8003c7a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 fd7e 	bl	8004770 <UART_Start_Receive_DMA>
 8003c74:	4603      	mov	r3, r0
 8003c76:	e000      	b.n	8003c7a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003c78:	2302      	movs	r3, #2
  }
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b08e      	sub	sp, #56	@ 0x38
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	e853 3f00 	ldrex	r3, [r3]
 8003c98:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003ca0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	330c      	adds	r3, #12
 8003ca8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003caa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e5      	bne.n	8003c8a <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc8:	2b80      	cmp	r3, #128	@ 0x80
 8003cca:	d136      	bne.n	8003d3a <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	3314      	adds	r3, #20
 8003cd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	e853 3f00 	ldrex	r3, [r3]
 8003cda:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ce2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	3314      	adds	r3, #20
 8003cea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cec:	61ba      	str	r2, [r7, #24]
 8003cee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf0:	6979      	ldr	r1, [r7, #20]
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	e841 2300 	strex	r3, r2, [r1]
 8003cf8:	613b      	str	r3, [r7, #16]
   return(result);
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e5      	bne.n	8003ccc <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d018      	beq.n	8003d3a <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fe fceb 	bl	80026f0 <HAL_DMA_Abort>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00c      	beq.n	8003d3a <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fe feff 	bl	8002b28 <HAL_DMA_GetError>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b20      	cmp	r3, #32
 8003d2e:	d104      	bne.n	8003d3a <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2210      	movs	r2, #16
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e007      	b.n	8003d4a <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3738      	adds	r7, #56	@ 0x38
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b09a      	sub	sp, #104	@ 0x68
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	330c      	adds	r3, #12
 8003d60:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d64:	e853 3f00 	ldrex	r3, [r3]
 8003d68:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003d6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d70:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	330c      	adds	r3, #12
 8003d78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003d7a:	657a      	str	r2, [r7, #84]	@ 0x54
 8003d7c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003d80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003d82:	e841 2300 	strex	r3, r2, [r1]
 8003d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1e5      	bne.n	8003d5a <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3314      	adds	r3, #20
 8003d94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	3314      	adds	r3, #20
 8003dac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003dae:	643a      	str	r2, [r7, #64]	@ 0x40
 8003db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003db4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003db6:	e841 2300 	strex	r3, r2, [r1]
 8003dba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1e5      	bne.n	8003d8e <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d119      	bne.n	8003dfe <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	330c      	adds	r3, #12
 8003dd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	e853 3f00 	ldrex	r3, [r3]
 8003dd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	f023 0310 	bic.w	r3, r3, #16
 8003de0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	330c      	adds	r3, #12
 8003de8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003dea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003df0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003df2:	e841 2300 	strex	r3, r2, [r1]
 8003df6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1e5      	bne.n	8003dca <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e08:	2b40      	cmp	r3, #64	@ 0x40
 8003e0a:	d136      	bne.n	8003e7a <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	3314      	adds	r3, #20
 8003e12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	e853 3f00 	ldrex	r3, [r3]
 8003e1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	3314      	adds	r3, #20
 8003e2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e2c:	61ba      	str	r2, [r7, #24]
 8003e2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e30:	6979      	ldr	r1, [r7, #20]
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	e841 2300 	strex	r3, r2, [r1]
 8003e38:	613b      	str	r3, [r7, #16]
   return(result);
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1e5      	bne.n	8003e0c <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d018      	beq.n	8003e7a <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7fe fc4b 	bl	80026f0 <HAL_DMA_Abort>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00c      	beq.n	8003e7a <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fe5f 	bl	8002b28 <HAL_DMA_GetError>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b20      	cmp	r3, #32
 8003e6e:	d104      	bne.n	8003e7a <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2210      	movs	r2, #16
 8003e74:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e00a      	b.n	8003e90 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2220      	movs	r2, #32
 8003e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3768      	adds	r7, #104	@ 0x68
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b0ba      	sub	sp, #232	@ 0xe8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ed6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10f      	bne.n	8003efe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d009      	beq.n	8003efe <HAL_UART_IRQHandler+0x66>
 8003eea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fddb 	bl	8004ab2 <UART_Receive_IT>
      return;
 8003efc:	e25b      	b.n	80043b6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003efe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 80de 	beq.w	80040c4 <HAL_UART_IRQHandler+0x22c>
 8003f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d106      	bne.n	8003f22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f18:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 80d1 	beq.w	80040c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00b      	beq.n	8003f46 <HAL_UART_IRQHandler+0xae>
 8003f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3e:	f043 0201 	orr.w	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00b      	beq.n	8003f6a <HAL_UART_IRQHandler+0xd2>
 8003f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d005      	beq.n	8003f6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f043 0202 	orr.w	r2, r3, #2
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00b      	beq.n	8003f8e <HAL_UART_IRQHandler+0xf6>
 8003f76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	f043 0204 	orr.w	r2, r3, #4
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d011      	beq.n	8003fbe <HAL_UART_IRQHandler+0x126>
 8003f9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f9e:	f003 0320 	and.w	r3, r3, #32
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d105      	bne.n	8003fb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb6:	f043 0208 	orr.w	r2, r3, #8
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 81f2 	beq.w	80043ac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fcc:	f003 0320 	and.w	r3, r3, #32
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <HAL_UART_IRQHandler+0x14e>
 8003fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fd8:	f003 0320 	and.w	r3, r3, #32
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 fd66 	bl	8004ab2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ff0:	2b40      	cmp	r3, #64	@ 0x40
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d103      	bne.n	8004012 <HAL_UART_IRQHandler+0x17a>
 800400a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800400e:	2b00      	cmp	r3, #0
 8004010:	d04f      	beq.n	80040b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fc6e 	bl	80048f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b40      	cmp	r3, #64	@ 0x40
 8004024:	d141      	bne.n	80040aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3314      	adds	r3, #20
 800402c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004030:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800403c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004044:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3314      	adds	r3, #20
 800404e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004052:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004056:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800405e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004062:	e841 2300 	strex	r3, r2, [r1]
 8004066:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800406a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1d9      	bne.n	8004026 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004076:	2b00      	cmp	r3, #0
 8004078:	d013      	beq.n	80040a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407e:	4a7e      	ldr	r2, [pc, #504]	@ (8004278 <HAL_UART_IRQHandler+0x3e0>)
 8004080:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe fba2 	bl	80027d0 <HAL_DMA_Abort_IT>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d016      	beq.n	80040c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800409c:	4610      	mov	r0, r2
 800409e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a0:	e00e      	b.n	80040c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f9a8 	bl	80043f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a8:	e00a      	b.n	80040c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f9a4 	bl	80043f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b0:	e006      	b.n	80040c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f9a0 	bl	80043f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040be:	e175      	b.n	80043ac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c0:	bf00      	nop
    return;
 80040c2:	e173      	b.n	80043ac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	f040 814f 	bne.w	800436c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 8148 	beq.w	800436c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040e0:	f003 0310 	and.w	r3, r3, #16
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 8141 	beq.w	800436c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ea:	2300      	movs	r3, #0
 80040ec:	60bb      	str	r3, [r7, #8]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800410a:	2b40      	cmp	r3, #64	@ 0x40
 800410c:	f040 80b6 	bne.w	800427c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800411c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 8145 	beq.w	80043b0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800412a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800412e:	429a      	cmp	r2, r3
 8004130:	f080 813e 	bcs.w	80043b0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800413a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004146:	f000 8088 	beq.w	800425a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	330c      	adds	r3, #12
 8004150:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004154:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004160:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004168:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	330c      	adds	r3, #12
 8004172:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004176:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800417a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004182:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004186:	e841 2300 	strex	r3, r2, [r1]
 800418a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800418e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1d9      	bne.n	800414a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	3314      	adds	r3, #20
 800419c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041a8:	f023 0301 	bic.w	r3, r3, #1
 80041ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3314      	adds	r3, #20
 80041b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e1      	bne.n	8004196 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3314      	adds	r3, #20
 80041d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3314      	adds	r3, #20
 80041f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80041fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004204:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e3      	bne.n	80041d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004220:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004222:	e853 3f00 	ldrex	r3, [r3]
 8004226:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800422a:	f023 0310 	bic.w	r3, r3, #16
 800422e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800423c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800423e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004242:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004244:	e841 2300 	strex	r3, r2, [r1]
 8004248:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800424a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e3      	bne.n	8004218 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004254:	4618      	mov	r0, r3
 8004256:	f7fe fa4b 	bl	80026f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2202      	movs	r2, #2
 800425e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004268:	b29b      	uxth	r3, r3
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	b29b      	uxth	r3, r3
 800426e:	4619      	mov	r1, r3
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7fc f9a3 	bl	80005bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004276:	e09b      	b.n	80043b0 <HAL_UART_IRQHandler+0x518>
 8004278:	080049bb 	.word	0x080049bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004284:	b29b      	uxth	r3, r3
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004290:	b29b      	uxth	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 808e 	beq.w	80043b4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004298:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 8089 	beq.w	80043b4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	330c      	adds	r3, #12
 80042a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ac:	e853 3f00 	ldrex	r3, [r3]
 80042b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80042c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042ce:	e841 2300 	strex	r3, r2, [r1]
 80042d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1e3      	bne.n	80042a2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	3314      	adds	r3, #20
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e4:	e853 3f00 	ldrex	r3, [r3]
 80042e8:	623b      	str	r3, [r7, #32]
   return(result);
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	f023 0301 	bic.w	r3, r3, #1
 80042f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	3314      	adds	r3, #20
 80042fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80042fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004300:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004302:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004306:	e841 2300 	strex	r3, r2, [r1]
 800430a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1e3      	bne.n	80042da <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2220      	movs	r2, #32
 8004316:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	330c      	adds	r3, #12
 8004326:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	e853 3f00 	ldrex	r3, [r3]
 800432e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f023 0310 	bic.w	r3, r3, #16
 8004336:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	330c      	adds	r3, #12
 8004340:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004344:	61fa      	str	r2, [r7, #28]
 8004346:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004348:	69b9      	ldr	r1, [r7, #24]
 800434a:	69fa      	ldr	r2, [r7, #28]
 800434c:	e841 2300 	strex	r3, r2, [r1]
 8004350:	617b      	str	r3, [r7, #20]
   return(result);
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e3      	bne.n	8004320 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800435e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004362:	4619      	mov	r1, r3
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7fc f929 	bl	80005bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800436a:	e023      	b.n	80043b4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800436c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004374:	2b00      	cmp	r3, #0
 8004376:	d009      	beq.n	800438c <HAL_UART_IRQHandler+0x4f4>
 8004378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800437c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004380:	2b00      	cmp	r3, #0
 8004382:	d003      	beq.n	800438c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 fb2c 	bl	80049e2 <UART_Transmit_IT>
    return;
 800438a:	e014      	b.n	80043b6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800438c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00e      	beq.n	80043b6 <HAL_UART_IRQHandler+0x51e>
 8004398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800439c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 fb6c 	bl	8004a82 <UART_EndTransmit_IT>
    return;
 80043aa:	e004      	b.n	80043b6 <HAL_UART_IRQHandler+0x51e>
    return;
 80043ac:	bf00      	nop
 80043ae:	e002      	b.n	80043b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043b0:	bf00      	nop
 80043b2:	e000      	b.n	80043b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043b4:	bf00      	nop
  }
}
 80043b6:	37e8      	adds	r7, #232	@ 0xe8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b090      	sub	sp, #64	@ 0x40
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004418:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004424:	2b00      	cmp	r3, #0
 8004426:	d137      	bne.n	8004498 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800442a:	2200      	movs	r2, #0
 800442c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800442e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	3314      	adds	r3, #20
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004438:	e853 3f00 	ldrex	r3, [r3]
 800443c:	623b      	str	r3, [r7, #32]
   return(result);
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004444:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	3314      	adds	r3, #20
 800444c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800444e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004450:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004456:	e841 2300 	strex	r3, r2, [r1]
 800445a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800445c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1e5      	bne.n	800442e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	330c      	adds	r3, #12
 8004468:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	e853 3f00 	ldrex	r3, [r3]
 8004470:	60fb      	str	r3, [r7, #12]
   return(result);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004478:	637b      	str	r3, [r7, #52]	@ 0x34
 800447a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	330c      	adds	r3, #12
 8004480:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004482:	61fa      	str	r2, [r7, #28]
 8004484:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004486:	69b9      	ldr	r1, [r7, #24]
 8004488:	69fa      	ldr	r2, [r7, #28]
 800448a:	e841 2300 	strex	r3, r2, [r1]
 800448e:	617b      	str	r3, [r7, #20]
   return(result);
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d1e5      	bne.n	8004462 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004496:	e002      	b.n	800449e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004498:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800449a:	f7fc f89f 	bl	80005dc <HAL_UART_TxCpltCallback>
}
 800449e:	bf00      	nop
 80044a0:	3740      	adds	r7, #64	@ 0x40
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f7ff ff81 	bl	80043bc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044ba:	bf00      	nop
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b09c      	sub	sp, #112	@ 0x70
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d172      	bne.n	80045c4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80044de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044e0:	2200      	movs	r2, #0
 80044e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	330c      	adds	r3, #12
 80044ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044ee:	e853 3f00 	ldrex	r3, [r3]
 80044f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	330c      	adds	r3, #12
 8004502:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004504:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004506:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004508:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800450a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e5      	bne.n	80044e4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004518:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3314      	adds	r3, #20
 800451e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004522:	e853 3f00 	ldrex	r3, [r3]
 8004526:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800452a:	f023 0301 	bic.w	r3, r3, #1
 800452e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	3314      	adds	r3, #20
 8004536:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004538:	647a      	str	r2, [r7, #68]	@ 0x44
 800453a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800453e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004540:	e841 2300 	strex	r3, r2, [r1]
 8004544:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1e5      	bne.n	8004518 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800454c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	3314      	adds	r3, #20
 8004552:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004556:	e853 3f00 	ldrex	r3, [r3]
 800455a:	623b      	str	r3, [r7, #32]
   return(result);
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004562:	663b      	str	r3, [r7, #96]	@ 0x60
 8004564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3314      	adds	r3, #20
 800456a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800456c:	633a      	str	r2, [r7, #48]	@ 0x30
 800456e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004570:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004574:	e841 2300 	strex	r3, r2, [r1]
 8004578:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800457a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1e5      	bne.n	800454c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004580:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004582:	2220      	movs	r2, #32
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800458a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800458c:	2b01      	cmp	r3, #1
 800458e:	d119      	bne.n	80045c4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	330c      	adds	r3, #12
 8004596:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	e853 3f00 	ldrex	r3, [r3]
 800459e:	60fb      	str	r3, [r7, #12]
   return(result);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f023 0310 	bic.w	r3, r3, #16
 80045a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	330c      	adds	r3, #12
 80045ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80045b0:	61fa      	str	r2, [r7, #28]
 80045b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b4:	69b9      	ldr	r1, [r7, #24]
 80045b6:	69fa      	ldr	r2, [r7, #28]
 80045b8:	e841 2300 	strex	r3, r2, [r1]
 80045bc:	617b      	str	r3, [r7, #20]
   return(result);
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1e5      	bne.n	8004590 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045c6:	2200      	movs	r2, #0
 80045c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d106      	bne.n	80045e0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045d6:	4619      	mov	r1, r3
 80045d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045da:	f7fb ffef 	bl	80005bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045de:	e002      	b.n	80045e6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80045e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045e2:	f7ff fef5 	bl	80043d0 <HAL_UART_RxCpltCallback>
}
 80045e6:	bf00      	nop
 80045e8:	3770      	adds	r7, #112	@ 0x70
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b084      	sub	sp, #16
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2201      	movs	r2, #1
 8004600:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004606:	2b01      	cmp	r3, #1
 8004608:	d108      	bne.n	800461c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800460e:	085b      	lsrs	r3, r3, #1
 8004610:	b29b      	uxth	r3, r3
 8004612:	4619      	mov	r1, r3
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f7fb ffd1 	bl	80005bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800461a:	e002      	b.n	8004622 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f7ff fee1 	bl	80043e4 <HAL_UART_RxHalfCpltCallback>
}
 8004622:	bf00      	nop
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800462a:	b580      	push	{r7, lr}
 800462c:	b084      	sub	sp, #16
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004646:	2b80      	cmp	r3, #128	@ 0x80
 8004648:	bf0c      	ite	eq
 800464a:	2301      	moveq	r3, #1
 800464c:	2300      	movne	r3, #0
 800464e:	b2db      	uxtb	r3, r3
 8004650:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b21      	cmp	r3, #33	@ 0x21
 800465c:	d108      	bne.n	8004670 <UART_DMAError+0x46>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d005      	beq.n	8004670 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2200      	movs	r2, #0
 8004668:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800466a:	68b8      	ldr	r0, [r7, #8]
 800466c:	f000 f91a 	bl	80048a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467a:	2b40      	cmp	r3, #64	@ 0x40
 800467c:	bf0c      	ite	eq
 800467e:	2301      	moveq	r3, #1
 8004680:	2300      	movne	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b22      	cmp	r3, #34	@ 0x22
 8004690:	d108      	bne.n	80046a4 <UART_DMAError+0x7a>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2200      	movs	r2, #0
 800469c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800469e:	68b8      	ldr	r0, [r7, #8]
 80046a0:	f000 f928 	bl	80048f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a8:	f043 0210 	orr.w	r2, r3, #16
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046b0:	68b8      	ldr	r0, [r7, #8]
 80046b2:	f7ff fea1 	bl	80043f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046b6:	bf00      	nop
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b086      	sub	sp, #24
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	603b      	str	r3, [r7, #0]
 80046ca:	4613      	mov	r3, r2
 80046cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ce:	e03b      	b.n	8004748 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d0:	6a3b      	ldr	r3, [r7, #32]
 80046d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d6:	d037      	beq.n	8004748 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d8:	f7fd fdc2 	bl	8002260 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	6a3a      	ldr	r2, [r7, #32]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d302      	bcc.n	80046ee <UART_WaitOnFlagUntilTimeout+0x30>
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e03a      	b.n	8004768 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d023      	beq.n	8004748 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2b80      	cmp	r3, #128	@ 0x80
 8004704:	d020      	beq.n	8004748 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b40      	cmp	r3, #64	@ 0x40
 800470a:	d01d      	beq.n	8004748 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b08      	cmp	r3, #8
 8004718:	d116      	bne.n	8004748 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800471a:	2300      	movs	r3, #0
 800471c:	617b      	str	r3, [r7, #20]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	617b      	str	r3, [r7, #20]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	617b      	str	r3, [r7, #20]
 800472e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004730:	68f8      	ldr	r0, [r7, #12]
 8004732:	f000 f8df 	bl	80048f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2208      	movs	r2, #8
 800473a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e00f      	b.n	8004768 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	4013      	ands	r3, r2
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	429a      	cmp	r2, r3
 8004756:	bf0c      	ite	eq
 8004758:	2301      	moveq	r3, #1
 800475a:	2300      	movne	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	461a      	mov	r2, r3
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	429a      	cmp	r2, r3
 8004764:	d0b4      	beq.n	80046d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3718      	adds	r7, #24
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b098      	sub	sp, #96	@ 0x60
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	4613      	mov	r3, r2
 800477c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2222      	movs	r2, #34	@ 0x22
 8004794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479c:	4a3e      	ldr	r2, [pc, #248]	@ (8004898 <UART_Start_Receive_DMA+0x128>)
 800479e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a4:	4a3d      	ldr	r2, [pc, #244]	@ (800489c <UART_Start_Receive_DMA+0x12c>)
 80047a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ac:	4a3c      	ldr	r2, [pc, #240]	@ (80048a0 <UART_Start_Receive_DMA+0x130>)
 80047ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b4:	2200      	movs	r2, #0
 80047b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80047b8:	f107 0308 	add.w	r3, r7, #8
 80047bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	3304      	adds	r3, #4
 80047c8:	4619      	mov	r1, r3
 80047ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	f7fd ff36 	bl	8002640 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80047d4:	2300      	movs	r3, #0
 80047d6:	613b      	str	r3, [r7, #16]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	613b      	str	r3, [r7, #16]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d019      	beq.n	8004826 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	330c      	adds	r3, #12
 80047f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047fc:	e853 3f00 	ldrex	r3, [r3]
 8004800:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004808:	65bb      	str	r3, [r7, #88]	@ 0x58
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	330c      	adds	r3, #12
 8004810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004812:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004814:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004816:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004818:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800481a:	e841 2300 	strex	r3, r2, [r1]
 800481e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1e5      	bne.n	80047f2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3314      	adds	r3, #20
 800482c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004830:	e853 3f00 	ldrex	r3, [r3]
 8004834:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	f043 0301 	orr.w	r3, r3, #1
 800483c:	657b      	str	r3, [r7, #84]	@ 0x54
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3314      	adds	r3, #20
 8004844:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004846:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004848:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800484c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800484e:	e841 2300 	strex	r3, r2, [r1]
 8004852:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e5      	bne.n	8004826 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3314      	adds	r3, #20
 8004860:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	e853 3f00 	ldrex	r3, [r3]
 8004868:	617b      	str	r3, [r7, #20]
   return(result);
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004870:	653b      	str	r3, [r7, #80]	@ 0x50
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3314      	adds	r3, #20
 8004878:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800487a:	627a      	str	r2, [r7, #36]	@ 0x24
 800487c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487e:	6a39      	ldr	r1, [r7, #32]
 8004880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004882:	e841 2300 	strex	r3, r2, [r1]
 8004886:	61fb      	str	r3, [r7, #28]
   return(result);
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1e5      	bne.n	800485a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3760      	adds	r7, #96	@ 0x60
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	080044c3 	.word	0x080044c3
 800489c:	080045ef 	.word	0x080045ef
 80048a0:	0800462b 	.word	0x0800462b

080048a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b089      	sub	sp, #36	@ 0x24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	330c      	adds	r3, #12
 80048b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	e853 3f00 	ldrex	r3, [r3]
 80048ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80048c2:	61fb      	str	r3, [r7, #28]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	330c      	adds	r3, #12
 80048ca:	69fa      	ldr	r2, [r7, #28]
 80048cc:	61ba      	str	r2, [r7, #24]
 80048ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d0:	6979      	ldr	r1, [r7, #20]
 80048d2:	69ba      	ldr	r2, [r7, #24]
 80048d4:	e841 2300 	strex	r3, r2, [r1]
 80048d8:	613b      	str	r3, [r7, #16]
   return(result);
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1e5      	bne.n	80048ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2220      	movs	r2, #32
 80048e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80048e8:	bf00      	nop
 80048ea:	3724      	adds	r7, #36	@ 0x24
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b095      	sub	sp, #84	@ 0x54
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	330c      	adds	r3, #12
 8004902:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004906:	e853 3f00 	ldrex	r3, [r3]
 800490a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800490c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800490e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004912:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	330c      	adds	r3, #12
 800491a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800491c:	643a      	str	r2, [r7, #64]	@ 0x40
 800491e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004920:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004922:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004924:	e841 2300 	strex	r3, r2, [r1]
 8004928:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800492a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1e5      	bne.n	80048fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	3314      	adds	r3, #20
 8004936:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004938:	6a3b      	ldr	r3, [r7, #32]
 800493a:	e853 3f00 	ldrex	r3, [r3]
 800493e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	f023 0301 	bic.w	r3, r3, #1
 8004946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3314      	adds	r3, #20
 800494e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004950:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004952:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004954:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004956:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004958:	e841 2300 	strex	r3, r2, [r1]
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800495e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1e5      	bne.n	8004930 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004968:	2b01      	cmp	r3, #1
 800496a:	d119      	bne.n	80049a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	330c      	adds	r3, #12
 8004972:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	e853 3f00 	ldrex	r3, [r3]
 800497a:	60bb      	str	r3, [r7, #8]
   return(result);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f023 0310 	bic.w	r3, r3, #16
 8004982:	647b      	str	r3, [r7, #68]	@ 0x44
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	330c      	adds	r3, #12
 800498a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800498c:	61ba      	str	r2, [r7, #24]
 800498e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004990:	6979      	ldr	r1, [r7, #20]
 8004992:	69ba      	ldr	r2, [r7, #24]
 8004994:	e841 2300 	strex	r3, r2, [r1]
 8004998:	613b      	str	r3, [r7, #16]
   return(result);
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1e5      	bne.n	800496c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80049ae:	bf00      	nop
 80049b0:	3754      	adds	r7, #84	@ 0x54
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr

080049ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049ba:	b580      	push	{r7, lr}
 80049bc:	b084      	sub	sp, #16
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f7ff fd0f 	bl	80043f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049da:	bf00      	nop
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b085      	sub	sp, #20
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b21      	cmp	r3, #33	@ 0x21
 80049f4:	d13e      	bne.n	8004a74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049fe:	d114      	bne.n	8004a2a <UART_Transmit_IT+0x48>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d110      	bne.n	8004a2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	881b      	ldrh	r3, [r3, #0]
 8004a12:	461a      	mov	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	1c9a      	adds	r2, r3, #2
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	621a      	str	r2, [r3, #32]
 8004a28:	e008      	b.n	8004a3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	1c59      	adds	r1, r3, #1
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6211      	str	r1, [r2, #32]
 8004a34:	781a      	ldrb	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10f      	bne.n	8004a70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a70:	2300      	movs	r3, #0
 8004a72:	e000      	b.n	8004a76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a74:	2302      	movs	r3, #2
  }
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3714      	adds	r7, #20
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68da      	ldr	r2, [r3, #12]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fb fd9a 	bl	80005dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b08c      	sub	sp, #48	@ 0x30
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b22      	cmp	r3, #34	@ 0x22
 8004ac4:	f040 80ae 	bne.w	8004c24 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad0:	d117      	bne.n	8004b02 <UART_Receive_IT+0x50>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d113      	bne.n	8004b02 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ada:	2300      	movs	r3, #0
 8004adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afa:	1c9a      	adds	r2, r3, #2
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b00:	e026      	b.n	8004b50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b14:	d007      	beq.n	8004b26 <UART_Receive_IT+0x74>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10a      	bne.n	8004b34 <UART_Receive_IT+0x82>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d106      	bne.n	8004b34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	b2da      	uxtb	r2, r3
 8004b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b30:	701a      	strb	r2, [r3, #0]
 8004b32:	e008      	b.n	8004b46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b40:	b2da      	uxtb	r2, r3
 8004b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4a:	1c5a      	adds	r2, r3, #1
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	3b01      	subs	r3, #1
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d15d      	bne.n	8004c20 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0220 	bic.w	r2, r2, #32
 8004b72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68da      	ldr	r2, [r3, #12]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	695a      	ldr	r2, [r3, #20]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0201 	bic.w	r2, r2, #1
 8004b92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2220      	movs	r2, #32
 8004b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d135      	bne.n	8004c16 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	330c      	adds	r3, #12
 8004bb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	e853 3f00 	ldrex	r3, [r3]
 8004bbe:	613b      	str	r3, [r7, #16]
   return(result);
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f023 0310 	bic.w	r3, r3, #16
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	330c      	adds	r3, #12
 8004bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bd0:	623a      	str	r2, [r7, #32]
 8004bd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd4:	69f9      	ldr	r1, [r7, #28]
 8004bd6:	6a3a      	ldr	r2, [r7, #32]
 8004bd8:	e841 2300 	strex	r3, r2, [r1]
 8004bdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1e5      	bne.n	8004bb0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0310 	and.w	r3, r3, #16
 8004bee:	2b10      	cmp	r3, #16
 8004bf0:	d10a      	bne.n	8004c08 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	60fb      	str	r3, [r7, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7fb fcd4 	bl	80005bc <HAL_UARTEx_RxEventCallback>
 8004c14:	e002      	b.n	8004c1c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fbda 	bl	80043d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	e002      	b.n	8004c26 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c20:	2300      	movs	r3, #0
 8004c22:	e000      	b.n	8004c26 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c24:	2302      	movs	r3, #2
  }
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3730      	adds	r7, #48	@ 0x30
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c34:	b0c0      	sub	sp, #256	@ 0x100
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4c:	68d9      	ldr	r1, [r3, #12]
 8004c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	ea40 0301 	orr.w	r3, r0, r1
 8004c58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	431a      	orrs	r2, r3
 8004c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c88:	f021 010c 	bic.w	r1, r1, #12
 8004c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c96:	430b      	orrs	r3, r1
 8004c98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004caa:	6999      	ldr	r1, [r3, #24]
 8004cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	ea40 0301 	orr.w	r3, r0, r1
 8004cb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	4b8f      	ldr	r3, [pc, #572]	@ (8004efc <UART_SetConfig+0x2cc>)
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d005      	beq.n	8004cd0 <UART_SetConfig+0xa0>
 8004cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4b8d      	ldr	r3, [pc, #564]	@ (8004f00 <UART_SetConfig+0x2d0>)
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d104      	bne.n	8004cda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004cd0:	f7fe fe52 	bl	8003978 <HAL_RCC_GetPCLK2Freq>
 8004cd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004cd8:	e003      	b.n	8004ce2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cda:	f7fe fe39 	bl	8003950 <HAL_RCC_GetPCLK1Freq>
 8004cde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cec:	f040 810c 	bne.w	8004f08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004cfa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004cfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004d02:	4622      	mov	r2, r4
 8004d04:	462b      	mov	r3, r5
 8004d06:	1891      	adds	r1, r2, r2
 8004d08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004d0a:	415b      	adcs	r3, r3
 8004d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d12:	4621      	mov	r1, r4
 8004d14:	eb12 0801 	adds.w	r8, r2, r1
 8004d18:	4629      	mov	r1, r5
 8004d1a:	eb43 0901 	adc.w	r9, r3, r1
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d32:	4690      	mov	r8, r2
 8004d34:	4699      	mov	r9, r3
 8004d36:	4623      	mov	r3, r4
 8004d38:	eb18 0303 	adds.w	r3, r8, r3
 8004d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d40:	462b      	mov	r3, r5
 8004d42:	eb49 0303 	adc.w	r3, r9, r3
 8004d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004d5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d5e:	460b      	mov	r3, r1
 8004d60:	18db      	adds	r3, r3, r3
 8004d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d64:	4613      	mov	r3, r2
 8004d66:	eb42 0303 	adc.w	r3, r2, r3
 8004d6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004d70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004d74:	f7fb fa8c 	bl	8000290 <__aeabi_uldivmod>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	4b61      	ldr	r3, [pc, #388]	@ (8004f04 <UART_SetConfig+0x2d4>)
 8004d7e:	fba3 2302 	umull	r2, r3, r3, r2
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	011c      	lsls	r4, r3, #4
 8004d86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004d94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d98:	4642      	mov	r2, r8
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	1891      	adds	r1, r2, r2
 8004d9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004da0:	415b      	adcs	r3, r3
 8004da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004da4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004da8:	4641      	mov	r1, r8
 8004daa:	eb12 0a01 	adds.w	sl, r2, r1
 8004dae:	4649      	mov	r1, r9
 8004db0:	eb43 0b01 	adc.w	fp, r3, r1
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	f04f 0300 	mov.w	r3, #0
 8004dbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004dc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004dc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004dc8:	4692      	mov	sl, r2
 8004dca:	469b      	mov	fp, r3
 8004dcc:	4643      	mov	r3, r8
 8004dce:	eb1a 0303 	adds.w	r3, sl, r3
 8004dd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004dd6:	464b      	mov	r3, r9
 8004dd8:	eb4b 0303 	adc.w	r3, fp, r3
 8004ddc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004df0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004df4:	460b      	mov	r3, r1
 8004df6:	18db      	adds	r3, r3, r3
 8004df8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	eb42 0303 	adc.w	r3, r2, r3
 8004e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004e06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004e0a:	f7fb fa41 	bl	8000290 <__aeabi_uldivmod>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	460b      	mov	r3, r1
 8004e12:	4611      	mov	r1, r2
 8004e14:	4b3b      	ldr	r3, [pc, #236]	@ (8004f04 <UART_SetConfig+0x2d4>)
 8004e16:	fba3 2301 	umull	r2, r3, r3, r1
 8004e1a:	095b      	lsrs	r3, r3, #5
 8004e1c:	2264      	movs	r2, #100	@ 0x64
 8004e1e:	fb02 f303 	mul.w	r3, r2, r3
 8004e22:	1acb      	subs	r3, r1, r3
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004e2a:	4b36      	ldr	r3, [pc, #216]	@ (8004f04 <UART_SetConfig+0x2d4>)
 8004e2c:	fba3 2302 	umull	r2, r3, r3, r2
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004e38:	441c      	add	r4, r3
 8004e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004e48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	464b      	mov	r3, r9
 8004e50:	1891      	adds	r1, r2, r2
 8004e52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004e54:	415b      	adcs	r3, r3
 8004e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e5c:	4641      	mov	r1, r8
 8004e5e:	1851      	adds	r1, r2, r1
 8004e60:	6339      	str	r1, [r7, #48]	@ 0x30
 8004e62:	4649      	mov	r1, r9
 8004e64:	414b      	adcs	r3, r1
 8004e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	f04f 0300 	mov.w	r3, #0
 8004e70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004e74:	4659      	mov	r1, fp
 8004e76:	00cb      	lsls	r3, r1, #3
 8004e78:	4651      	mov	r1, sl
 8004e7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e7e:	4651      	mov	r1, sl
 8004e80:	00ca      	lsls	r2, r1, #3
 8004e82:	4610      	mov	r0, r2
 8004e84:	4619      	mov	r1, r3
 8004e86:	4603      	mov	r3, r0
 8004e88:	4642      	mov	r2, r8
 8004e8a:	189b      	adds	r3, r3, r2
 8004e8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e90:	464b      	mov	r3, r9
 8004e92:	460a      	mov	r2, r1
 8004e94:	eb42 0303 	adc.w	r3, r2, r3
 8004e98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ea8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004eac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	18db      	adds	r3, r3, r3
 8004eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	eb42 0303 	adc.w	r3, r2, r3
 8004ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ebe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ec2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004ec6:	f7fb f9e3 	bl	8000290 <__aeabi_uldivmod>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	460b      	mov	r3, r1
 8004ece:	4b0d      	ldr	r3, [pc, #52]	@ (8004f04 <UART_SetConfig+0x2d4>)
 8004ed0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ed4:	095b      	lsrs	r3, r3, #5
 8004ed6:	2164      	movs	r1, #100	@ 0x64
 8004ed8:	fb01 f303 	mul.w	r3, r1, r3
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	3332      	adds	r3, #50	@ 0x32
 8004ee2:	4a08      	ldr	r2, [pc, #32]	@ (8004f04 <UART_SetConfig+0x2d4>)
 8004ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee8:	095b      	lsrs	r3, r3, #5
 8004eea:	f003 0207 	and.w	r2, r3, #7
 8004eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4422      	add	r2, r4
 8004ef6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ef8:	e106      	b.n	8005108 <UART_SetConfig+0x4d8>
 8004efa:	bf00      	nop
 8004efc:	40011000 	.word	0x40011000
 8004f00:	40011400 	.word	0x40011400
 8004f04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f1a:	4642      	mov	r2, r8
 8004f1c:	464b      	mov	r3, r9
 8004f1e:	1891      	adds	r1, r2, r2
 8004f20:	6239      	str	r1, [r7, #32]
 8004f22:	415b      	adcs	r3, r3
 8004f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f2a:	4641      	mov	r1, r8
 8004f2c:	1854      	adds	r4, r2, r1
 8004f2e:	4649      	mov	r1, r9
 8004f30:	eb43 0501 	adc.w	r5, r3, r1
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	00eb      	lsls	r3, r5, #3
 8004f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f42:	00e2      	lsls	r2, r4, #3
 8004f44:	4614      	mov	r4, r2
 8004f46:	461d      	mov	r5, r3
 8004f48:	4643      	mov	r3, r8
 8004f4a:	18e3      	adds	r3, r4, r3
 8004f4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f50:	464b      	mov	r3, r9
 8004f52:	eb45 0303 	adc.w	r3, r5, r3
 8004f56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f6a:	f04f 0200 	mov.w	r2, #0
 8004f6e:	f04f 0300 	mov.w	r3, #0
 8004f72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f76:	4629      	mov	r1, r5
 8004f78:	008b      	lsls	r3, r1, #2
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f80:	4621      	mov	r1, r4
 8004f82:	008a      	lsls	r2, r1, #2
 8004f84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f88:	f7fb f982 	bl	8000290 <__aeabi_uldivmod>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4b60      	ldr	r3, [pc, #384]	@ (8005114 <UART_SetConfig+0x4e4>)
 8004f92:	fba3 2302 	umull	r2, r3, r3, r2
 8004f96:	095b      	lsrs	r3, r3, #5
 8004f98:	011c      	lsls	r4, r3, #4
 8004f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004fa4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004fa8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004fac:	4642      	mov	r2, r8
 8004fae:	464b      	mov	r3, r9
 8004fb0:	1891      	adds	r1, r2, r2
 8004fb2:	61b9      	str	r1, [r7, #24]
 8004fb4:	415b      	adcs	r3, r3
 8004fb6:	61fb      	str	r3, [r7, #28]
 8004fb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fbc:	4641      	mov	r1, r8
 8004fbe:	1851      	adds	r1, r2, r1
 8004fc0:	6139      	str	r1, [r7, #16]
 8004fc2:	4649      	mov	r1, r9
 8004fc4:	414b      	adcs	r3, r1
 8004fc6:	617b      	str	r3, [r7, #20]
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	f04f 0300 	mov.w	r3, #0
 8004fd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fd4:	4659      	mov	r1, fp
 8004fd6:	00cb      	lsls	r3, r1, #3
 8004fd8:	4651      	mov	r1, sl
 8004fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fde:	4651      	mov	r1, sl
 8004fe0:	00ca      	lsls	r2, r1, #3
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	4642      	mov	r2, r8
 8004fea:	189b      	adds	r3, r3, r2
 8004fec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ff0:	464b      	mov	r3, r9
 8004ff2:	460a      	mov	r2, r1
 8004ff4:	eb42 0303 	adc.w	r3, r2, r3
 8004ff8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005006:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005008:	f04f 0200 	mov.w	r2, #0
 800500c:	f04f 0300 	mov.w	r3, #0
 8005010:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005014:	4649      	mov	r1, r9
 8005016:	008b      	lsls	r3, r1, #2
 8005018:	4641      	mov	r1, r8
 800501a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800501e:	4641      	mov	r1, r8
 8005020:	008a      	lsls	r2, r1, #2
 8005022:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005026:	f7fb f933 	bl	8000290 <__aeabi_uldivmod>
 800502a:	4602      	mov	r2, r0
 800502c:	460b      	mov	r3, r1
 800502e:	4611      	mov	r1, r2
 8005030:	4b38      	ldr	r3, [pc, #224]	@ (8005114 <UART_SetConfig+0x4e4>)
 8005032:	fba3 2301 	umull	r2, r3, r3, r1
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	2264      	movs	r2, #100	@ 0x64
 800503a:	fb02 f303 	mul.w	r3, r2, r3
 800503e:	1acb      	subs	r3, r1, r3
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	3332      	adds	r3, #50	@ 0x32
 8005044:	4a33      	ldr	r2, [pc, #204]	@ (8005114 <UART_SetConfig+0x4e4>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005050:	441c      	add	r4, r3
 8005052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005056:	2200      	movs	r2, #0
 8005058:	673b      	str	r3, [r7, #112]	@ 0x70
 800505a:	677a      	str	r2, [r7, #116]	@ 0x74
 800505c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005060:	4642      	mov	r2, r8
 8005062:	464b      	mov	r3, r9
 8005064:	1891      	adds	r1, r2, r2
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	415b      	adcs	r3, r3
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005070:	4641      	mov	r1, r8
 8005072:	1851      	adds	r1, r2, r1
 8005074:	6039      	str	r1, [r7, #0]
 8005076:	4649      	mov	r1, r9
 8005078:	414b      	adcs	r3, r1
 800507a:	607b      	str	r3, [r7, #4]
 800507c:	f04f 0200 	mov.w	r2, #0
 8005080:	f04f 0300 	mov.w	r3, #0
 8005084:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005088:	4659      	mov	r1, fp
 800508a:	00cb      	lsls	r3, r1, #3
 800508c:	4651      	mov	r1, sl
 800508e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005092:	4651      	mov	r1, sl
 8005094:	00ca      	lsls	r2, r1, #3
 8005096:	4610      	mov	r0, r2
 8005098:	4619      	mov	r1, r3
 800509a:	4603      	mov	r3, r0
 800509c:	4642      	mov	r2, r8
 800509e:	189b      	adds	r3, r3, r2
 80050a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050a2:	464b      	mov	r3, r9
 80050a4:	460a      	mov	r2, r1
 80050a6:	eb42 0303 	adc.w	r3, r2, r3
 80050aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80050ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80050b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80050b8:	f04f 0200 	mov.w	r2, #0
 80050bc:	f04f 0300 	mov.w	r3, #0
 80050c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80050c4:	4649      	mov	r1, r9
 80050c6:	008b      	lsls	r3, r1, #2
 80050c8:	4641      	mov	r1, r8
 80050ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050ce:	4641      	mov	r1, r8
 80050d0:	008a      	lsls	r2, r1, #2
 80050d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80050d6:	f7fb f8db 	bl	8000290 <__aeabi_uldivmod>
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	4b0d      	ldr	r3, [pc, #52]	@ (8005114 <UART_SetConfig+0x4e4>)
 80050e0:	fba3 1302 	umull	r1, r3, r3, r2
 80050e4:	095b      	lsrs	r3, r3, #5
 80050e6:	2164      	movs	r1, #100	@ 0x64
 80050e8:	fb01 f303 	mul.w	r3, r1, r3
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	011b      	lsls	r3, r3, #4
 80050f0:	3332      	adds	r3, #50	@ 0x32
 80050f2:	4a08      	ldr	r2, [pc, #32]	@ (8005114 <UART_SetConfig+0x4e4>)
 80050f4:	fba2 2303 	umull	r2, r3, r2, r3
 80050f8:	095b      	lsrs	r3, r3, #5
 80050fa:	f003 020f 	and.w	r2, r3, #15
 80050fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4422      	add	r2, r4
 8005106:	609a      	str	r2, [r3, #8]
}
 8005108:	bf00      	nop
 800510a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800510e:	46bd      	mov	sp, r7
 8005110:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005114:	51eb851f 	.word	0x51eb851f

08005118 <calloc>:
 8005118:	4b02      	ldr	r3, [pc, #8]	@ (8005124 <calloc+0xc>)
 800511a:	460a      	mov	r2, r1
 800511c:	4601      	mov	r1, r0
 800511e:	6818      	ldr	r0, [r3, #0]
 8005120:	f000 b802 	b.w	8005128 <_calloc_r>
 8005124:	2000000c 	.word	0x2000000c

08005128 <_calloc_r>:
 8005128:	b570      	push	{r4, r5, r6, lr}
 800512a:	fba1 5402 	umull	r5, r4, r1, r2
 800512e:	b934      	cbnz	r4, 800513e <_calloc_r+0x16>
 8005130:	4629      	mov	r1, r5
 8005132:	f000 f837 	bl	80051a4 <_malloc_r>
 8005136:	4606      	mov	r6, r0
 8005138:	b928      	cbnz	r0, 8005146 <_calloc_r+0x1e>
 800513a:	4630      	mov	r0, r6
 800513c:	bd70      	pop	{r4, r5, r6, pc}
 800513e:	220c      	movs	r2, #12
 8005140:	6002      	str	r2, [r0, #0]
 8005142:	2600      	movs	r6, #0
 8005144:	e7f9      	b.n	800513a <_calloc_r+0x12>
 8005146:	462a      	mov	r2, r5
 8005148:	4621      	mov	r1, r4
 800514a:	f000 f91f 	bl	800538c <memset>
 800514e:	e7f4      	b.n	800513a <_calloc_r+0x12>

08005150 <free>:
 8005150:	4b02      	ldr	r3, [pc, #8]	@ (800515c <free+0xc>)
 8005152:	4601      	mov	r1, r0
 8005154:	6818      	ldr	r0, [r3, #0]
 8005156:	f000 b96b 	b.w	8005430 <_free_r>
 800515a:	bf00      	nop
 800515c:	2000000c 	.word	0x2000000c

08005160 <sbrk_aligned>:
 8005160:	b570      	push	{r4, r5, r6, lr}
 8005162:	4e0f      	ldr	r6, [pc, #60]	@ (80051a0 <sbrk_aligned+0x40>)
 8005164:	460c      	mov	r4, r1
 8005166:	6831      	ldr	r1, [r6, #0]
 8005168:	4605      	mov	r5, r0
 800516a:	b911      	cbnz	r1, 8005172 <sbrk_aligned+0x12>
 800516c:	f000 f916 	bl	800539c <_sbrk_r>
 8005170:	6030      	str	r0, [r6, #0]
 8005172:	4621      	mov	r1, r4
 8005174:	4628      	mov	r0, r5
 8005176:	f000 f911 	bl	800539c <_sbrk_r>
 800517a:	1c43      	adds	r3, r0, #1
 800517c:	d103      	bne.n	8005186 <sbrk_aligned+0x26>
 800517e:	f04f 34ff 	mov.w	r4, #4294967295
 8005182:	4620      	mov	r0, r4
 8005184:	bd70      	pop	{r4, r5, r6, pc}
 8005186:	1cc4      	adds	r4, r0, #3
 8005188:	f024 0403 	bic.w	r4, r4, #3
 800518c:	42a0      	cmp	r0, r4
 800518e:	d0f8      	beq.n	8005182 <sbrk_aligned+0x22>
 8005190:	1a21      	subs	r1, r4, r0
 8005192:	4628      	mov	r0, r5
 8005194:	f000 f902 	bl	800539c <_sbrk_r>
 8005198:	3001      	adds	r0, #1
 800519a:	d1f2      	bne.n	8005182 <sbrk_aligned+0x22>
 800519c:	e7ef      	b.n	800517e <sbrk_aligned+0x1e>
 800519e:	bf00      	nop
 80051a0:	200005f0 	.word	0x200005f0

080051a4 <_malloc_r>:
 80051a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051a8:	1ccd      	adds	r5, r1, #3
 80051aa:	f025 0503 	bic.w	r5, r5, #3
 80051ae:	3508      	adds	r5, #8
 80051b0:	2d0c      	cmp	r5, #12
 80051b2:	bf38      	it	cc
 80051b4:	250c      	movcc	r5, #12
 80051b6:	2d00      	cmp	r5, #0
 80051b8:	4606      	mov	r6, r0
 80051ba:	db01      	blt.n	80051c0 <_malloc_r+0x1c>
 80051bc:	42a9      	cmp	r1, r5
 80051be:	d904      	bls.n	80051ca <_malloc_r+0x26>
 80051c0:	230c      	movs	r3, #12
 80051c2:	6033      	str	r3, [r6, #0]
 80051c4:	2000      	movs	r0, #0
 80051c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052a0 <_malloc_r+0xfc>
 80051ce:	f000 f869 	bl	80052a4 <__malloc_lock>
 80051d2:	f8d8 3000 	ldr.w	r3, [r8]
 80051d6:	461c      	mov	r4, r3
 80051d8:	bb44      	cbnz	r4, 800522c <_malloc_r+0x88>
 80051da:	4629      	mov	r1, r5
 80051dc:	4630      	mov	r0, r6
 80051de:	f7ff ffbf 	bl	8005160 <sbrk_aligned>
 80051e2:	1c43      	adds	r3, r0, #1
 80051e4:	4604      	mov	r4, r0
 80051e6:	d158      	bne.n	800529a <_malloc_r+0xf6>
 80051e8:	f8d8 4000 	ldr.w	r4, [r8]
 80051ec:	4627      	mov	r7, r4
 80051ee:	2f00      	cmp	r7, #0
 80051f0:	d143      	bne.n	800527a <_malloc_r+0xd6>
 80051f2:	2c00      	cmp	r4, #0
 80051f4:	d04b      	beq.n	800528e <_malloc_r+0xea>
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	4639      	mov	r1, r7
 80051fa:	4630      	mov	r0, r6
 80051fc:	eb04 0903 	add.w	r9, r4, r3
 8005200:	f000 f8cc 	bl	800539c <_sbrk_r>
 8005204:	4581      	cmp	r9, r0
 8005206:	d142      	bne.n	800528e <_malloc_r+0xea>
 8005208:	6821      	ldr	r1, [r4, #0]
 800520a:	1a6d      	subs	r5, r5, r1
 800520c:	4629      	mov	r1, r5
 800520e:	4630      	mov	r0, r6
 8005210:	f7ff ffa6 	bl	8005160 <sbrk_aligned>
 8005214:	3001      	adds	r0, #1
 8005216:	d03a      	beq.n	800528e <_malloc_r+0xea>
 8005218:	6823      	ldr	r3, [r4, #0]
 800521a:	442b      	add	r3, r5
 800521c:	6023      	str	r3, [r4, #0]
 800521e:	f8d8 3000 	ldr.w	r3, [r8]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	bb62      	cbnz	r2, 8005280 <_malloc_r+0xdc>
 8005226:	f8c8 7000 	str.w	r7, [r8]
 800522a:	e00f      	b.n	800524c <_malloc_r+0xa8>
 800522c:	6822      	ldr	r2, [r4, #0]
 800522e:	1b52      	subs	r2, r2, r5
 8005230:	d420      	bmi.n	8005274 <_malloc_r+0xd0>
 8005232:	2a0b      	cmp	r2, #11
 8005234:	d917      	bls.n	8005266 <_malloc_r+0xc2>
 8005236:	1961      	adds	r1, r4, r5
 8005238:	42a3      	cmp	r3, r4
 800523a:	6025      	str	r5, [r4, #0]
 800523c:	bf18      	it	ne
 800523e:	6059      	strne	r1, [r3, #4]
 8005240:	6863      	ldr	r3, [r4, #4]
 8005242:	bf08      	it	eq
 8005244:	f8c8 1000 	streq.w	r1, [r8]
 8005248:	5162      	str	r2, [r4, r5]
 800524a:	604b      	str	r3, [r1, #4]
 800524c:	4630      	mov	r0, r6
 800524e:	f000 f82f 	bl	80052b0 <__malloc_unlock>
 8005252:	f104 000b 	add.w	r0, r4, #11
 8005256:	1d23      	adds	r3, r4, #4
 8005258:	f020 0007 	bic.w	r0, r0, #7
 800525c:	1ac2      	subs	r2, r0, r3
 800525e:	bf1c      	itt	ne
 8005260:	1a1b      	subne	r3, r3, r0
 8005262:	50a3      	strne	r3, [r4, r2]
 8005264:	e7af      	b.n	80051c6 <_malloc_r+0x22>
 8005266:	6862      	ldr	r2, [r4, #4]
 8005268:	42a3      	cmp	r3, r4
 800526a:	bf0c      	ite	eq
 800526c:	f8c8 2000 	streq.w	r2, [r8]
 8005270:	605a      	strne	r2, [r3, #4]
 8005272:	e7eb      	b.n	800524c <_malloc_r+0xa8>
 8005274:	4623      	mov	r3, r4
 8005276:	6864      	ldr	r4, [r4, #4]
 8005278:	e7ae      	b.n	80051d8 <_malloc_r+0x34>
 800527a:	463c      	mov	r4, r7
 800527c:	687f      	ldr	r7, [r7, #4]
 800527e:	e7b6      	b.n	80051ee <_malloc_r+0x4a>
 8005280:	461a      	mov	r2, r3
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	42a3      	cmp	r3, r4
 8005286:	d1fb      	bne.n	8005280 <_malloc_r+0xdc>
 8005288:	2300      	movs	r3, #0
 800528a:	6053      	str	r3, [r2, #4]
 800528c:	e7de      	b.n	800524c <_malloc_r+0xa8>
 800528e:	230c      	movs	r3, #12
 8005290:	6033      	str	r3, [r6, #0]
 8005292:	4630      	mov	r0, r6
 8005294:	f000 f80c 	bl	80052b0 <__malloc_unlock>
 8005298:	e794      	b.n	80051c4 <_malloc_r+0x20>
 800529a:	6005      	str	r5, [r0, #0]
 800529c:	e7d6      	b.n	800524c <_malloc_r+0xa8>
 800529e:	bf00      	nop
 80052a0:	200005f4 	.word	0x200005f4

080052a4 <__malloc_lock>:
 80052a4:	4801      	ldr	r0, [pc, #4]	@ (80052ac <__malloc_lock+0x8>)
 80052a6:	f000 b8b3 	b.w	8005410 <__retarget_lock_acquire_recursive>
 80052aa:	bf00      	nop
 80052ac:	20000734 	.word	0x20000734

080052b0 <__malloc_unlock>:
 80052b0:	4801      	ldr	r0, [pc, #4]	@ (80052b8 <__malloc_unlock+0x8>)
 80052b2:	f000 b8ae 	b.w	8005412 <__retarget_lock_release_recursive>
 80052b6:	bf00      	nop
 80052b8:	20000734 	.word	0x20000734

080052bc <sniprintf>:
 80052bc:	b40c      	push	{r2, r3}
 80052be:	b530      	push	{r4, r5, lr}
 80052c0:	4b18      	ldr	r3, [pc, #96]	@ (8005324 <sniprintf+0x68>)
 80052c2:	1e0c      	subs	r4, r1, #0
 80052c4:	681d      	ldr	r5, [r3, #0]
 80052c6:	b09d      	sub	sp, #116	@ 0x74
 80052c8:	da08      	bge.n	80052dc <sniprintf+0x20>
 80052ca:	238b      	movs	r3, #139	@ 0x8b
 80052cc:	602b      	str	r3, [r5, #0]
 80052ce:	f04f 30ff 	mov.w	r0, #4294967295
 80052d2:	b01d      	add	sp, #116	@ 0x74
 80052d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052d8:	b002      	add	sp, #8
 80052da:	4770      	bx	lr
 80052dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80052e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80052ea:	bf14      	ite	ne
 80052ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80052f0:	4623      	moveq	r3, r4
 80052f2:	9304      	str	r3, [sp, #16]
 80052f4:	9307      	str	r3, [sp, #28]
 80052f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80052fa:	9002      	str	r0, [sp, #8]
 80052fc:	9006      	str	r0, [sp, #24]
 80052fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005302:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005304:	ab21      	add	r3, sp, #132	@ 0x84
 8005306:	a902      	add	r1, sp, #8
 8005308:	4628      	mov	r0, r5
 800530a:	9301      	str	r3, [sp, #4]
 800530c:	f000 f936 	bl	800557c <_svfiprintf_r>
 8005310:	1c43      	adds	r3, r0, #1
 8005312:	bfbc      	itt	lt
 8005314:	238b      	movlt	r3, #139	@ 0x8b
 8005316:	602b      	strlt	r3, [r5, #0]
 8005318:	2c00      	cmp	r4, #0
 800531a:	d0da      	beq.n	80052d2 <sniprintf+0x16>
 800531c:	9b02      	ldr	r3, [sp, #8]
 800531e:	2200      	movs	r2, #0
 8005320:	701a      	strb	r2, [r3, #0]
 8005322:	e7d6      	b.n	80052d2 <sniprintf+0x16>
 8005324:	2000000c 	.word	0x2000000c

08005328 <siprintf>:
 8005328:	b40e      	push	{r1, r2, r3}
 800532a:	b510      	push	{r4, lr}
 800532c:	b09d      	sub	sp, #116	@ 0x74
 800532e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005330:	9002      	str	r0, [sp, #8]
 8005332:	9006      	str	r0, [sp, #24]
 8005334:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005338:	480a      	ldr	r0, [pc, #40]	@ (8005364 <siprintf+0x3c>)
 800533a:	9107      	str	r1, [sp, #28]
 800533c:	9104      	str	r1, [sp, #16]
 800533e:	490a      	ldr	r1, [pc, #40]	@ (8005368 <siprintf+0x40>)
 8005340:	f853 2b04 	ldr.w	r2, [r3], #4
 8005344:	9105      	str	r1, [sp, #20]
 8005346:	2400      	movs	r4, #0
 8005348:	a902      	add	r1, sp, #8
 800534a:	6800      	ldr	r0, [r0, #0]
 800534c:	9301      	str	r3, [sp, #4]
 800534e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005350:	f000 f914 	bl	800557c <_svfiprintf_r>
 8005354:	9b02      	ldr	r3, [sp, #8]
 8005356:	701c      	strb	r4, [r3, #0]
 8005358:	b01d      	add	sp, #116	@ 0x74
 800535a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535e:	b003      	add	sp, #12
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	2000000c 	.word	0x2000000c
 8005368:	ffff0208 	.word	0xffff0208

0800536c <memcmp>:
 800536c:	b510      	push	{r4, lr}
 800536e:	3901      	subs	r1, #1
 8005370:	4402      	add	r2, r0
 8005372:	4290      	cmp	r0, r2
 8005374:	d101      	bne.n	800537a <memcmp+0xe>
 8005376:	2000      	movs	r0, #0
 8005378:	e005      	b.n	8005386 <memcmp+0x1a>
 800537a:	7803      	ldrb	r3, [r0, #0]
 800537c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005380:	42a3      	cmp	r3, r4
 8005382:	d001      	beq.n	8005388 <memcmp+0x1c>
 8005384:	1b18      	subs	r0, r3, r4
 8005386:	bd10      	pop	{r4, pc}
 8005388:	3001      	adds	r0, #1
 800538a:	e7f2      	b.n	8005372 <memcmp+0x6>

0800538c <memset>:
 800538c:	4402      	add	r2, r0
 800538e:	4603      	mov	r3, r0
 8005390:	4293      	cmp	r3, r2
 8005392:	d100      	bne.n	8005396 <memset+0xa>
 8005394:	4770      	bx	lr
 8005396:	f803 1b01 	strb.w	r1, [r3], #1
 800539a:	e7f9      	b.n	8005390 <memset+0x4>

0800539c <_sbrk_r>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4d06      	ldr	r5, [pc, #24]	@ (80053b8 <_sbrk_r+0x1c>)
 80053a0:	2300      	movs	r3, #0
 80053a2:	4604      	mov	r4, r0
 80053a4:	4608      	mov	r0, r1
 80053a6:	602b      	str	r3, [r5, #0]
 80053a8:	f7fc fe82 	bl	80020b0 <_sbrk>
 80053ac:	1c43      	adds	r3, r0, #1
 80053ae:	d102      	bne.n	80053b6 <_sbrk_r+0x1a>
 80053b0:	682b      	ldr	r3, [r5, #0]
 80053b2:	b103      	cbz	r3, 80053b6 <_sbrk_r+0x1a>
 80053b4:	6023      	str	r3, [r4, #0]
 80053b6:	bd38      	pop	{r3, r4, r5, pc}
 80053b8:	20000730 	.word	0x20000730

080053bc <__errno>:
 80053bc:	4b01      	ldr	r3, [pc, #4]	@ (80053c4 <__errno+0x8>)
 80053be:	6818      	ldr	r0, [r3, #0]
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	2000000c 	.word	0x2000000c

080053c8 <__libc_init_array>:
 80053c8:	b570      	push	{r4, r5, r6, lr}
 80053ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005400 <__libc_init_array+0x38>)
 80053cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005404 <__libc_init_array+0x3c>)
 80053ce:	1b64      	subs	r4, r4, r5
 80053d0:	10a4      	asrs	r4, r4, #2
 80053d2:	2600      	movs	r6, #0
 80053d4:	42a6      	cmp	r6, r4
 80053d6:	d109      	bne.n	80053ec <__libc_init_array+0x24>
 80053d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005408 <__libc_init_array+0x40>)
 80053da:	4c0c      	ldr	r4, [pc, #48]	@ (800540c <__libc_init_array+0x44>)
 80053dc:	f000 fba6 	bl	8005b2c <_init>
 80053e0:	1b64      	subs	r4, r4, r5
 80053e2:	10a4      	asrs	r4, r4, #2
 80053e4:	2600      	movs	r6, #0
 80053e6:	42a6      	cmp	r6, r4
 80053e8:	d105      	bne.n	80053f6 <__libc_init_array+0x2e>
 80053ea:	bd70      	pop	{r4, r5, r6, pc}
 80053ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80053f0:	4798      	blx	r3
 80053f2:	3601      	adds	r6, #1
 80053f4:	e7ee      	b.n	80053d4 <__libc_init_array+0xc>
 80053f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053fa:	4798      	blx	r3
 80053fc:	3601      	adds	r6, #1
 80053fe:	e7f2      	b.n	80053e6 <__libc_init_array+0x1e>
 8005400:	08005f28 	.word	0x08005f28
 8005404:	08005f28 	.word	0x08005f28
 8005408:	08005f28 	.word	0x08005f28
 800540c:	08005f2c 	.word	0x08005f2c

08005410 <__retarget_lock_acquire_recursive>:
 8005410:	4770      	bx	lr

08005412 <__retarget_lock_release_recursive>:
 8005412:	4770      	bx	lr

08005414 <memcpy>:
 8005414:	440a      	add	r2, r1
 8005416:	4291      	cmp	r1, r2
 8005418:	f100 33ff 	add.w	r3, r0, #4294967295
 800541c:	d100      	bne.n	8005420 <memcpy+0xc>
 800541e:	4770      	bx	lr
 8005420:	b510      	push	{r4, lr}
 8005422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005426:	f803 4f01 	strb.w	r4, [r3, #1]!
 800542a:	4291      	cmp	r1, r2
 800542c:	d1f9      	bne.n	8005422 <memcpy+0xe>
 800542e:	bd10      	pop	{r4, pc}

08005430 <_free_r>:
 8005430:	b538      	push	{r3, r4, r5, lr}
 8005432:	4605      	mov	r5, r0
 8005434:	2900      	cmp	r1, #0
 8005436:	d041      	beq.n	80054bc <_free_r+0x8c>
 8005438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800543c:	1f0c      	subs	r4, r1, #4
 800543e:	2b00      	cmp	r3, #0
 8005440:	bfb8      	it	lt
 8005442:	18e4      	addlt	r4, r4, r3
 8005444:	f7ff ff2e 	bl	80052a4 <__malloc_lock>
 8005448:	4a1d      	ldr	r2, [pc, #116]	@ (80054c0 <_free_r+0x90>)
 800544a:	6813      	ldr	r3, [r2, #0]
 800544c:	b933      	cbnz	r3, 800545c <_free_r+0x2c>
 800544e:	6063      	str	r3, [r4, #4]
 8005450:	6014      	str	r4, [r2, #0]
 8005452:	4628      	mov	r0, r5
 8005454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005458:	f7ff bf2a 	b.w	80052b0 <__malloc_unlock>
 800545c:	42a3      	cmp	r3, r4
 800545e:	d908      	bls.n	8005472 <_free_r+0x42>
 8005460:	6820      	ldr	r0, [r4, #0]
 8005462:	1821      	adds	r1, r4, r0
 8005464:	428b      	cmp	r3, r1
 8005466:	bf01      	itttt	eq
 8005468:	6819      	ldreq	r1, [r3, #0]
 800546a:	685b      	ldreq	r3, [r3, #4]
 800546c:	1809      	addeq	r1, r1, r0
 800546e:	6021      	streq	r1, [r4, #0]
 8005470:	e7ed      	b.n	800544e <_free_r+0x1e>
 8005472:	461a      	mov	r2, r3
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	b10b      	cbz	r3, 800547c <_free_r+0x4c>
 8005478:	42a3      	cmp	r3, r4
 800547a:	d9fa      	bls.n	8005472 <_free_r+0x42>
 800547c:	6811      	ldr	r1, [r2, #0]
 800547e:	1850      	adds	r0, r2, r1
 8005480:	42a0      	cmp	r0, r4
 8005482:	d10b      	bne.n	800549c <_free_r+0x6c>
 8005484:	6820      	ldr	r0, [r4, #0]
 8005486:	4401      	add	r1, r0
 8005488:	1850      	adds	r0, r2, r1
 800548a:	4283      	cmp	r3, r0
 800548c:	6011      	str	r1, [r2, #0]
 800548e:	d1e0      	bne.n	8005452 <_free_r+0x22>
 8005490:	6818      	ldr	r0, [r3, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	6053      	str	r3, [r2, #4]
 8005496:	4408      	add	r0, r1
 8005498:	6010      	str	r0, [r2, #0]
 800549a:	e7da      	b.n	8005452 <_free_r+0x22>
 800549c:	d902      	bls.n	80054a4 <_free_r+0x74>
 800549e:	230c      	movs	r3, #12
 80054a0:	602b      	str	r3, [r5, #0]
 80054a2:	e7d6      	b.n	8005452 <_free_r+0x22>
 80054a4:	6820      	ldr	r0, [r4, #0]
 80054a6:	1821      	adds	r1, r4, r0
 80054a8:	428b      	cmp	r3, r1
 80054aa:	bf04      	itt	eq
 80054ac:	6819      	ldreq	r1, [r3, #0]
 80054ae:	685b      	ldreq	r3, [r3, #4]
 80054b0:	6063      	str	r3, [r4, #4]
 80054b2:	bf04      	itt	eq
 80054b4:	1809      	addeq	r1, r1, r0
 80054b6:	6021      	streq	r1, [r4, #0]
 80054b8:	6054      	str	r4, [r2, #4]
 80054ba:	e7ca      	b.n	8005452 <_free_r+0x22>
 80054bc:	bd38      	pop	{r3, r4, r5, pc}
 80054be:	bf00      	nop
 80054c0:	200005f4 	.word	0x200005f4

080054c4 <__ssputs_r>:
 80054c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054c8:	688e      	ldr	r6, [r1, #8]
 80054ca:	461f      	mov	r7, r3
 80054cc:	42be      	cmp	r6, r7
 80054ce:	680b      	ldr	r3, [r1, #0]
 80054d0:	4682      	mov	sl, r0
 80054d2:	460c      	mov	r4, r1
 80054d4:	4690      	mov	r8, r2
 80054d6:	d82d      	bhi.n	8005534 <__ssputs_r+0x70>
 80054d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80054e0:	d026      	beq.n	8005530 <__ssputs_r+0x6c>
 80054e2:	6965      	ldr	r5, [r4, #20]
 80054e4:	6909      	ldr	r1, [r1, #16]
 80054e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80054ea:	eba3 0901 	sub.w	r9, r3, r1
 80054ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80054f2:	1c7b      	adds	r3, r7, #1
 80054f4:	444b      	add	r3, r9
 80054f6:	106d      	asrs	r5, r5, #1
 80054f8:	429d      	cmp	r5, r3
 80054fa:	bf38      	it	cc
 80054fc:	461d      	movcc	r5, r3
 80054fe:	0553      	lsls	r3, r2, #21
 8005500:	d527      	bpl.n	8005552 <__ssputs_r+0x8e>
 8005502:	4629      	mov	r1, r5
 8005504:	f7ff fe4e 	bl	80051a4 <_malloc_r>
 8005508:	4606      	mov	r6, r0
 800550a:	b360      	cbz	r0, 8005566 <__ssputs_r+0xa2>
 800550c:	6921      	ldr	r1, [r4, #16]
 800550e:	464a      	mov	r2, r9
 8005510:	f7ff ff80 	bl	8005414 <memcpy>
 8005514:	89a3      	ldrh	r3, [r4, #12]
 8005516:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800551a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800551e:	81a3      	strh	r3, [r4, #12]
 8005520:	6126      	str	r6, [r4, #16]
 8005522:	6165      	str	r5, [r4, #20]
 8005524:	444e      	add	r6, r9
 8005526:	eba5 0509 	sub.w	r5, r5, r9
 800552a:	6026      	str	r6, [r4, #0]
 800552c:	60a5      	str	r5, [r4, #8]
 800552e:	463e      	mov	r6, r7
 8005530:	42be      	cmp	r6, r7
 8005532:	d900      	bls.n	8005536 <__ssputs_r+0x72>
 8005534:	463e      	mov	r6, r7
 8005536:	6820      	ldr	r0, [r4, #0]
 8005538:	4632      	mov	r2, r6
 800553a:	4641      	mov	r1, r8
 800553c:	f000 faa6 	bl	8005a8c <memmove>
 8005540:	68a3      	ldr	r3, [r4, #8]
 8005542:	1b9b      	subs	r3, r3, r6
 8005544:	60a3      	str	r3, [r4, #8]
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	4433      	add	r3, r6
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	2000      	movs	r0, #0
 800554e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005552:	462a      	mov	r2, r5
 8005554:	f000 fab4 	bl	8005ac0 <_realloc_r>
 8005558:	4606      	mov	r6, r0
 800555a:	2800      	cmp	r0, #0
 800555c:	d1e0      	bne.n	8005520 <__ssputs_r+0x5c>
 800555e:	6921      	ldr	r1, [r4, #16]
 8005560:	4650      	mov	r0, sl
 8005562:	f7ff ff65 	bl	8005430 <_free_r>
 8005566:	230c      	movs	r3, #12
 8005568:	f8ca 3000 	str.w	r3, [sl]
 800556c:	89a3      	ldrh	r3, [r4, #12]
 800556e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005572:	81a3      	strh	r3, [r4, #12]
 8005574:	f04f 30ff 	mov.w	r0, #4294967295
 8005578:	e7e9      	b.n	800554e <__ssputs_r+0x8a>
	...

0800557c <_svfiprintf_r>:
 800557c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005580:	4698      	mov	r8, r3
 8005582:	898b      	ldrh	r3, [r1, #12]
 8005584:	061b      	lsls	r3, r3, #24
 8005586:	b09d      	sub	sp, #116	@ 0x74
 8005588:	4607      	mov	r7, r0
 800558a:	460d      	mov	r5, r1
 800558c:	4614      	mov	r4, r2
 800558e:	d510      	bpl.n	80055b2 <_svfiprintf_r+0x36>
 8005590:	690b      	ldr	r3, [r1, #16]
 8005592:	b973      	cbnz	r3, 80055b2 <_svfiprintf_r+0x36>
 8005594:	2140      	movs	r1, #64	@ 0x40
 8005596:	f7ff fe05 	bl	80051a4 <_malloc_r>
 800559a:	6028      	str	r0, [r5, #0]
 800559c:	6128      	str	r0, [r5, #16]
 800559e:	b930      	cbnz	r0, 80055ae <_svfiprintf_r+0x32>
 80055a0:	230c      	movs	r3, #12
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	f04f 30ff 	mov.w	r0, #4294967295
 80055a8:	b01d      	add	sp, #116	@ 0x74
 80055aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055ae:	2340      	movs	r3, #64	@ 0x40
 80055b0:	616b      	str	r3, [r5, #20]
 80055b2:	2300      	movs	r3, #0
 80055b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80055b6:	2320      	movs	r3, #32
 80055b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80055bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80055c0:	2330      	movs	r3, #48	@ 0x30
 80055c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005760 <_svfiprintf_r+0x1e4>
 80055c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80055ca:	f04f 0901 	mov.w	r9, #1
 80055ce:	4623      	mov	r3, r4
 80055d0:	469a      	mov	sl, r3
 80055d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055d6:	b10a      	cbz	r2, 80055dc <_svfiprintf_r+0x60>
 80055d8:	2a25      	cmp	r2, #37	@ 0x25
 80055da:	d1f9      	bne.n	80055d0 <_svfiprintf_r+0x54>
 80055dc:	ebba 0b04 	subs.w	fp, sl, r4
 80055e0:	d00b      	beq.n	80055fa <_svfiprintf_r+0x7e>
 80055e2:	465b      	mov	r3, fp
 80055e4:	4622      	mov	r2, r4
 80055e6:	4629      	mov	r1, r5
 80055e8:	4638      	mov	r0, r7
 80055ea:	f7ff ff6b 	bl	80054c4 <__ssputs_r>
 80055ee:	3001      	adds	r0, #1
 80055f0:	f000 80a7 	beq.w	8005742 <_svfiprintf_r+0x1c6>
 80055f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055f6:	445a      	add	r2, fp
 80055f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80055fa:	f89a 3000 	ldrb.w	r3, [sl]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 809f 	beq.w	8005742 <_svfiprintf_r+0x1c6>
 8005604:	2300      	movs	r3, #0
 8005606:	f04f 32ff 	mov.w	r2, #4294967295
 800560a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800560e:	f10a 0a01 	add.w	sl, sl, #1
 8005612:	9304      	str	r3, [sp, #16]
 8005614:	9307      	str	r3, [sp, #28]
 8005616:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800561a:	931a      	str	r3, [sp, #104]	@ 0x68
 800561c:	4654      	mov	r4, sl
 800561e:	2205      	movs	r2, #5
 8005620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005624:	484e      	ldr	r0, [pc, #312]	@ (8005760 <_svfiprintf_r+0x1e4>)
 8005626:	f7fa fde3 	bl	80001f0 <memchr>
 800562a:	9a04      	ldr	r2, [sp, #16]
 800562c:	b9d8      	cbnz	r0, 8005666 <_svfiprintf_r+0xea>
 800562e:	06d0      	lsls	r0, r2, #27
 8005630:	bf44      	itt	mi
 8005632:	2320      	movmi	r3, #32
 8005634:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005638:	0711      	lsls	r1, r2, #28
 800563a:	bf44      	itt	mi
 800563c:	232b      	movmi	r3, #43	@ 0x2b
 800563e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005642:	f89a 3000 	ldrb.w	r3, [sl]
 8005646:	2b2a      	cmp	r3, #42	@ 0x2a
 8005648:	d015      	beq.n	8005676 <_svfiprintf_r+0xfa>
 800564a:	9a07      	ldr	r2, [sp, #28]
 800564c:	4654      	mov	r4, sl
 800564e:	2000      	movs	r0, #0
 8005650:	f04f 0c0a 	mov.w	ip, #10
 8005654:	4621      	mov	r1, r4
 8005656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800565a:	3b30      	subs	r3, #48	@ 0x30
 800565c:	2b09      	cmp	r3, #9
 800565e:	d94b      	bls.n	80056f8 <_svfiprintf_r+0x17c>
 8005660:	b1b0      	cbz	r0, 8005690 <_svfiprintf_r+0x114>
 8005662:	9207      	str	r2, [sp, #28]
 8005664:	e014      	b.n	8005690 <_svfiprintf_r+0x114>
 8005666:	eba0 0308 	sub.w	r3, r0, r8
 800566a:	fa09 f303 	lsl.w	r3, r9, r3
 800566e:	4313      	orrs	r3, r2
 8005670:	9304      	str	r3, [sp, #16]
 8005672:	46a2      	mov	sl, r4
 8005674:	e7d2      	b.n	800561c <_svfiprintf_r+0xa0>
 8005676:	9b03      	ldr	r3, [sp, #12]
 8005678:	1d19      	adds	r1, r3, #4
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	9103      	str	r1, [sp, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	bfbb      	ittet	lt
 8005682:	425b      	neglt	r3, r3
 8005684:	f042 0202 	orrlt.w	r2, r2, #2
 8005688:	9307      	strge	r3, [sp, #28]
 800568a:	9307      	strlt	r3, [sp, #28]
 800568c:	bfb8      	it	lt
 800568e:	9204      	strlt	r2, [sp, #16]
 8005690:	7823      	ldrb	r3, [r4, #0]
 8005692:	2b2e      	cmp	r3, #46	@ 0x2e
 8005694:	d10a      	bne.n	80056ac <_svfiprintf_r+0x130>
 8005696:	7863      	ldrb	r3, [r4, #1]
 8005698:	2b2a      	cmp	r3, #42	@ 0x2a
 800569a:	d132      	bne.n	8005702 <_svfiprintf_r+0x186>
 800569c:	9b03      	ldr	r3, [sp, #12]
 800569e:	1d1a      	adds	r2, r3, #4
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	9203      	str	r2, [sp, #12]
 80056a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80056a8:	3402      	adds	r4, #2
 80056aa:	9305      	str	r3, [sp, #20]
 80056ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005770 <_svfiprintf_r+0x1f4>
 80056b0:	7821      	ldrb	r1, [r4, #0]
 80056b2:	2203      	movs	r2, #3
 80056b4:	4650      	mov	r0, sl
 80056b6:	f7fa fd9b 	bl	80001f0 <memchr>
 80056ba:	b138      	cbz	r0, 80056cc <_svfiprintf_r+0x150>
 80056bc:	9b04      	ldr	r3, [sp, #16]
 80056be:	eba0 000a 	sub.w	r0, r0, sl
 80056c2:	2240      	movs	r2, #64	@ 0x40
 80056c4:	4082      	lsls	r2, r0
 80056c6:	4313      	orrs	r3, r2
 80056c8:	3401      	adds	r4, #1
 80056ca:	9304      	str	r3, [sp, #16]
 80056cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056d0:	4824      	ldr	r0, [pc, #144]	@ (8005764 <_svfiprintf_r+0x1e8>)
 80056d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80056d6:	2206      	movs	r2, #6
 80056d8:	f7fa fd8a 	bl	80001f0 <memchr>
 80056dc:	2800      	cmp	r0, #0
 80056de:	d036      	beq.n	800574e <_svfiprintf_r+0x1d2>
 80056e0:	4b21      	ldr	r3, [pc, #132]	@ (8005768 <_svfiprintf_r+0x1ec>)
 80056e2:	bb1b      	cbnz	r3, 800572c <_svfiprintf_r+0x1b0>
 80056e4:	9b03      	ldr	r3, [sp, #12]
 80056e6:	3307      	adds	r3, #7
 80056e8:	f023 0307 	bic.w	r3, r3, #7
 80056ec:	3308      	adds	r3, #8
 80056ee:	9303      	str	r3, [sp, #12]
 80056f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056f2:	4433      	add	r3, r6
 80056f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80056f6:	e76a      	b.n	80055ce <_svfiprintf_r+0x52>
 80056f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80056fc:	460c      	mov	r4, r1
 80056fe:	2001      	movs	r0, #1
 8005700:	e7a8      	b.n	8005654 <_svfiprintf_r+0xd8>
 8005702:	2300      	movs	r3, #0
 8005704:	3401      	adds	r4, #1
 8005706:	9305      	str	r3, [sp, #20]
 8005708:	4619      	mov	r1, r3
 800570a:	f04f 0c0a 	mov.w	ip, #10
 800570e:	4620      	mov	r0, r4
 8005710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005714:	3a30      	subs	r2, #48	@ 0x30
 8005716:	2a09      	cmp	r2, #9
 8005718:	d903      	bls.n	8005722 <_svfiprintf_r+0x1a6>
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0c6      	beq.n	80056ac <_svfiprintf_r+0x130>
 800571e:	9105      	str	r1, [sp, #20]
 8005720:	e7c4      	b.n	80056ac <_svfiprintf_r+0x130>
 8005722:	fb0c 2101 	mla	r1, ip, r1, r2
 8005726:	4604      	mov	r4, r0
 8005728:	2301      	movs	r3, #1
 800572a:	e7f0      	b.n	800570e <_svfiprintf_r+0x192>
 800572c:	ab03      	add	r3, sp, #12
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	462a      	mov	r2, r5
 8005732:	4b0e      	ldr	r3, [pc, #56]	@ (800576c <_svfiprintf_r+0x1f0>)
 8005734:	a904      	add	r1, sp, #16
 8005736:	4638      	mov	r0, r7
 8005738:	f3af 8000 	nop.w
 800573c:	1c42      	adds	r2, r0, #1
 800573e:	4606      	mov	r6, r0
 8005740:	d1d6      	bne.n	80056f0 <_svfiprintf_r+0x174>
 8005742:	89ab      	ldrh	r3, [r5, #12]
 8005744:	065b      	lsls	r3, r3, #25
 8005746:	f53f af2d 	bmi.w	80055a4 <_svfiprintf_r+0x28>
 800574a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800574c:	e72c      	b.n	80055a8 <_svfiprintf_r+0x2c>
 800574e:	ab03      	add	r3, sp, #12
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	462a      	mov	r2, r5
 8005754:	4b05      	ldr	r3, [pc, #20]	@ (800576c <_svfiprintf_r+0x1f0>)
 8005756:	a904      	add	r1, sp, #16
 8005758:	4638      	mov	r0, r7
 800575a:	f000 f879 	bl	8005850 <_printf_i>
 800575e:	e7ed      	b.n	800573c <_svfiprintf_r+0x1c0>
 8005760:	08005eec 	.word	0x08005eec
 8005764:	08005ef6 	.word	0x08005ef6
 8005768:	00000000 	.word	0x00000000
 800576c:	080054c5 	.word	0x080054c5
 8005770:	08005ef2 	.word	0x08005ef2

08005774 <_printf_common>:
 8005774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005778:	4616      	mov	r6, r2
 800577a:	4698      	mov	r8, r3
 800577c:	688a      	ldr	r2, [r1, #8]
 800577e:	690b      	ldr	r3, [r1, #16]
 8005780:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005784:	4293      	cmp	r3, r2
 8005786:	bfb8      	it	lt
 8005788:	4613      	movlt	r3, r2
 800578a:	6033      	str	r3, [r6, #0]
 800578c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005790:	4607      	mov	r7, r0
 8005792:	460c      	mov	r4, r1
 8005794:	b10a      	cbz	r2, 800579a <_printf_common+0x26>
 8005796:	3301      	adds	r3, #1
 8005798:	6033      	str	r3, [r6, #0]
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	0699      	lsls	r1, r3, #26
 800579e:	bf42      	ittt	mi
 80057a0:	6833      	ldrmi	r3, [r6, #0]
 80057a2:	3302      	addmi	r3, #2
 80057a4:	6033      	strmi	r3, [r6, #0]
 80057a6:	6825      	ldr	r5, [r4, #0]
 80057a8:	f015 0506 	ands.w	r5, r5, #6
 80057ac:	d106      	bne.n	80057bc <_printf_common+0x48>
 80057ae:	f104 0a19 	add.w	sl, r4, #25
 80057b2:	68e3      	ldr	r3, [r4, #12]
 80057b4:	6832      	ldr	r2, [r6, #0]
 80057b6:	1a9b      	subs	r3, r3, r2
 80057b8:	42ab      	cmp	r3, r5
 80057ba:	dc26      	bgt.n	800580a <_printf_common+0x96>
 80057bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057c0:	6822      	ldr	r2, [r4, #0]
 80057c2:	3b00      	subs	r3, #0
 80057c4:	bf18      	it	ne
 80057c6:	2301      	movne	r3, #1
 80057c8:	0692      	lsls	r2, r2, #26
 80057ca:	d42b      	bmi.n	8005824 <_printf_common+0xb0>
 80057cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057d0:	4641      	mov	r1, r8
 80057d2:	4638      	mov	r0, r7
 80057d4:	47c8      	blx	r9
 80057d6:	3001      	adds	r0, #1
 80057d8:	d01e      	beq.n	8005818 <_printf_common+0xa4>
 80057da:	6823      	ldr	r3, [r4, #0]
 80057dc:	6922      	ldr	r2, [r4, #16]
 80057de:	f003 0306 	and.w	r3, r3, #6
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	bf02      	ittt	eq
 80057e6:	68e5      	ldreq	r5, [r4, #12]
 80057e8:	6833      	ldreq	r3, [r6, #0]
 80057ea:	1aed      	subeq	r5, r5, r3
 80057ec:	68a3      	ldr	r3, [r4, #8]
 80057ee:	bf0c      	ite	eq
 80057f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057f4:	2500      	movne	r5, #0
 80057f6:	4293      	cmp	r3, r2
 80057f8:	bfc4      	itt	gt
 80057fa:	1a9b      	subgt	r3, r3, r2
 80057fc:	18ed      	addgt	r5, r5, r3
 80057fe:	2600      	movs	r6, #0
 8005800:	341a      	adds	r4, #26
 8005802:	42b5      	cmp	r5, r6
 8005804:	d11a      	bne.n	800583c <_printf_common+0xc8>
 8005806:	2000      	movs	r0, #0
 8005808:	e008      	b.n	800581c <_printf_common+0xa8>
 800580a:	2301      	movs	r3, #1
 800580c:	4652      	mov	r2, sl
 800580e:	4641      	mov	r1, r8
 8005810:	4638      	mov	r0, r7
 8005812:	47c8      	blx	r9
 8005814:	3001      	adds	r0, #1
 8005816:	d103      	bne.n	8005820 <_printf_common+0xac>
 8005818:	f04f 30ff 	mov.w	r0, #4294967295
 800581c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005820:	3501      	adds	r5, #1
 8005822:	e7c6      	b.n	80057b2 <_printf_common+0x3e>
 8005824:	18e1      	adds	r1, r4, r3
 8005826:	1c5a      	adds	r2, r3, #1
 8005828:	2030      	movs	r0, #48	@ 0x30
 800582a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800582e:	4422      	add	r2, r4
 8005830:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005834:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005838:	3302      	adds	r3, #2
 800583a:	e7c7      	b.n	80057cc <_printf_common+0x58>
 800583c:	2301      	movs	r3, #1
 800583e:	4622      	mov	r2, r4
 8005840:	4641      	mov	r1, r8
 8005842:	4638      	mov	r0, r7
 8005844:	47c8      	blx	r9
 8005846:	3001      	adds	r0, #1
 8005848:	d0e6      	beq.n	8005818 <_printf_common+0xa4>
 800584a:	3601      	adds	r6, #1
 800584c:	e7d9      	b.n	8005802 <_printf_common+0x8e>
	...

08005850 <_printf_i>:
 8005850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005854:	7e0f      	ldrb	r7, [r1, #24]
 8005856:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005858:	2f78      	cmp	r7, #120	@ 0x78
 800585a:	4691      	mov	r9, r2
 800585c:	4680      	mov	r8, r0
 800585e:	460c      	mov	r4, r1
 8005860:	469a      	mov	sl, r3
 8005862:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005866:	d807      	bhi.n	8005878 <_printf_i+0x28>
 8005868:	2f62      	cmp	r7, #98	@ 0x62
 800586a:	d80a      	bhi.n	8005882 <_printf_i+0x32>
 800586c:	2f00      	cmp	r7, #0
 800586e:	f000 80d1 	beq.w	8005a14 <_printf_i+0x1c4>
 8005872:	2f58      	cmp	r7, #88	@ 0x58
 8005874:	f000 80b8 	beq.w	80059e8 <_printf_i+0x198>
 8005878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800587c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005880:	e03a      	b.n	80058f8 <_printf_i+0xa8>
 8005882:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005886:	2b15      	cmp	r3, #21
 8005888:	d8f6      	bhi.n	8005878 <_printf_i+0x28>
 800588a:	a101      	add	r1, pc, #4	@ (adr r1, 8005890 <_printf_i+0x40>)
 800588c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005890:	080058e9 	.word	0x080058e9
 8005894:	080058fd 	.word	0x080058fd
 8005898:	08005879 	.word	0x08005879
 800589c:	08005879 	.word	0x08005879
 80058a0:	08005879 	.word	0x08005879
 80058a4:	08005879 	.word	0x08005879
 80058a8:	080058fd 	.word	0x080058fd
 80058ac:	08005879 	.word	0x08005879
 80058b0:	08005879 	.word	0x08005879
 80058b4:	08005879 	.word	0x08005879
 80058b8:	08005879 	.word	0x08005879
 80058bc:	080059fb 	.word	0x080059fb
 80058c0:	08005927 	.word	0x08005927
 80058c4:	080059b5 	.word	0x080059b5
 80058c8:	08005879 	.word	0x08005879
 80058cc:	08005879 	.word	0x08005879
 80058d0:	08005a1d 	.word	0x08005a1d
 80058d4:	08005879 	.word	0x08005879
 80058d8:	08005927 	.word	0x08005927
 80058dc:	08005879 	.word	0x08005879
 80058e0:	08005879 	.word	0x08005879
 80058e4:	080059bd 	.word	0x080059bd
 80058e8:	6833      	ldr	r3, [r6, #0]
 80058ea:	1d1a      	adds	r2, r3, #4
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6032      	str	r2, [r6, #0]
 80058f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058f8:	2301      	movs	r3, #1
 80058fa:	e09c      	b.n	8005a36 <_printf_i+0x1e6>
 80058fc:	6833      	ldr	r3, [r6, #0]
 80058fe:	6820      	ldr	r0, [r4, #0]
 8005900:	1d19      	adds	r1, r3, #4
 8005902:	6031      	str	r1, [r6, #0]
 8005904:	0606      	lsls	r6, r0, #24
 8005906:	d501      	bpl.n	800590c <_printf_i+0xbc>
 8005908:	681d      	ldr	r5, [r3, #0]
 800590a:	e003      	b.n	8005914 <_printf_i+0xc4>
 800590c:	0645      	lsls	r5, r0, #25
 800590e:	d5fb      	bpl.n	8005908 <_printf_i+0xb8>
 8005910:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005914:	2d00      	cmp	r5, #0
 8005916:	da03      	bge.n	8005920 <_printf_i+0xd0>
 8005918:	232d      	movs	r3, #45	@ 0x2d
 800591a:	426d      	negs	r5, r5
 800591c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005920:	4858      	ldr	r0, [pc, #352]	@ (8005a84 <_printf_i+0x234>)
 8005922:	230a      	movs	r3, #10
 8005924:	e011      	b.n	800594a <_printf_i+0xfa>
 8005926:	6821      	ldr	r1, [r4, #0]
 8005928:	6833      	ldr	r3, [r6, #0]
 800592a:	0608      	lsls	r0, r1, #24
 800592c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005930:	d402      	bmi.n	8005938 <_printf_i+0xe8>
 8005932:	0649      	lsls	r1, r1, #25
 8005934:	bf48      	it	mi
 8005936:	b2ad      	uxthmi	r5, r5
 8005938:	2f6f      	cmp	r7, #111	@ 0x6f
 800593a:	4852      	ldr	r0, [pc, #328]	@ (8005a84 <_printf_i+0x234>)
 800593c:	6033      	str	r3, [r6, #0]
 800593e:	bf14      	ite	ne
 8005940:	230a      	movne	r3, #10
 8005942:	2308      	moveq	r3, #8
 8005944:	2100      	movs	r1, #0
 8005946:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800594a:	6866      	ldr	r6, [r4, #4]
 800594c:	60a6      	str	r6, [r4, #8]
 800594e:	2e00      	cmp	r6, #0
 8005950:	db05      	blt.n	800595e <_printf_i+0x10e>
 8005952:	6821      	ldr	r1, [r4, #0]
 8005954:	432e      	orrs	r6, r5
 8005956:	f021 0104 	bic.w	r1, r1, #4
 800595a:	6021      	str	r1, [r4, #0]
 800595c:	d04b      	beq.n	80059f6 <_printf_i+0x1a6>
 800595e:	4616      	mov	r6, r2
 8005960:	fbb5 f1f3 	udiv	r1, r5, r3
 8005964:	fb03 5711 	mls	r7, r3, r1, r5
 8005968:	5dc7      	ldrb	r7, [r0, r7]
 800596a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800596e:	462f      	mov	r7, r5
 8005970:	42bb      	cmp	r3, r7
 8005972:	460d      	mov	r5, r1
 8005974:	d9f4      	bls.n	8005960 <_printf_i+0x110>
 8005976:	2b08      	cmp	r3, #8
 8005978:	d10b      	bne.n	8005992 <_printf_i+0x142>
 800597a:	6823      	ldr	r3, [r4, #0]
 800597c:	07df      	lsls	r7, r3, #31
 800597e:	d508      	bpl.n	8005992 <_printf_i+0x142>
 8005980:	6923      	ldr	r3, [r4, #16]
 8005982:	6861      	ldr	r1, [r4, #4]
 8005984:	4299      	cmp	r1, r3
 8005986:	bfde      	ittt	le
 8005988:	2330      	movle	r3, #48	@ 0x30
 800598a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800598e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005992:	1b92      	subs	r2, r2, r6
 8005994:	6122      	str	r2, [r4, #16]
 8005996:	f8cd a000 	str.w	sl, [sp]
 800599a:	464b      	mov	r3, r9
 800599c:	aa03      	add	r2, sp, #12
 800599e:	4621      	mov	r1, r4
 80059a0:	4640      	mov	r0, r8
 80059a2:	f7ff fee7 	bl	8005774 <_printf_common>
 80059a6:	3001      	adds	r0, #1
 80059a8:	d14a      	bne.n	8005a40 <_printf_i+0x1f0>
 80059aa:	f04f 30ff 	mov.w	r0, #4294967295
 80059ae:	b004      	add	sp, #16
 80059b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b4:	6823      	ldr	r3, [r4, #0]
 80059b6:	f043 0320 	orr.w	r3, r3, #32
 80059ba:	6023      	str	r3, [r4, #0]
 80059bc:	4832      	ldr	r0, [pc, #200]	@ (8005a88 <_printf_i+0x238>)
 80059be:	2778      	movs	r7, #120	@ 0x78
 80059c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	6831      	ldr	r1, [r6, #0]
 80059c8:	061f      	lsls	r7, r3, #24
 80059ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80059ce:	d402      	bmi.n	80059d6 <_printf_i+0x186>
 80059d0:	065f      	lsls	r7, r3, #25
 80059d2:	bf48      	it	mi
 80059d4:	b2ad      	uxthmi	r5, r5
 80059d6:	6031      	str	r1, [r6, #0]
 80059d8:	07d9      	lsls	r1, r3, #31
 80059da:	bf44      	itt	mi
 80059dc:	f043 0320 	orrmi.w	r3, r3, #32
 80059e0:	6023      	strmi	r3, [r4, #0]
 80059e2:	b11d      	cbz	r5, 80059ec <_printf_i+0x19c>
 80059e4:	2310      	movs	r3, #16
 80059e6:	e7ad      	b.n	8005944 <_printf_i+0xf4>
 80059e8:	4826      	ldr	r0, [pc, #152]	@ (8005a84 <_printf_i+0x234>)
 80059ea:	e7e9      	b.n	80059c0 <_printf_i+0x170>
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	f023 0320 	bic.w	r3, r3, #32
 80059f2:	6023      	str	r3, [r4, #0]
 80059f4:	e7f6      	b.n	80059e4 <_printf_i+0x194>
 80059f6:	4616      	mov	r6, r2
 80059f8:	e7bd      	b.n	8005976 <_printf_i+0x126>
 80059fa:	6833      	ldr	r3, [r6, #0]
 80059fc:	6825      	ldr	r5, [r4, #0]
 80059fe:	6961      	ldr	r1, [r4, #20]
 8005a00:	1d18      	adds	r0, r3, #4
 8005a02:	6030      	str	r0, [r6, #0]
 8005a04:	062e      	lsls	r6, r5, #24
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	d501      	bpl.n	8005a0e <_printf_i+0x1be>
 8005a0a:	6019      	str	r1, [r3, #0]
 8005a0c:	e002      	b.n	8005a14 <_printf_i+0x1c4>
 8005a0e:	0668      	lsls	r0, r5, #25
 8005a10:	d5fb      	bpl.n	8005a0a <_printf_i+0x1ba>
 8005a12:	8019      	strh	r1, [r3, #0]
 8005a14:	2300      	movs	r3, #0
 8005a16:	6123      	str	r3, [r4, #16]
 8005a18:	4616      	mov	r6, r2
 8005a1a:	e7bc      	b.n	8005996 <_printf_i+0x146>
 8005a1c:	6833      	ldr	r3, [r6, #0]
 8005a1e:	1d1a      	adds	r2, r3, #4
 8005a20:	6032      	str	r2, [r6, #0]
 8005a22:	681e      	ldr	r6, [r3, #0]
 8005a24:	6862      	ldr	r2, [r4, #4]
 8005a26:	2100      	movs	r1, #0
 8005a28:	4630      	mov	r0, r6
 8005a2a:	f7fa fbe1 	bl	80001f0 <memchr>
 8005a2e:	b108      	cbz	r0, 8005a34 <_printf_i+0x1e4>
 8005a30:	1b80      	subs	r0, r0, r6
 8005a32:	6060      	str	r0, [r4, #4]
 8005a34:	6863      	ldr	r3, [r4, #4]
 8005a36:	6123      	str	r3, [r4, #16]
 8005a38:	2300      	movs	r3, #0
 8005a3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a3e:	e7aa      	b.n	8005996 <_printf_i+0x146>
 8005a40:	6923      	ldr	r3, [r4, #16]
 8005a42:	4632      	mov	r2, r6
 8005a44:	4649      	mov	r1, r9
 8005a46:	4640      	mov	r0, r8
 8005a48:	47d0      	blx	sl
 8005a4a:	3001      	adds	r0, #1
 8005a4c:	d0ad      	beq.n	80059aa <_printf_i+0x15a>
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	079b      	lsls	r3, r3, #30
 8005a52:	d413      	bmi.n	8005a7c <_printf_i+0x22c>
 8005a54:	68e0      	ldr	r0, [r4, #12]
 8005a56:	9b03      	ldr	r3, [sp, #12]
 8005a58:	4298      	cmp	r0, r3
 8005a5a:	bfb8      	it	lt
 8005a5c:	4618      	movlt	r0, r3
 8005a5e:	e7a6      	b.n	80059ae <_printf_i+0x15e>
 8005a60:	2301      	movs	r3, #1
 8005a62:	4632      	mov	r2, r6
 8005a64:	4649      	mov	r1, r9
 8005a66:	4640      	mov	r0, r8
 8005a68:	47d0      	blx	sl
 8005a6a:	3001      	adds	r0, #1
 8005a6c:	d09d      	beq.n	80059aa <_printf_i+0x15a>
 8005a6e:	3501      	adds	r5, #1
 8005a70:	68e3      	ldr	r3, [r4, #12]
 8005a72:	9903      	ldr	r1, [sp, #12]
 8005a74:	1a5b      	subs	r3, r3, r1
 8005a76:	42ab      	cmp	r3, r5
 8005a78:	dcf2      	bgt.n	8005a60 <_printf_i+0x210>
 8005a7a:	e7eb      	b.n	8005a54 <_printf_i+0x204>
 8005a7c:	2500      	movs	r5, #0
 8005a7e:	f104 0619 	add.w	r6, r4, #25
 8005a82:	e7f5      	b.n	8005a70 <_printf_i+0x220>
 8005a84:	08005efd 	.word	0x08005efd
 8005a88:	08005f0e 	.word	0x08005f0e

08005a8c <memmove>:
 8005a8c:	4288      	cmp	r0, r1
 8005a8e:	b510      	push	{r4, lr}
 8005a90:	eb01 0402 	add.w	r4, r1, r2
 8005a94:	d902      	bls.n	8005a9c <memmove+0x10>
 8005a96:	4284      	cmp	r4, r0
 8005a98:	4623      	mov	r3, r4
 8005a9a:	d807      	bhi.n	8005aac <memmove+0x20>
 8005a9c:	1e43      	subs	r3, r0, #1
 8005a9e:	42a1      	cmp	r1, r4
 8005aa0:	d008      	beq.n	8005ab4 <memmove+0x28>
 8005aa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005aa6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005aaa:	e7f8      	b.n	8005a9e <memmove+0x12>
 8005aac:	4402      	add	r2, r0
 8005aae:	4601      	mov	r1, r0
 8005ab0:	428a      	cmp	r2, r1
 8005ab2:	d100      	bne.n	8005ab6 <memmove+0x2a>
 8005ab4:	bd10      	pop	{r4, pc}
 8005ab6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005aba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005abe:	e7f7      	b.n	8005ab0 <memmove+0x24>

08005ac0 <_realloc_r>:
 8005ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac4:	4607      	mov	r7, r0
 8005ac6:	4614      	mov	r4, r2
 8005ac8:	460d      	mov	r5, r1
 8005aca:	b921      	cbnz	r1, 8005ad6 <_realloc_r+0x16>
 8005acc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	f7ff bb67 	b.w	80051a4 <_malloc_r>
 8005ad6:	b92a      	cbnz	r2, 8005ae4 <_realloc_r+0x24>
 8005ad8:	f7ff fcaa 	bl	8005430 <_free_r>
 8005adc:	4625      	mov	r5, r4
 8005ade:	4628      	mov	r0, r5
 8005ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ae4:	f000 f81a 	bl	8005b1c <_malloc_usable_size_r>
 8005ae8:	4284      	cmp	r4, r0
 8005aea:	4606      	mov	r6, r0
 8005aec:	d802      	bhi.n	8005af4 <_realloc_r+0x34>
 8005aee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005af2:	d8f4      	bhi.n	8005ade <_realloc_r+0x1e>
 8005af4:	4621      	mov	r1, r4
 8005af6:	4638      	mov	r0, r7
 8005af8:	f7ff fb54 	bl	80051a4 <_malloc_r>
 8005afc:	4680      	mov	r8, r0
 8005afe:	b908      	cbnz	r0, 8005b04 <_realloc_r+0x44>
 8005b00:	4645      	mov	r5, r8
 8005b02:	e7ec      	b.n	8005ade <_realloc_r+0x1e>
 8005b04:	42b4      	cmp	r4, r6
 8005b06:	4622      	mov	r2, r4
 8005b08:	4629      	mov	r1, r5
 8005b0a:	bf28      	it	cs
 8005b0c:	4632      	movcs	r2, r6
 8005b0e:	f7ff fc81 	bl	8005414 <memcpy>
 8005b12:	4629      	mov	r1, r5
 8005b14:	4638      	mov	r0, r7
 8005b16:	f7ff fc8b 	bl	8005430 <_free_r>
 8005b1a:	e7f1      	b.n	8005b00 <_realloc_r+0x40>

08005b1c <_malloc_usable_size_r>:
 8005b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b20:	1f18      	subs	r0, r3, #4
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	bfbc      	itt	lt
 8005b26:	580b      	ldrlt	r3, [r1, r0]
 8005b28:	18c0      	addlt	r0, r0, r3
 8005b2a:	4770      	bx	lr

08005b2c <_init>:
 8005b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b2e:	bf00      	nop
 8005b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b32:	bc08      	pop	{r3}
 8005b34:	469e      	mov	lr, r3
 8005b36:	4770      	bx	lr

08005b38 <_fini>:
 8005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3a:	bf00      	nop
 8005b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b3e:	bc08      	pop	{r3}
 8005b40:	469e      	mov	lr, r3
 8005b42:	4770      	bx	lr
