Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Software/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b830f96eb8ec42bb98759aca2d8431f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_tb_func_synth xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.DSP_module
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_width
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_top
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_v8_3_6_synth
Compiling module xil_defaultlib.ila_spi_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_trace_mem...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut6__pa...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut7
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut7_50
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut6
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut4_57
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut5_58
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut6_59
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match_nodel...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_cap_sampl...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut4
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut5
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_cfglut5_51
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match_nodel...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match_nodel...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_cap_windo...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_cap_addrg...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_cap_ctrl_...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_xsdbs
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_48
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_47
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_46
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_45
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_44
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_42
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stat_41
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_39
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_38
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_37
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl_36
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stat_35
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stat_34
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stat_49
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stat_33
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg__parame...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_p2s__pa...
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_ctl
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stream
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stat
Compiling module xil_defaultlib.ila_spi_xsdbs_v1_0_2_reg_stream_...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_register
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_rising_edge...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_async_edge_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_async_edge_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_async_edge_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_async_edge_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_rising_edge...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_reset_ctr...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA_s...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_all_typeA__...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_allx_typeA_...
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_match__para...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_trig_matc...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_trigger
Compiling module xil_defaultlib.ila_spi_ltlib_v1_0_0_generic_mem...
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila_core
Compiling module xil_defaultlib.ila_spi_ila_v6_2_5_ila
Compiling module xil_defaultlib.ila_spi
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.PINGPONG_RAM__xdcDup__1
Compiling module xil_defaultlib.PINGPONG_RAM
Compiling module xil_defaultlib.SPI_slave
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
WARNING: [XSIM 43-3373] "E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.srcs/sim_1/new/top_tb.v" Line 80. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.srcs/sim_1/new/top_tb.v" Line 96. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.srcs/sim_1/new/top_tb.v" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_func_synth
