// Seed: 3365014469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  ;
  assign id_5[1+1] = 1;
  logic id_6;
  always @(id_6 or posedge -1) id_6 = #id_7 id_6;
  assign id_5 = id_1;
  wire  id_8;
  logic id_9 = -1'h0;
endmodule
module module_1 (
    input tri0 id_0
    , id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
endmodule
