
f051bldc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080048b0  080048b0  000148b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080048fc  080048fc  000148fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004900  08004900  00014900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000098  20000000  08004904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000414  20000098  0800499c  00020098  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200004ac  0800499c  000204ac  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001772d  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c23  00000000  00000000  000377ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000cfce  00000000  00000000  0003a410  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000938  00000000  00000000  000473e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002018  00000000  00000000  00047d18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006c86  00000000  00000000  00049d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003780  00000000  00000000  000509b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00054136  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001b0c  00000000  00000000  000541b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000098 	.word	0x20000098
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004898 	.word	0x08004898

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000009c 	.word	0x2000009c
 8000104:	08004898 	.word	0x08004898

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f4:	b510      	push	{r4, lr}
 80003f6:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80003f8:	f001 f8e4 	bl	80015c4 <HAL_RCC_GetHCLKFreq>
 80003fc:	21fa      	movs	r1, #250	; 0xfa
 80003fe:	0089      	lsls	r1, r1, #2
 8000400:	f7ff fe82 	bl	8000108 <__udivsi3>
 8000404:	f000 fbc4 	bl	8000b90 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000408:	2001      	movs	r0, #1
 800040a:	2200      	movs	r2, #0
 800040c:	0021      	movs	r1, r4
 800040e:	4240      	negs	r0, r0
 8000410:	f000 fb80 	bl	8000b14 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000414:	2000      	movs	r0, #0
 8000416:	bd10      	pop	{r4, pc}

08000418 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000418:	2110      	movs	r1, #16
 800041a:	4a06      	ldr	r2, [pc, #24]	; (8000434 <HAL_Init+0x1c>)
{
 800041c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800041e:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000420:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000422:	430b      	orrs	r3, r1
 8000424:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000426:	f7ff ffe5 	bl	80003f4 <HAL_InitTick>
  HAL_MspInit();
 800042a:	f004 f83f 	bl	80044ac <HAL_MspInit>
}
 800042e:	2000      	movs	r0, #0
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	40022000 	.word	0x40022000

08000438 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000438:	4a02      	ldr	r2, [pc, #8]	; (8000444 <HAL_IncTick+0xc>)
 800043a:	6813      	ldr	r3, [r2, #0]
 800043c:	3301      	adds	r3, #1
 800043e:	6013      	str	r3, [r2, #0]
}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	20000188 	.word	0x20000188

08000448 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000448:	4b01      	ldr	r3, [pc, #4]	; (8000450 <HAL_GetTick+0x8>)
 800044a:	6818      	ldr	r0, [r3, #0]
}
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	20000188 	.word	0x20000188

08000454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000454:	b530      	push	{r4, r5, lr}
 8000456:	b083      	sub	sp, #12
 8000458:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800045a:	f7ff fff5 	bl	8000448 <HAL_GetTick>
  uint32_t wait = Delay;
 800045e:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000460:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8000462:	1c63      	adds	r3, r4, #1
 8000464:	1e5a      	subs	r2, r3, #1
 8000466:	4193      	sbcs	r3, r2
 8000468:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800046a:	f7ff ffed 	bl	8000448 <HAL_GetTick>
 800046e:	1b40      	subs	r0, r0, r5
 8000470:	42a0      	cmp	r0, r4
 8000472:	d3fa      	bcc.n	800046a <HAL_Delay+0x16>
  {
  }
}
 8000474:	b003      	add	sp, #12
 8000476:	bd30      	pop	{r4, r5, pc}

08000478 <ADC_Enable>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000478:	2300      	movs	r3, #0
{
 800047a:	b570      	push	{r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800047c:	6802      	ldr	r2, [r0, #0]
{
 800047e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8000480:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000482:	6891      	ldr	r1, [r2, #8]
 8000484:	3303      	adds	r3, #3
{
 8000486:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000488:	400b      	ands	r3, r1
 800048a:	2b01      	cmp	r3, #1
 800048c:	d031      	beq.n	80004f2 <ADC_Enable+0x7a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800048e:	6891      	ldr	r1, [r2, #8]
 8000490:	4b20      	ldr	r3, [pc, #128]	; (8000514 <ADC_Enable+0x9c>)
 8000492:	4219      	tst	r1, r3
 8000494:	d122      	bne.n	80004dc <ADC_Enable+0x64>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000496:	2101      	movs	r1, #1
 8000498:	6893      	ldr	r3, [r2, #8]
 800049a:	430b      	orrs	r3, r1
 800049c:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800049e:	4b1e      	ldr	r3, [pc, #120]	; (8000518 <ADC_Enable+0xa0>)
 80004a0:	491e      	ldr	r1, [pc, #120]	; (800051c <ADC_Enable+0xa4>)
 80004a2:	6818      	ldr	r0, [r3, #0]
 80004a4:	f7ff fe30 	bl	8000108 <__udivsi3>
 80004a8:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80004aa:	9b01      	ldr	r3, [sp, #4]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d005      	beq.n	80004bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80004b0:	9b01      	ldr	r3, [sp, #4]
 80004b2:	3b01      	subs	r3, #1
 80004b4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80004b6:	9b01      	ldr	r3, [sp, #4]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d1f9      	bne.n	80004b0 <ADC_Enable+0x38>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80004bc:	f7ff ffc4 	bl	8000448 <HAL_GetTick>
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80004c0:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 80004c2:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80004c4:	e004      	b.n	80004d0 <ADC_Enable+0x58>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80004c6:	f7ff ffbf 	bl	8000448 <HAL_GetTick>
 80004ca:	1b80      	subs	r0, r0, r6
 80004cc:	2802      	cmp	r0, #2
 80004ce:	d818      	bhi.n	8000502 <ADC_Enable+0x8a>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80004d0:	6823      	ldr	r3, [r4, #0]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	421d      	tst	r5, r3
 80004d6:	d0f6      	beq.n	80004c6 <ADC_Enable+0x4e>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80004d8:	2000      	movs	r0, #0
 80004da:	e008      	b.n	80004ee <ADC_Enable+0x76>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004dc:	2210      	movs	r2, #16
      return HAL_ERROR;
 80004de:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80004e2:	4313      	orrs	r3, r2
 80004e4:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004e6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80004e8:	3a0f      	subs	r2, #15
 80004ea:	4313      	orrs	r3, r2
 80004ec:	64a3      	str	r3, [r4, #72]	; 0x48
}
 80004ee:	b002      	add	sp, #8
 80004f0:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80004f2:	6811      	ldr	r1, [r2, #0]
 80004f4:	420b      	tst	r3, r1
 80004f6:	d1ef      	bne.n	80004d8 <ADC_Enable+0x60>
 80004f8:	68d3      	ldr	r3, [r2, #12]
 80004fa:	041b      	lsls	r3, r3, #16
 80004fc:	d5c7      	bpl.n	800048e <ADC_Enable+0x16>
  return HAL_OK;
 80004fe:	2000      	movs	r0, #0
 8000500:	e7f5      	b.n	80004ee <ADC_Enable+0x76>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000502:	2210      	movs	r2, #16
 8000504:	6c63      	ldr	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 8000506:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000508:	4313      	orrs	r3, r2
 800050a:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800050c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800050e:	431d      	orrs	r5, r3
 8000510:	64a5      	str	r5, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000512:	e7ec      	b.n	80004ee <ADC_Enable+0x76>
 8000514:	80000017 	.word	0x80000017
 8000518:	20000094 	.word	0x20000094
 800051c:	000f4240 	.word	0x000f4240

08000520 <HAL_ADC_Init>:
{
 8000520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000522:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8000524:	d100      	bne.n	8000528 <HAL_ADC_Init+0x8>
 8000526:	e080      	b.n	800062a <HAL_ADC_Init+0x10a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000528:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800052a:	2b00      	cmp	r3, #0
 800052c:	d067      	beq.n	80005fe <HAL_ADC_Init+0xde>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800052e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000530:	06db      	lsls	r3, r3, #27
 8000532:	d45e      	bmi.n	80005f2 <HAL_ADC_Init+0xd2>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000534:	2004      	movs	r0, #4
 8000536:	6823      	ldr	r3, [r4, #0]
 8000538:	689a      	ldr	r2, [r3, #8]
 800053a:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 800053c:	d159      	bne.n	80005f2 <HAL_ADC_Init+0xd2>
    ADC_STATE_CLR_SET(hadc->State,
 800053e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000540:	4948      	ldr	r1, [pc, #288]	; (8000664 <HAL_ADC_Init+0x144>)
 8000542:	400a      	ands	r2, r1
 8000544:	3106      	adds	r1, #6
 8000546:	31ff      	adds	r1, #255	; 0xff
 8000548:	430a      	orrs	r2, r1
 800054a:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 800054c:	2203      	movs	r2, #3
 800054e:	6899      	ldr	r1, [r3, #8]
 8000550:	400a      	ands	r2, r1
 8000552:	2a01      	cmp	r2, #1
 8000554:	d059      	beq.n	800060a <HAL_ADC_Init+0xea>
      MODIFY_REG(hadc->Instance->CFGR1,
 8000556:	2118      	movs	r1, #24
 8000558:	68da      	ldr	r2, [r3, #12]
 800055a:	438a      	bics	r2, r1
 800055c:	68a1      	ldr	r1, [r4, #8]
 800055e:	430a      	orrs	r2, r1
 8000560:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000562:	691a      	ldr	r2, [r3, #16]
 8000564:	6861      	ldr	r1, [r4, #4]
 8000566:	0092      	lsls	r2, r2, #2
 8000568:	0892      	lsrs	r2, r2, #2
 800056a:	430a      	orrs	r2, r1
 800056c:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800056e:	68da      	ldr	r2, [r3, #12]
 8000570:	493d      	ldr	r1, [pc, #244]	; (8000668 <HAL_ADC_Init+0x148>)
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000572:	6a26      	ldr	r6, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000574:	400a      	ands	r2, r1
 8000576:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000578:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800057a:	0377      	lsls	r7, r6, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800057c:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800057e:	69e2      	ldr	r2, [r4, #28]
 8000580:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000582:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000584:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000586:	3a01      	subs	r2, #1
 8000588:	1e55      	subs	r5, r2, #1
 800058a:	41aa      	sbcs	r2, r5
 800058c:	0315      	lsls	r5, r2, #12
 800058e:	68e2      	ldr	r2, [r4, #12]
 8000590:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000592:	6922      	ldr	r2, [r4, #16]
 8000594:	4339      	orrs	r1, r7
 8000596:	2a02      	cmp	r2, #2
 8000598:	d059      	beq.n	800064e <HAL_ADC_Init+0x12e>
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 800059a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800059c:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 800059e:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80005a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80005a2:	432a      	orrs	r2, r5
 80005a4:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80005a6:	2901      	cmp	r1, #1
 80005a8:	d04b      	beq.n	8000642 <HAL_ADC_Init+0x122>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80005aa:	20c2      	movs	r0, #194	; 0xc2
 80005ac:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80005ae:	30ff      	adds	r0, #255	; 0xff
 80005b0:	4281      	cmp	r1, r0
 80005b2:	d002      	beq.n	80005ba <HAL_ADC_Init+0x9a>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80005b4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80005b6:	4301      	orrs	r1, r0
 80005b8:	430a      	orrs	r2, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80005ba:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80005bc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80005be:	4311      	orrs	r1, r2
 80005c0:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80005c2:	2180      	movs	r1, #128	; 0x80
 80005c4:	0549      	lsls	r1, r1, #21
 80005c6:	428d      	cmp	r5, r1
 80005c8:	d026      	beq.n	8000618 <HAL_ADC_Init+0xf8>
 80005ca:	1e69      	subs	r1, r5, #1
 80005cc:	2906      	cmp	r1, #6
 80005ce:	d923      	bls.n	8000618 <HAL_ADC_Init+0xf8>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	4926      	ldr	r1, [pc, #152]	; (800066c <HAL_ADC_Init+0x14c>)
 80005d4:	400b      	ands	r3, r1
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d029      	beq.n	800062e <HAL_ADC_Init+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 80005da:	2212      	movs	r2, #18
 80005dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 80005de:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 80005e0:	4393      	bics	r3, r2
 80005e2:	3a02      	subs	r2, #2
 80005e4:	4313      	orrs	r3, r2
 80005e6:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005e8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80005ea:	3a0f      	subs	r2, #15
 80005ec:	4313      	orrs	r3, r2
 80005ee:	64a3      	str	r3, [r4, #72]	; 0x48
 80005f0:	e004      	b.n	80005fc <HAL_ADC_Init+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005f2:	2210      	movs	r2, #16
    tmp_hal_status = HAL_ERROR;
 80005f4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80005f8:	4313      	orrs	r3, r2
 80005fa:	6463      	str	r3, [r4, #68]	; 0x44
}
 80005fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 80005fe:	2240      	movs	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 8000600:	6483      	str	r3, [r0, #72]	; 0x48
    hadc->Lock = HAL_UNLOCKED;
 8000602:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8000604:	f003 ff74 	bl	80044f0 <HAL_ADC_MspInit>
 8000608:	e791      	b.n	800052e <HAL_ADC_Init+0xe>
    if (ADC_IS_ENABLE(hadc) == RESET)
 800060a:	6819      	ldr	r1, [r3, #0]
 800060c:	420a      	tst	r2, r1
 800060e:	d1ae      	bne.n	800056e <HAL_ADC_Init+0x4e>
 8000610:	68da      	ldr	r2, [r3, #12]
 8000612:	0412      	lsls	r2, r2, #16
 8000614:	d59f      	bpl.n	8000556 <HAL_ADC_Init+0x36>
 8000616:	e7aa      	b.n	800056e <HAL_ADC_Init+0x4e>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000618:	2107      	movs	r1, #7
 800061a:	6958      	ldr	r0, [r3, #20]
 800061c:	4388      	bics	r0, r1
 800061e:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000620:	6958      	ldr	r0, [r3, #20]
 8000622:	4029      	ands	r1, r5
 8000624:	4301      	orrs	r1, r0
 8000626:	6159      	str	r1, [r3, #20]
 8000628:	e7d2      	b.n	80005d0 <HAL_ADC_Init+0xb0>
    return HAL_ERROR;
 800062a:	2001      	movs	r0, #1
 800062c:	e7e6      	b.n	80005fc <HAL_ADC_Init+0xdc>
      ADC_CLEAR_ERRORCODE(hadc);
 800062e:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8000630:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8000632:	64a3      	str	r3, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 8000634:	6c63      	ldr	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000636:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8000638:	4393      	bics	r3, r2
 800063a:	3a02      	subs	r2, #2
 800063c:	4313      	orrs	r3, r2
 800063e:	6463      	str	r3, [r4, #68]	; 0x44
 8000640:	e7dc      	b.n	80005fc <HAL_ADC_Init+0xdc>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000642:	2e00      	cmp	r6, #0
 8000644:	d105      	bne.n	8000652 <HAL_ADC_Init+0x132>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000646:	2180      	movs	r1, #128	; 0x80
 8000648:	0249      	lsls	r1, r1, #9
 800064a:	430a      	orrs	r2, r1
 800064c:	e7ad      	b.n	80005aa <HAL_ADC_Init+0x8a>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 800064e:	2004      	movs	r0, #4
 8000650:	e7a3      	b.n	800059a <HAL_ADC_Init+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000652:	2520      	movs	r5, #32
 8000654:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8000656:	4328      	orrs	r0, r5
 8000658:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800065a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800065c:	4301      	orrs	r1, r0
 800065e:	64a1      	str	r1, [r4, #72]	; 0x48
 8000660:	e7a3      	b.n	80005aa <HAL_ADC_Init+0x8a>
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	fffffefd 	.word	0xfffffefd
 8000668:	fffe0219 	.word	0xfffe0219
 800066c:	833fffe7 	.word	0x833fffe7

08000670 <HAL_ADC_Start_DMA>:
{
 8000670:	b570      	push	{r4, r5, r6, lr}
 8000672:	000d      	movs	r5, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000674:	6801      	ldr	r1, [r0, #0]
{
 8000676:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000678:	688b      	ldr	r3, [r1, #8]
{
 800067a:	0016      	movs	r6, r2
    tmp_hal_status = HAL_BUSY;
 800067c:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800067e:	075b      	lsls	r3, r3, #29
 8000680:	d500      	bpl.n	8000684 <HAL_ADC_Start_DMA+0x14>
}
 8000682:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8000684:	2340      	movs	r3, #64	; 0x40
 8000686:	5ce2      	ldrb	r2, [r4, r3]
 8000688:	2a01      	cmp	r2, #1
 800068a:	d0fa      	beq.n	8000682 <HAL_ADC_Start_DMA+0x12>
 800068c:	2201      	movs	r2, #1
 800068e:	54e2      	strb	r2, [r4, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000690:	69e3      	ldr	r3, [r4, #28]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d127      	bne.n	80006e6 <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 8000696:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000698:	4a16      	ldr	r2, [pc, #88]	; (80006f4 <HAL_ADC_Start_DMA+0x84>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800069a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 800069c:	401a      	ands	r2, r3
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	4313      	orrs	r3, r2
 80006a4:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 80006a6:	2240      	movs	r2, #64	; 0x40
      ADC_CLEAR_ERRORCODE(hadc);
 80006a8:	2300      	movs	r3, #0
 80006aa:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80006ac:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80006ae:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80006b0:	3a30      	subs	r2, #48	; 0x30
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80006b2:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <HAL_ADC_Start_DMA+0x8c>)
 80006b6:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <HAL_ADC_Start_DMA+0x90>)
 80006ba:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80006bc:	231c      	movs	r3, #28
 80006be:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80006c0:	684b      	ldr	r3, [r1, #4]
 80006c2:	4313      	orrs	r3, r2
 80006c4:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80006c6:	68cb      	ldr	r3, [r1, #12]
 80006c8:	3a0f      	subs	r2, #15
 80006ca:	4313      	orrs	r3, r2
 80006cc:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80006ce:	002a      	movs	r2, r5
 80006d0:	3140      	adds	r1, #64	; 0x40
 80006d2:	0033      	movs	r3, r6
 80006d4:	f000 fac4 	bl	8000c60 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80006d8:	2104      	movs	r1, #4
 80006da:	6822      	ldr	r2, [r4, #0]
 80006dc:	2000      	movs	r0, #0
 80006de:	6893      	ldr	r3, [r2, #8]
 80006e0:	430b      	orrs	r3, r1
 80006e2:	6093      	str	r3, [r2, #8]
 80006e4:	e7cd      	b.n	8000682 <HAL_ADC_Start_DMA+0x12>
      tmp_hal_status = ADC_Enable(hadc);
 80006e6:	0020      	movs	r0, r4
 80006e8:	f7ff fec6 	bl	8000478 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80006ec:	2800      	cmp	r0, #0
 80006ee:	d1c8      	bne.n	8000682 <HAL_ADC_Start_DMA+0x12>
 80006f0:	6821      	ldr	r1, [r4, #0]
 80006f2:	e7d0      	b.n	8000696 <HAL_ADC_Start_DMA+0x26>
 80006f4:	fffff0fe 	.word	0xfffff0fe
 80006f8:	08000705 	.word	0x08000705
 80006fc:	08000779 	.word	0x08000779
 8000700:	0800078d 	.word	0x0800078d

08000704 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000704:	2150      	movs	r1, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000706:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000708:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800070a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800070c:	4211      	tst	r1, r2
 800070e:	d122      	bne.n	8000756 <ADC_DMAConvCplt+0x52>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000710:	2280      	movs	r2, #128	; 0x80
 8000712:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000714:	0092      	lsls	r2, r2, #2
 8000716:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000718:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800071a:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	0109      	lsls	r1, r1, #4
 8000720:	68d0      	ldr	r0, [r2, #12]
 8000722:	4208      	tst	r0, r1
 8000724:	d113      	bne.n	800074e <ADC_DMAConvCplt+0x4a>
 8000726:	6a19      	ldr	r1, [r3, #32]
 8000728:	2900      	cmp	r1, #0
 800072a:	d110      	bne.n	800074e <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800072c:	6811      	ldr	r1, [r2, #0]
 800072e:	0709      	lsls	r1, r1, #28
 8000730:	d50d      	bpl.n	800074e <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000732:	6891      	ldr	r1, [r2, #8]
 8000734:	0749      	lsls	r1, r1, #29
 8000736:	d412      	bmi.n	800075e <ADC_DMAConvCplt+0x5a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000738:	200c      	movs	r0, #12
 800073a:	6851      	ldr	r1, [r2, #4]
 800073c:	4381      	bics	r1, r0
 800073e:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000742:	490b      	ldr	r1, [pc, #44]	; (8000770 <ADC_DMAConvCplt+0x6c>)
 8000744:	400a      	ands	r2, r1
 8000746:	3104      	adds	r1, #4
 8000748:	31ff      	adds	r1, #255	; 0xff
 800074a:	430a      	orrs	r2, r1
 800074c:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800074e:	0018      	movs	r0, r3
 8000750:	f002 fd6e 	bl	8003230 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8000754:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4798      	blx	r3
}
 800075c:	e7fa      	b.n	8000754 <ADC_DMAConvCplt+0x50>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800075e:	2120      	movs	r1, #32
 8000760:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000762:	430a      	orrs	r2, r1
 8000764:	645a      	str	r2, [r3, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000766:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000768:	391f      	subs	r1, #31
 800076a:	430a      	orrs	r2, r1
 800076c:	649a      	str	r2, [r3, #72]	; 0x48
 800076e:	e7ee      	b.n	800074e <ADC_DMAConvCplt+0x4a>
 8000770:	fffffefe 	.word	0xfffffefe

08000774 <HAL_ADC_ConvHalfCpltCallback>:
 8000774:	4770      	bx	lr
 8000776:	46c0      	nop			; (mov r8, r8)

08000778 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000778:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800077a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800077c:	f7ff fffa 	bl	8000774 <HAL_ADC_ConvHalfCpltCallback>
}
 8000780:	bd10      	pop	{r4, pc}
 8000782:	46c0      	nop			; (mov r8, r8)

08000784 <HAL_ADC_LevelOutOfWindowCallback>:
 8000784:	4770      	bx	lr
 8000786:	46c0      	nop			; (mov r8, r8)

08000788 <HAL_ADC_ErrorCallback>:
}
 8000788:	4770      	bx	lr
 800078a:	46c0      	nop			; (mov r8, r8)

0800078c <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800078c:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800078e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000790:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000792:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000794:	4313      	orrs	r3, r2
 8000796:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000798:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800079a:	3a3c      	subs	r2, #60	; 0x3c
 800079c:	4313      	orrs	r3, r2
 800079e:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80007a0:	f7ff fff2 	bl	8000788 <HAL_ADC_ErrorCallback>
}
 80007a4:	bd10      	pop	{r4, pc}
 80007a6:	46c0      	nop			; (mov r8, r8)

080007a8 <HAL_ADC_IRQHandler>:
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80007a8:	2204      	movs	r2, #4
 80007aa:	6803      	ldr	r3, [r0, #0]
{
 80007ac:	b570      	push	{r4, r5, r6, lr}
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80007ae:	6819      	ldr	r1, [r3, #0]
{
 80007b0:	0004      	movs	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80007b2:	420a      	tst	r2, r1
 80007b4:	d04a      	beq.n	800084c <HAL_ADC_IRQHandler+0xa4>
 80007b6:	6859      	ldr	r1, [r3, #4]
 80007b8:	420a      	tst	r2, r1
 80007ba:	d047      	beq.n	800084c <HAL_ADC_IRQHandler+0xa4>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80007bc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80007be:	06d2      	lsls	r2, r2, #27
 80007c0:	d404      	bmi.n	80007cc <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80007c2:	2280      	movs	r2, #128	; 0x80
 80007c4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80007c6:	0092      	lsls	r2, r2, #2
 80007c8:	430a      	orrs	r2, r1
 80007ca:	6462      	str	r2, [r4, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80007cc:	22c0      	movs	r2, #192	; 0xc0
 80007ce:	68d9      	ldr	r1, [r3, #12]
 80007d0:	0112      	lsls	r2, r2, #4
 80007d2:	4211      	tst	r1, r2
 80007d4:	d113      	bne.n	80007fe <HAL_ADC_IRQHandler+0x56>
 80007d6:	6a22      	ldr	r2, [r4, #32]
 80007d8:	2a00      	cmp	r2, #0
 80007da:	d110      	bne.n	80007fe <HAL_ADC_IRQHandler+0x56>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80007dc:	681a      	ldr	r2, [r3, #0]
 80007de:	0712      	lsls	r2, r2, #28
 80007e0:	d50d      	bpl.n	80007fe <HAL_ADC_IRQHandler+0x56>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80007e2:	689a      	ldr	r2, [r3, #8]
 80007e4:	0752      	lsls	r2, r2, #29
 80007e6:	d444      	bmi.n	8000872 <HAL_ADC_IRQHandler+0xca>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80007e8:	210c      	movs	r1, #12
 80007ea:	685a      	ldr	r2, [r3, #4]
 80007ec:	438a      	bics	r2, r1
 80007ee:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80007f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80007f2:	4a24      	ldr	r2, [pc, #144]	; (8000884 <HAL_ADC_IRQHandler+0xdc>)
 80007f4:	4013      	ands	r3, r2
 80007f6:	3204      	adds	r2, #4
 80007f8:	32ff      	adds	r2, #255	; 0xff
 80007fa:	4313      	orrs	r3, r2
 80007fc:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 80007fe:	0020      	movs	r0, r4
 8000800:	f002 fd16 	bl	8003230 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000804:	220c      	movs	r2, #12
 8000806:	6823      	ldr	r3, [r4, #0]
 8000808:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800080a:	2580      	movs	r5, #128	; 0x80
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	4215      	tst	r5, r2
 8000810:	d002      	beq.n	8000818 <HAL_ADC_IRQHandler+0x70>
 8000812:	685a      	ldr	r2, [r3, #4]
 8000814:	4215      	tst	r5, r2
 8000816:	d121      	bne.n	800085c <HAL_ADC_IRQHandler+0xb4>
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000818:	2210      	movs	r2, #16
 800081a:	6819      	ldr	r1, [r3, #0]
 800081c:	420a      	tst	r2, r1
 800081e:	d014      	beq.n	800084a <HAL_ADC_IRQHandler+0xa2>
 8000820:	6859      	ldr	r1, [r3, #4]
 8000822:	420a      	tst	r2, r1
 8000824:	d011      	beq.n	800084a <HAL_ADC_IRQHandler+0xa2>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000826:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000828:	2a01      	cmp	r2, #1
 800082a:	d002      	beq.n	8000832 <HAL_ADC_IRQHandler+0x8a>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 800082c:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800082e:	07d2      	lsls	r2, r2, #31
 8000830:	d509      	bpl.n	8000846 <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000832:	2102      	movs	r1, #2
 8000834:	6ca2      	ldr	r2, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 8000836:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000838:	430a      	orrs	r2, r1
 800083a:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800083c:	2210      	movs	r2, #16
 800083e:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8000840:	f7ff ffa2 	bl	8000788 <HAL_ADC_ErrorCallback>
 8000844:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000846:	2210      	movs	r2, #16
 8000848:	601a      	str	r2, [r3, #0]
}
 800084a:	bd70      	pop	{r4, r5, r6, pc}
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800084c:	2208      	movs	r2, #8
 800084e:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000850:	420a      	tst	r2, r1
 8000852:	d0da      	beq.n	800080a <HAL_ADC_IRQHandler+0x62>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000854:	6859      	ldr	r1, [r3, #4]
 8000856:	420a      	tst	r2, r1
 8000858:	d0d7      	beq.n	800080a <HAL_ADC_IRQHandler+0x62>
 800085a:	e7af      	b.n	80007bc <HAL_ADC_IRQHandler+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000860:	025b      	lsls	r3, r3, #9
 8000862:	4313      	orrs	r3, r2
 8000864:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000866:	0020      	movs	r0, r4
 8000868:	f7ff ff8c 	bl	8000784 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800086c:	6823      	ldr	r3, [r4, #0]
 800086e:	601d      	str	r5, [r3, #0]
 8000870:	e7d2      	b.n	8000818 <HAL_ADC_IRQHandler+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000872:	2220      	movs	r2, #32
 8000874:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000876:	4313      	orrs	r3, r2
 8000878:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800087a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800087c:	3a1f      	subs	r2, #31
 800087e:	4313      	orrs	r3, r2
 8000880:	64a3      	str	r3, [r4, #72]	; 0x48
 8000882:	e7bc      	b.n	80007fe <HAL_ADC_IRQHandler+0x56>
 8000884:	fffffefe 	.word	0xfffffefe

08000888 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000888:	2300      	movs	r3, #0
{
 800088a:	b570      	push	{r4, r5, r6, lr}
 800088c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 800088e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000890:	3340      	adds	r3, #64	; 0x40
 8000892:	5cc2      	ldrb	r2, [r0, r3]
{
 8000894:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000896:	2002      	movs	r0, #2
 8000898:	2a01      	cmp	r2, #1
 800089a:	d03c      	beq.n	8000916 <HAL_ADC_ConfigChannel+0x8e>
 800089c:	2201      	movs	r2, #1
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800089e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  __HAL_LOCK(hadc);
 80008a0:	54e2      	strb	r2, [r4, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80008a2:	6823      	ldr	r3, [r4, #0]
 80008a4:	689d      	ldr	r5, [r3, #8]
 80008a6:	076d      	lsls	r5, r5, #29
 80008a8:	d42d      	bmi.n	8000906 <HAL_ADC_ConfigChannel+0x7e>
    if (sConfig->Rank != ADC_RANK_NONE)
 80008aa:	4d35      	ldr	r5, [pc, #212]	; (8000980 <HAL_ADC_ConfigChannel+0xf8>)
 80008ac:	684e      	ldr	r6, [r1, #4]
 80008ae:	42ae      	cmp	r6, r5
 80008b0:	d033      	beq.n	800091a <HAL_ADC_ConfigChannel+0x92>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80008b2:	680d      	ldr	r5, [r1, #0]
 80008b4:	6a9e      	ldr	r6, [r3, #40]	; 0x28
 80008b6:	40aa      	lsls	r2, r5
 80008b8:	4332      	orrs	r2, r6
 80008ba:	629a      	str	r2, [r3, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80008bc:	2280      	movs	r2, #128	; 0x80
 80008be:	0552      	lsls	r2, r2, #21
 80008c0:	4290      	cmp	r0, r2
 80008c2:	d00f      	beq.n	80008e4 <HAL_ADC_ConfigChannel+0x5c>
 80008c4:	3801      	subs	r0, #1
 80008c6:	2806      	cmp	r0, #6
 80008c8:	d90c      	bls.n	80008e4 <HAL_ADC_ConfigChannel+0x5c>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80008ca:	2207      	movs	r2, #7
 80008cc:	6888      	ldr	r0, [r1, #8]
 80008ce:	6959      	ldr	r1, [r3, #20]
 80008d0:	4011      	ands	r1, r2
 80008d2:	4288      	cmp	r0, r1
 80008d4:	d006      	beq.n	80008e4 <HAL_ADC_ConfigChannel+0x5c>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80008d6:	6959      	ldr	r1, [r3, #20]
 80008d8:	4391      	bics	r1, r2
 80008da:	6159      	str	r1, [r3, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80008dc:	6959      	ldr	r1, [r3, #20]
 80008de:	4002      	ands	r2, r0
 80008e0:	430a      	orrs	r2, r1
 80008e2:	615a      	str	r2, [r3, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80008e4:	002b      	movs	r3, r5
 80008e6:	3b10      	subs	r3, #16
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	d829      	bhi.n	8000940 <HAL_ADC_ConfigChannel+0xb8>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80008ec:	4a25      	ldr	r2, [pc, #148]	; (8000984 <HAL_ADC_ConfigChannel+0xfc>)
 80008ee:	6813      	ldr	r3, [r2, #0]
 80008f0:	2d10      	cmp	r5, #16
 80008f2:	d027      	beq.n	8000944 <HAL_ADC_ConfigChannel+0xbc>
 80008f4:	2280      	movs	r2, #128	; 0x80
 80008f6:	2d11      	cmp	r5, #17
 80008f8:	d03c      	beq.n	8000974 <HAL_ADC_ConfigChannel+0xec>
 80008fa:	0452      	lsls	r2, r2, #17
 80008fc:	4313      	orrs	r3, r2
 80008fe:	4a21      	ldr	r2, [pc, #132]	; (8000984 <HAL_ADC_ConfigChannel+0xfc>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000900:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000902:	6013      	str	r3, [r2, #0]
 8000904:	e004      	b.n	8000910 <HAL_ADC_ConfigChannel+0x88>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000906:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 8000908:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800090a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800090c:	4313      	orrs	r3, r2
 800090e:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8000910:	2200      	movs	r2, #0
 8000912:	2340      	movs	r3, #64	; 0x40
 8000914:	54e2      	strb	r2, [r4, r3]
}
 8000916:	b002      	add	sp, #8
 8000918:	bd70      	pop	{r4, r5, r6, pc}
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800091a:	6809      	ldr	r1, [r1, #0]
 800091c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800091e:	408a      	lsls	r2, r1
 8000920:	4390      	bics	r0, r2
 8000922:	6298      	str	r0, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000924:	000b      	movs	r3, r1
 8000926:	3b10      	subs	r3, #16
 8000928:	2b02      	cmp	r3, #2
 800092a:	d809      	bhi.n	8000940 <HAL_ADC_ConfigChannel+0xb8>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800092c:	4b15      	ldr	r3, [pc, #84]	; (8000984 <HAL_ADC_ConfigChannel+0xfc>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2910      	cmp	r1, #16
 8000932:	d021      	beq.n	8000978 <HAL_ADC_ConfigChannel+0xf0>
 8000934:	2911      	cmp	r1, #17
 8000936:	d021      	beq.n	800097c <HAL_ADC_ConfigChannel+0xf4>
 8000938:	4a13      	ldr	r2, [pc, #76]	; (8000988 <HAL_ADC_ConfigChannel+0x100>)
 800093a:	4013      	ands	r3, r2
 800093c:	4a11      	ldr	r2, [pc, #68]	; (8000984 <HAL_ADC_ConfigChannel+0xfc>)
 800093e:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000940:	2000      	movs	r0, #0
 8000942:	e7e5      	b.n	8000910 <HAL_ADC_ConfigChannel+0x88>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000944:	2180      	movs	r1, #128	; 0x80
 8000946:	0409      	lsls	r1, r1, #16
 8000948:	430b      	orrs	r3, r1
 800094a:	6013      	str	r3, [r2, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <HAL_ADC_ConfigChannel+0x104>)
 800094e:	4910      	ldr	r1, [pc, #64]	; (8000990 <HAL_ADC_ConfigChannel+0x108>)
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	f7ff fbd9 	bl	8000108 <__udivsi3>
 8000956:	0083      	lsls	r3, r0, #2
 8000958:	1818      	adds	r0, r3, r0
 800095a:	0040      	lsls	r0, r0, #1
 800095c:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 800095e:	9b01      	ldr	r3, [sp, #4]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d0ed      	beq.n	8000940 <HAL_ADC_ConfigChannel+0xb8>
            wait_loop_index--;
 8000964:	9b01      	ldr	r3, [sp, #4]
 8000966:	3b01      	subs	r3, #1
 8000968:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800096a:	9b01      	ldr	r3, [sp, #4]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d1f9      	bne.n	8000964 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000970:	2000      	movs	r0, #0
 8000972:	e7cd      	b.n	8000910 <HAL_ADC_ConfigChannel+0x88>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000974:	03d2      	lsls	r2, r2, #15
 8000976:	e7c1      	b.n	80008fc <HAL_ADC_ConfigChannel+0x74>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000978:	4a06      	ldr	r2, [pc, #24]	; (8000994 <HAL_ADC_ConfigChannel+0x10c>)
 800097a:	e7de      	b.n	800093a <HAL_ADC_ConfigChannel+0xb2>
 800097c:	4a06      	ldr	r2, [pc, #24]	; (8000998 <HAL_ADC_ConfigChannel+0x110>)
 800097e:	e7dc      	b.n	800093a <HAL_ADC_ConfigChannel+0xb2>
 8000980:	00001001 	.word	0x00001001
 8000984:	40012708 	.word	0x40012708
 8000988:	feffffff 	.word	0xfeffffff
 800098c:	20000094 	.word	0x20000094
 8000990:	000f4240 	.word	0x000f4240
 8000994:	ff7fffff 	.word	0xff7fffff
 8000998:	ffbfffff 	.word	0xffbfffff

0800099c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800099c:	b570      	push	{r4, r5, r6, lr}
 800099e:	0004      	movs	r4, r0
 80009a0:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80009a2:	2800      	cmp	r0, #0
 80009a4:	d03b      	beq.n	8000a1e <HAL_COMP_Init+0x82>
 80009a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
  {
    status = HAL_ERROR;
 80009a8:	2001      	movs	r0, #1
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80009aa:	06db      	lsls	r3, r3, #27
 80009ac:	d501      	bpl.n	80009b2 <HAL_COMP_Init+0x16>
    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
  }
  
  return status;
}
 80009ae:	b002      	add	sp, #8
 80009b0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SYSCFG_CLK_ENABLE();  
 80009b2:	4b1d      	ldr	r3, [pc, #116]	; (8000a28 <HAL_COMP_Init+0x8c>)
 80009b4:	699a      	ldr	r2, [r3, #24]
 80009b6:	4302      	orrs	r2, r0
 80009b8:	619a      	str	r2, [r3, #24]
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	4018      	ands	r0, r3
 80009be:	9001      	str	r0, [sp, #4]
    HAL_COMP_MspInit(hcomp);
 80009c0:	0020      	movs	r0, r4
    __HAL_RCC_SYSCFG_CLK_ENABLE();  
 80009c2:	9b01      	ldr	r3, [sp, #4]
    HAL_COMP_MspInit(hcomp);
 80009c4:	f003 fde2 	bl	800458c <HAL_COMP_MspInit>
    if(hcomp->State == HAL_COMP_STATE_RESET)
 80009c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d024      	beq.n	8000a18 <HAL_COMP_Init+0x7c>
    hcomp->State = HAL_COMP_STATE_BUSY;
 80009ce:	2302      	movs	r3, #2
    if(hcomp->Instance == COMP2)
 80009d0:	6822      	ldr	r2, [r4, #0]
    hcomp->State = HAL_COMP_STATE_BUSY;
 80009d2:	62a3      	str	r3, [r4, #40]	; 0x28
    if(hcomp->Instance == COMP2)
 80009d4:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <HAL_COMP_Init+0x90>)
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d023      	beq.n	8000a22 <HAL_COMP_Init+0x86>
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
 80009da:	2500      	movs	r5, #0
    if(hcomp->Instance == COMP2)
 80009dc:	4914      	ldr	r1, [pc, #80]	; (8000a30 <HAL_COMP_Init+0x94>)
    MODIFY_REG(COMP->CSR, 
 80009de:	68a6      	ldr	r6, [r4, #8]
 80009e0:	6863      	ldr	r3, [r4, #4]
 80009e2:	4a14      	ldr	r2, [pc, #80]	; (8000a34 <HAL_COMP_Init+0x98>)
 80009e4:	4333      	orrs	r3, r6
 80009e6:	68e6      	ldr	r6, [r4, #12]
 80009e8:	6810      	ldr	r0, [r2, #0]
 80009ea:	4333      	orrs	r3, r6
 80009ec:	6926      	ldr	r6, [r4, #16]
 80009ee:	4001      	ands	r1, r0
 80009f0:	4333      	orrs	r3, r6
 80009f2:	6966      	ldr	r6, [r4, #20]
 80009f4:	4333      	orrs	r3, r6
 80009f6:	69a6      	ldr	r6, [r4, #24]
 80009f8:	4333      	orrs	r3, r6
 80009fa:	40ab      	lsls	r3, r5
 80009fc:	430b      	orrs	r3, r1
 80009fe:	6013      	str	r3, [r2, #0]
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
 8000a00:	69e3      	ldr	r3, [r4, #28]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d004      	beq.n	8000a10 <HAL_COMP_Init+0x74>
      COMP->CSR |= COMP_CSR_WNDWEN;
 8000a06:	2380      	movs	r3, #128	; 0x80
 8000a08:	6811      	ldr	r1, [r2, #0]
 8000a0a:	041b      	lsls	r3, r3, #16
 8000a0c:	430b      	orrs	r3, r1
 8000a0e:	6013      	str	r3, [r2, #0]
    hcomp->State = HAL_COMP_STATE_READY;
 8000a10:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8000a12:	2000      	movs	r0, #0
    hcomp->State = HAL_COMP_STATE_READY;
 8000a14:	62a3      	str	r3, [r4, #40]	; 0x28
 8000a16:	e7ca      	b.n	80009ae <HAL_COMP_Init+0x12>
      hcomp->Lock = HAL_UNLOCKED;
 8000a18:	2224      	movs	r2, #36	; 0x24
 8000a1a:	54a3      	strb	r3, [r4, r2]
 8000a1c:	e7d7      	b.n	80009ce <HAL_COMP_Init+0x32>
    status = HAL_ERROR;
 8000a1e:	2001      	movs	r0, #1
 8000a20:	e7c5      	b.n	80009ae <HAL_COMP_Init+0x12>
 8000a22:	4905      	ldr	r1, [pc, #20]	; (8000a38 <HAL_COMP_Init+0x9c>)
      regshift = COMP_CSR_COMP2_SHIFT;
 8000a24:	2510      	movs	r5, #16
 8000a26:	e7da      	b.n	80009de <HAL_COMP_Init+0x42>
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	4001001e 	.word	0x4001001e
 8000a30:	ffffc081 	.word	0xffffc081
 8000a34:	4001001c 	.word	0x4001001c
 8000a38:	c081ffff 	.word	0xc081ffff

08000a3c <HAL_COMP_Start>:
  * @brief  Start the comparator 
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{ 
 8000a3c:	1e03      	subs	r3, r0, #0
  uint32_t wait_loop_index = 0U;
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8000a3e:	d013      	beq.n	8000a68 <HAL_COMP_Start+0x2c>
 8000a40:	6a82      	ldr	r2, [r0, #40]	; 0x28
  {
    status = HAL_ERROR;
 8000a42:	2001      	movs	r0, #1
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8000a44:	06d2      	lsls	r2, r2, #27
 8000a46:	d402      	bmi.n	8000a4e <HAL_COMP_Start+0x12>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8000a48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000a4a:	2a01      	cmp	r2, #1
 8000a4c:	d000      	beq.n	8000a50 <HAL_COMP_Start+0x14>
      status = HAL_ERROR;
    }
  }

  return status;
}
 8000a4e:	4770      	bx	lr
      if(hcomp->Instance == COMP2)
 8000a50:	4a08      	ldr	r2, [pc, #32]	; (8000a74 <HAL_COMP_Start+0x38>)
 8000a52:	6819      	ldr	r1, [r3, #0]
 8000a54:	4291      	cmp	r1, r2
 8000a56:	d009      	beq.n	8000a6c <HAL_COMP_Start+0x30>
      SET_BIT(COMP->CSR, COMP_CSR_COMPxEN << regshift);
 8000a58:	4907      	ldr	r1, [pc, #28]	; (8000a78 <HAL_COMP_Start+0x3c>)
 8000a5a:	680a      	ldr	r2, [r1, #0]
 8000a5c:	4302      	orrs	r2, r0
 8000a5e:	600a      	str	r2, [r1, #0]
      hcomp->State = HAL_COMP_STATE_BUSY;
 8000a60:	2202      	movs	r2, #2
 8000a62:	2000      	movs	r0, #0
 8000a64:	629a      	str	r2, [r3, #40]	; 0x28
 8000a66:	e7f2      	b.n	8000a4e <HAL_COMP_Start+0x12>
    status = HAL_ERROR;
 8000a68:	2001      	movs	r0, #1
 8000a6a:	e7f0      	b.n	8000a4e <HAL_COMP_Start+0x12>
      if(hcomp->Instance == COMP2)
 8000a6c:	2080      	movs	r0, #128	; 0x80
 8000a6e:	0240      	lsls	r0, r0, #9
 8000a70:	e7f2      	b.n	8000a58 <HAL_COMP_Start+0x1c>
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	4001001e 	.word	0x4001001e
 8000a78:	4001001c 	.word	0x4001001c

08000a7c <HAL_COMP_Stop>:
  * @brief  Stop the comparator 
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{ 
 8000a7c:	1e03      	subs	r3, r0, #0
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8000a7e:	d014      	beq.n	8000aaa <HAL_COMP_Stop+0x2e>
 8000a80:	6a82      	ldr	r2, [r0, #40]	; 0x28
  {
    status = HAL_ERROR;
 8000a82:	2001      	movs	r0, #1
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8000a84:	06d2      	lsls	r2, r2, #27
 8000a86:	d402      	bmi.n	8000a8e <HAL_COMP_Stop+0x12>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_BUSY)
 8000a88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000a8a:	2a02      	cmp	r2, #2
 8000a8c:	d000      	beq.n	8000a90 <HAL_COMP_Stop+0x14>
      status = HAL_ERROR;
    }
  }
  
  return status;
}
 8000a8e:	4770      	bx	lr
      if(hcomp->Instance == COMP2)
 8000a90:	4a08      	ldr	r2, [pc, #32]	; (8000ab4 <HAL_COMP_Stop+0x38>)
 8000a92:	6819      	ldr	r1, [r3, #0]
 8000a94:	4291      	cmp	r1, r2
 8000a96:	d00a      	beq.n	8000aae <HAL_COMP_Stop+0x32>
 8000a98:	3803      	subs	r0, #3
      CLEAR_BIT(COMP->CSR, COMP_CSR_COMPxEN << regshift);
 8000a9a:	4907      	ldr	r1, [pc, #28]	; (8000ab8 <HAL_COMP_Stop+0x3c>)
 8000a9c:	680a      	ldr	r2, [r1, #0]
 8000a9e:	4002      	ands	r2, r0
 8000aa0:	600a      	str	r2, [r1, #0]
      hcomp->State = HAL_COMP_STATE_READY;
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	629a      	str	r2, [r3, #40]	; 0x28
 8000aa8:	e7f1      	b.n	8000a8e <HAL_COMP_Stop+0x12>
    status = HAL_ERROR;
 8000aaa:	2001      	movs	r0, #1
 8000aac:	e7ef      	b.n	8000a8e <HAL_COMP_Stop+0x12>
      if(hcomp->Instance == COMP2)
 8000aae:	4803      	ldr	r0, [pc, #12]	; (8000abc <HAL_COMP_Stop+0x40>)
 8000ab0:	e7f3      	b.n	8000a9a <HAL_COMP_Stop+0x1e>
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	4001001e 	.word	0x4001001e
 8000ab8:	4001001c 	.word	0x4001001c
 8000abc:	fffeffff 	.word	0xfffeffff

08000ac0 <HAL_COMP_GetOutputLevel>:
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
  
  if(hcomp->Instance == COMP2)
 8000ac0:	6802      	ldr	r2, [r0, #0]
 8000ac2:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <HAL_COMP_GetOutputLevel+0x20>)
 8000ac4:	2080      	movs	r0, #128	; 0x80
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d007      	beq.n	8000ada <HAL_COMP_GetOutputLevel+0x1a>
 8000aca:	01c0      	lsls	r0, r0, #7
  {
    regshift = COMP_CSR_COMP2_SHIFT;
  }
  level = READ_BIT(COMP->CSR, COMP_CSR_COMPxOUT << regshift);
 8000acc:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <HAL_COMP_GetOutputLevel+0x24>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4018      	ands	r0, r3
  
  if(level != 0U)
 8000ad2:	d001      	beq.n	8000ad8 <HAL_COMP_GetOutputLevel+0x18>
  {
    return(COMP_OUTPUTLEVEL_HIGH);
 8000ad4:	2080      	movs	r0, #128	; 0x80
 8000ad6:	01c0      	lsls	r0, r0, #7
  }
  return(COMP_OUTPUTLEVEL_LOW);
}
 8000ad8:	4770      	bx	lr
 8000ada:	05c0      	lsls	r0, r0, #23
 8000adc:	e7f6      	b.n	8000acc <HAL_COMP_GetOutputLevel+0xc>
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	4001001e 	.word	0x4001001e
 8000ae4:	4001001c 	.word	0x4001001c

08000ae8 <HAL_COMP_IRQHandler>:
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <HAL_COMP_IRQHandler+0x24>)
 8000aea:	6802      	ldr	r2, [r0, #0]
{
 8000aec:	b510      	push	{r4, lr}
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d009      	beq.n	8000b06 <HAL_COMP_IRQHandler+0x1e>
 8000af2:	2280      	movs	r2, #128	; 0x80
 8000af4:	03d2      	lsls	r2, r2, #15
  if(READ_BIT(EXTI->PR, extiline) != RESET)
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_COMP_IRQHandler+0x28>)
 8000af8:	6959      	ldr	r1, [r3, #20]
 8000afa:	4211      	tst	r1, r2
 8000afc:	d002      	beq.n	8000b04 <HAL_COMP_IRQHandler+0x1c>
    WRITE_REG(EXTI->PR, extiline);
 8000afe:	615a      	str	r2, [r3, #20]
    HAL_COMP_TriggerCallback(hcomp);    
 8000b00:	f002 f918 	bl	8002d34 <HAL_COMP_TriggerCallback>
}
 8000b04:	bd10      	pop	{r4, pc}
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8000b06:	2280      	movs	r2, #128	; 0x80
 8000b08:	0392      	lsls	r2, r2, #14
 8000b0a:	e7f4      	b.n	8000af6 <HAL_COMP_IRQHandler+0xe>
 8000b0c:	4001001c 	.word	0x4001001c
 8000b10:	40010400 	.word	0x40010400

08000b14 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b14:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000b16:	2800      	cmp	r0, #0
 8000b18:	db14      	blt.n	8000b44 <HAL_NVIC_SetPriority+0x30>
 8000b1a:	4a16      	ldr	r2, [pc, #88]	; (8000b74 <HAL_NVIC_SetPriority+0x60>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b1c:	2403      	movs	r4, #3
 8000b1e:	4694      	mov	ip, r2
 8000b20:	22ff      	movs	r2, #255	; 0xff
 8000b22:	0883      	lsrs	r3, r0, #2
 8000b24:	4020      	ands	r0, r4
 8000b26:	0014      	movs	r4, r2
 8000b28:	26c0      	movs	r6, #192	; 0xc0
 8000b2a:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b2c:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b2e:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b30:	400a      	ands	r2, r1
 8000b32:	4082      	lsls	r2, r0
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	4463      	add	r3, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b38:	00b6      	lsls	r6, r6, #2
 8000b3a:	599d      	ldr	r5, [r3, r6]
 8000b3c:	43a5      	bics	r5, r4
 8000b3e:	432a      	orrs	r2, r5
 8000b40:	519a      	str	r2, [r3, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000b42:	bd70      	pop	{r4, r5, r6, pc}
 8000b44:	4a0c      	ldr	r2, [pc, #48]	; (8000b78 <HAL_NVIC_SetPriority+0x64>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b46:	24ff      	movs	r4, #255	; 0xff
 8000b48:	4694      	mov	ip, r2
 8000b4a:	230f      	movs	r3, #15
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	b2c0      	uxtb	r0, r0
 8000b50:	4003      	ands	r3, r0
 8000b52:	4010      	ands	r0, r2
 8000b54:	0022      	movs	r2, r4
 8000b56:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b58:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b5a:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b5c:	400c      	ands	r4, r1
 8000b5e:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b60:	3b08      	subs	r3, #8
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	4463      	add	r3, ip
 8000b68:	69dd      	ldr	r5, [r3, #28]
 8000b6a:	4395      	bics	r5, r2
 8000b6c:	432c      	orrs	r4, r5
 8000b6e:	61dc      	str	r4, [r3, #28]
 8000b70:	e7e7      	b.n	8000b42 <HAL_NVIC_SetPriority+0x2e>
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	e000e100 	.word	0xe000e100
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b7c:	231f      	movs	r3, #31
 8000b7e:	4018      	ands	r0, r3
 8000b80:	3b1e      	subs	r3, #30
 8000b82:	4083      	lsls	r3, r0
 8000b84:	4a01      	ldr	r2, [pc, #4]	; (8000b8c <HAL_NVIC_EnableIRQ+0x10>)
 8000b86:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000b88:	4770      	bx	lr
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	e000e100 	.word	0xe000e100

08000b90 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b90:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <HAL_SYSTICK_Config+0x2c>)
 8000b92:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b94:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d80e      	bhi.n	8000bb8 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b9a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b9c:	4a08      	ldr	r2, [pc, #32]	; (8000bc0 <HAL_SYSTICK_Config+0x30>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <HAL_SYSTICK_Config+0x34>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba0:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ba2:	6a03      	ldr	r3, [r0, #32]
 8000ba4:	0609      	lsls	r1, r1, #24
 8000ba6:	021b      	lsls	r3, r3, #8
 8000ba8:	0a1b      	lsrs	r3, r3, #8
 8000baa:	430b      	orrs	r3, r1
 8000bac:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bae:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb0:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb2:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bb4:	3307      	adds	r3, #7
 8000bb6:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bb8:	4770      	bx	lr
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	00ffffff 	.word	0x00ffffff
 8000bc0:	e000e010 	.word	0xe000e010
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bc8:	4a05      	ldr	r2, [pc, #20]	; (8000be0 <HAL_SYSTICK_CLKSourceConfig+0x18>)
 8000bca:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000bcc:	2804      	cmp	r0, #4
 8000bce:	d003      	beq.n	8000bd8 <HAL_SYSTICK_CLKSourceConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000bd0:	2104      	movs	r1, #4
 8000bd2:	438b      	bics	r3, r1
 8000bd4:	6013      	str	r3, [r2, #0]
  }
}
 8000bd6:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bd8:	4318      	orrs	r0, r3
 8000bda:	6010      	str	r0, [r2, #0]
 8000bdc:	e7fb      	b.n	8000bd6 <HAL_SYSTICK_CLKSourceConfig+0xe>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	e000e010 	.word	0xe000e010

08000be4 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000be4:	4770      	bx	lr
 8000be6:	46c0      	nop			; (mov r8, r8)

08000be8 <HAL_SYSTICK_IRQHandler>:
{
 8000be8:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000bea:	f7ff fffb 	bl	8000be4 <HAL_SYSTICK_Callback>
}
 8000bee:	bd10      	pop	{r4, pc}

08000bf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000bf0:	b570      	push	{r4, r5, r6, lr}
 8000bf2:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000bf4:	d02b      	beq.n	8000c4e <HAL_DMA_Init+0x5e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000bf6:	2521      	movs	r5, #33	; 0x21
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000bfc:	6800      	ldr	r0, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000bfe:	4a15      	ldr	r2, [pc, #84]	; (8000c54 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8000c00:	6803      	ldr	r3, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c02:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c04:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000c06:	6863      	ldr	r3, [r4, #4]
 8000c08:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c0a:	68e1      	ldr	r1, [r4, #12]
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	6921      	ldr	r1, [r4, #16]
 8000c10:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c12:	6961      	ldr	r1, [r4, #20]
 8000c14:	430b      	orrs	r3, r1
 8000c16:	69a1      	ldr	r1, [r4, #24]
 8000c18:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c1a:	69e1      	ldr	r1, [r4, #28]
 8000c1c:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8000c1e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000c20:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000c22:	4b0d      	ldr	r3, [pc, #52]	; (8000c58 <HAL_DMA_Init+0x68>)
 8000c24:	2114      	movs	r1, #20
 8000c26:	469c      	mov	ip, r3
 8000c28:	4460      	add	r0, ip
 8000c2a:	f7ff fa6d 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	; (8000c5c <HAL_DMA_Init+0x6c>)
  hdma->State = HAL_DMA_STATE_READY;
 8000c30:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8000c32:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8000c34:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000c36:	0080      	lsls	r0, r0, #2
 8000c38:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8000c3a:	2000      	movs	r0, #0
  hdma->XferCpltCallback = NULL;
 8000c3c:	62a3      	str	r3, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000c3e:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000c40:	6323      	str	r3, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000c42:	6363      	str	r3, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c44:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8000c46:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8000c48:	321f      	adds	r2, #31
 8000c4a:	54a3      	strb	r3, [r4, r2]
}  
 8000c4c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000c4e:	2001      	movs	r0, #1
 8000c50:	e7fc      	b.n	8000c4c <HAL_DMA_Init+0x5c>
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	ffffc00f 	.word	0xffffc00f
 8000c58:	bffdfff8 	.word	0xbffdfff8
 8000c5c:	40020000 	.word	0x40020000

08000c60 <HAL_DMA_Start_IT>:
{
 8000c60:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000c62:	2420      	movs	r4, #32
 8000c64:	5d05      	ldrb	r5, [r0, r4]
 8000c66:	2602      	movs	r6, #2
 8000c68:	2d01      	cmp	r5, #1
 8000c6a:	d008      	beq.n	8000c7e <HAL_DMA_Start_IT+0x1e>
 8000c6c:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c6e:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8000c70:	5505      	strb	r5, [r0, r4]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c72:	5dc5      	ldrb	r5, [r0, r7]
 8000c74:	b2ed      	uxtb	r5, r5
 8000c76:	2d01      	cmp	r5, #1
 8000c78:	d003      	beq.n	8000c82 <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	5503      	strb	r3, [r0, r4]
} 
 8000c7e:	0030      	movs	r0, r6
 8000c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c82:	2400      	movs	r4, #0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000c84:	55c6      	strb	r6, [r0, r7]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c86:	6384      	str	r4, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c88:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c8a:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c8c:	6826      	ldr	r6, [r4, #0]
 8000c8e:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c90:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c92:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c94:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000c96:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8000c98:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000c9a:	6843      	ldr	r3, [r0, #4]
 8000c9c:	2b10      	cmp	r3, #16
 8000c9e:	d00e      	beq.n	8000cbe <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = SrcAddress;
 8000ca0:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8000ca2:	60e2      	str	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000ca4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d00c      	beq.n	8000cc4 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000caa:	220e      	movs	r2, #14
 8000cac:	6823      	ldr	r3, [r4, #0]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	6823      	ldr	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000cb6:	2600      	movs	r6, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	6023      	str	r3, [r4, #0]
 8000cbc:	e7df      	b.n	8000c7e <HAL_DMA_Start_IT+0x1e>
    hdma->Instance->CPAR = DstAddress;
 8000cbe:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000cc0:	60e1      	str	r1, [r4, #12]
 8000cc2:	e7ef      	b.n	8000ca4 <HAL_DMA_Start_IT+0x44>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000cc4:	220a      	movs	r2, #10
 8000cc6:	6823      	ldr	r3, [r4, #0]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ccc:	6823      	ldr	r3, [r4, #0]
 8000cce:	3a06      	subs	r2, #6
 8000cd0:	4393      	bics	r3, r2
 8000cd2:	6023      	str	r3, [r4, #0]
 8000cd4:	e7ed      	b.n	8000cb2 <HAL_DMA_Start_IT+0x52>
 8000cd6:	46c0      	nop			; (mov r8, r8)

08000cd8 <HAL_DMA_IRQHandler>:
{
 8000cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000cda:	2504      	movs	r5, #4
 8000cdc:	002e      	movs	r6, r5
 8000cde:	6c03      	ldr	r3, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ce0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000ce2:	409e      	lsls	r6, r3
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ce4:	6822      	ldr	r2, [r4, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000ce6:	6801      	ldr	r1, [r0, #0]
 8000ce8:	680f      	ldr	r7, [r1, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000cea:	4216      	tst	r6, r2
 8000cec:	d00d      	beq.n	8000d0a <HAL_DMA_IRQHandler+0x32>
 8000cee:	423d      	tst	r5, r7
 8000cf0:	d00b      	beq.n	8000d0a <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cf2:	680b      	ldr	r3, [r1, #0]
 8000cf4:	069b      	lsls	r3, r3, #26
 8000cf6:	d402      	bmi.n	8000cfe <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000cf8:	680b      	ldr	r3, [r1, #0]
 8000cfa:	43ab      	bics	r3, r5
 8000cfc:	600b      	str	r3, [r1, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000cfe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000d00:	6066      	str	r6, [r4, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d000      	beq.n	8000d08 <HAL_DMA_IRQHandler+0x30>
    	hdma->XferErrorCallback(hdma);
 8000d06:	4798      	blx	r3
}  
 8000d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000d0a:	2502      	movs	r5, #2
 8000d0c:	002e      	movs	r6, r5
 8000d0e:	409e      	lsls	r6, r3
 8000d10:	4216      	tst	r6, r2
 8000d12:	d014      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x66>
 8000d14:	423d      	tst	r5, r7
 8000d16:	d012      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d18:	680b      	ldr	r3, [r1, #0]
 8000d1a:	069b      	lsls	r3, r3, #26
 8000d1c:	d406      	bmi.n	8000d2c <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000d1e:	220a      	movs	r2, #10
 8000d20:	680b      	ldr	r3, [r1, #0]
 8000d22:	4393      	bics	r3, r2
 8000d24:	600b      	str	r3, [r1, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000d26:	2321      	movs	r3, #33	; 0x21
 8000d28:	3a09      	subs	r2, #9
 8000d2a:	54c2      	strb	r2, [r0, r3]
  	__HAL_UNLOCK(hdma);
 8000d2c:	2320      	movs	r3, #32
 8000d2e:	2200      	movs	r2, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000d30:	6066      	str	r6, [r4, #4]
  	__HAL_UNLOCK(hdma);
 8000d32:	54c2      	strb	r2, [r0, r3]
  	if(hdma->XferCpltCallback != NULL)
 8000d34:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0e6      	beq.n	8000d08 <HAL_DMA_IRQHandler+0x30>
    	hdma->XferErrorCallback(hdma);
 8000d3a:	4798      	blx	r3
 8000d3c:	e7e4      	b.n	8000d08 <HAL_DMA_IRQHandler+0x30>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000d3e:	2508      	movs	r5, #8
 8000d40:	002e      	movs	r6, r5
 8000d42:	409e      	lsls	r6, r3
 8000d44:	4232      	tst	r2, r6
 8000d46:	d0df      	beq.n	8000d08 <HAL_DMA_IRQHandler+0x30>
 8000d48:	423d      	tst	r5, r7
 8000d4a:	d0dd      	beq.n	8000d08 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d4c:	680a      	ldr	r2, [r1, #0]
 8000d4e:	3506      	adds	r5, #6
 8000d50:	43aa      	bics	r2, r5
 8000d52:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d54:	2201      	movs	r2, #1
 8000d56:	0011      	movs	r1, r2
 8000d58:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;    
 8000d5a:	2321      	movs	r3, #33	; 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d5c:	6061      	str	r1, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d5e:	6382      	str	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000d60:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma); 
 8000d62:	2200      	movs	r2, #0
 8000d64:	3b01      	subs	r3, #1
 8000d66:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferErrorCallback != NULL)
 8000d68:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0cc      	beq.n	8000d08 <HAL_DMA_IRQHandler+0x30>
    	hdma->XferErrorCallback(hdma);
 8000d6e:	4798      	blx	r3
 8000d70:	e7ca      	b.n	8000d08 <HAL_DMA_IRQHandler+0x30>
 8000d72:	46c0      	nop			; (mov r8, r8)

08000d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d76:	46de      	mov	lr, fp
 8000d78:	4657      	mov	r7, sl
 8000d7a:	464e      	mov	r6, r9
 8000d7c:	4645      	mov	r5, r8
 8000d7e:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d80:	680b      	ldr	r3, [r1, #0]
{ 
 8000d82:	b085      	sub	sp, #20
 8000d84:	468b      	mov	fp, r1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d86:	469c      	mov	ip, r3
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d100      	bne.n	8000d90 <HAL_GPIO_Init+0x1c>
 8000d8e:	e0b7      	b.n	8000f00 <HAL_GPIO_Init+0x18c>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d90:	4b64      	ldr	r3, [pc, #400]	; (8000f24 <HAL_GPIO_Init+0x1b0>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d92:	46e1      	mov	r9, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d94:	469a      	mov	sl, r3
        temp = EXTI->IMR;
 8000d96:	4b64      	ldr	r3, [pc, #400]	; (8000f28 <HAL_GPIO_Init+0x1b4>)
 8000d98:	4698      	mov	r8, r3
 8000d9a:	e067      	b.n	8000e6c <HAL_GPIO_Init+0xf8>
      temp = GPIOx->MODER;
 8000d9c:	6803      	ldr	r3, [r0, #0]
 8000d9e:	0056      	lsls	r6, r2, #1
 8000da0:	469c      	mov	ip, r3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000da2:	2303      	movs	r3, #3
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000da4:	2703      	movs	r7, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000da6:	40b3      	lsls	r3, r6
 8000da8:	4664      	mov	r4, ip
 8000daa:	43db      	mvns	r3, r3
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dac:	400f      	ands	r7, r1
 8000dae:	40b7      	lsls	r7, r6
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000db0:	401c      	ands	r4, r3
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000db2:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db4:	9f01      	ldr	r7, [sp, #4]
      GPIOx->MODER = temp;
 8000db6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db8:	3f01      	subs	r7, #1
 8000dba:	2f01      	cmp	r7, #1
 8000dbc:	d800      	bhi.n	8000dc0 <HAL_GPIO_Init+0x4c>
 8000dbe:	e081      	b.n	8000ec4 <HAL_GPIO_Init+0x150>
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000dc0:	465c      	mov	r4, fp
      temp = GPIOx->PUPDR;
 8000dc2:	68c5      	ldr	r5, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dc4:	402b      	ands	r3, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000dc6:	68a5      	ldr	r5, [r4, #8]
 8000dc8:	40b5      	lsls	r5, r6
 8000dca:	432b      	orrs	r3, r5
      GPIOx->PUPDR = temp;
 8000dcc:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	055b      	lsls	r3, r3, #21
 8000dd2:	4219      	tst	r1, r3
 8000dd4:	d046      	beq.n	8000e64 <HAL_GPIO_Init+0xf0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd6:	4653      	mov	r3, sl
 8000dd8:	2401      	movs	r4, #1
 8000dda:	699b      	ldr	r3, [r3, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000ddc:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dde:	4323      	orrs	r3, r4
 8000de0:	4654      	mov	r4, sl
 8000de2:	61a3      	str	r3, [r4, #24]
 8000de4:	69a3      	ldr	r3, [r4, #24]
 8000de6:	2401      	movs	r4, #1
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000de8:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dea:	4023      	ands	r3, r4
 8000dec:	4c4f      	ldr	r4, [pc, #316]	; (8000f2c <HAL_GPIO_Init+0x1b8>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000dee:	4016      	ands	r6, r2
 8000df0:	46a4      	mov	ip, r4
 8000df2:	00b6      	lsls	r6, r6, #2
 8000df4:	40b7      	lsls	r7, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000df6:	2490      	movs	r4, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df8:	9303      	str	r3, [sp, #12]
 8000dfa:	9b03      	ldr	r3, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000dfc:	0893      	lsrs	r3, r2, #2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	4463      	add	r3, ip
 8000e02:	689d      	ldr	r5, [r3, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e04:	05e4      	lsls	r4, r4, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000e06:	43bd      	bics	r5, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e08:	42a0      	cmp	r0, r4
 8000e0a:	d100      	bne.n	8000e0e <HAL_GPIO_Init+0x9a>
 8000e0c:	e07f      	b.n	8000f0e <HAL_GPIO_Init+0x19a>
 8000e0e:	4f48      	ldr	r7, [pc, #288]	; (8000f30 <HAL_GPIO_Init+0x1bc>)
 8000e10:	42b8      	cmp	r0, r7
 8000e12:	d100      	bne.n	8000e16 <HAL_GPIO_Init+0xa2>
 8000e14:	e07d      	b.n	8000f12 <HAL_GPIO_Init+0x19e>
 8000e16:	4f47      	ldr	r7, [pc, #284]	; (8000f34 <HAL_GPIO_Init+0x1c0>)
 8000e18:	42b8      	cmp	r0, r7
 8000e1a:	d100      	bne.n	8000e1e <HAL_GPIO_Init+0xaa>
 8000e1c:	e07c      	b.n	8000f18 <HAL_GPIO_Init+0x1a4>
 8000e1e:	4f46      	ldr	r7, [pc, #280]	; (8000f38 <HAL_GPIO_Init+0x1c4>)
 8000e20:	42b8      	cmp	r0, r7
 8000e22:	d100      	bne.n	8000e26 <HAL_GPIO_Init+0xb2>
 8000e24:	e07b      	b.n	8000f1e <HAL_GPIO_Init+0x1aa>
 8000e26:	2705      	movs	r7, #5
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000e2c:	609d      	str	r5, [r3, #8]
        temp = EXTI->IMR;
 8000e2e:	4643      	mov	r3, r8
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000e30:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 8000e32:	681b      	ldr	r3, [r3, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000e34:	43e5      	mvns	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e36:	03cc      	lsls	r4, r1, #15
 8000e38:	d45f      	bmi.n	8000efa <HAL_GPIO_Init+0x186>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000e3a:	402b      	ands	r3, r5
        {
          SET_BIT(temp, iocurrent); 
        }
        EXTI->IMR = temp;
 8000e3c:	4644      	mov	r4, r8
 8000e3e:	6023      	str	r3, [r4, #0]

        temp = EXTI->EMR;
 8000e40:	6863      	ldr	r3, [r4, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e42:	038c      	lsls	r4, r1, #14
 8000e44:	d456      	bmi.n	8000ef4 <HAL_GPIO_Init+0x180>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000e46:	402b      	ands	r3, r5
        { 
          SET_BIT(temp, iocurrent); 
        }
        EXTI->EMR = temp;
 8000e48:	4644      	mov	r4, r8
 8000e4a:	6063      	str	r3, [r4, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e4c:	68a3      	ldr	r3, [r4, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e4e:	02cc      	lsls	r4, r1, #11
 8000e50:	d44d      	bmi.n	8000eee <HAL_GPIO_Init+0x17a>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000e52:	402b      	ands	r3, r5
        {
          SET_BIT(temp, iocurrent); 
        }
        EXTI->RTSR = temp;
 8000e54:	4644      	mov	r4, r8
 8000e56:	60a3      	str	r3, [r4, #8]

        temp = EXTI->FTSR;
 8000e58:	68e3      	ldr	r3, [r4, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e5a:	0289      	lsls	r1, r1, #10
 8000e5c:	d444      	bmi.n	8000ee8 <HAL_GPIO_Init+0x174>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000e5e:	402b      	ands	r3, r5
        {
          SET_BIT(temp, iocurrent); 
        }
        EXTI->FTSR = temp;
 8000e60:	4641      	mov	r1, r8
 8000e62:	60cb      	str	r3, [r1, #12]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000e64:	464b      	mov	r3, r9
      }
    }
    
    position++;
 8000e66:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000e68:	40d3      	lsrs	r3, r2
 8000e6a:	d049      	beq.n	8000f00 <HAL_GPIO_Init+0x18c>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e6c:	2501      	movs	r5, #1
 8000e6e:	464c      	mov	r4, r9
 8000e70:	4095      	lsls	r5, r2
 8000e72:	402c      	ands	r4, r5
 8000e74:	9400      	str	r4, [sp, #0]
    if(iocurrent)
 8000e76:	d0f5      	beq.n	8000e64 <HAL_GPIO_Init+0xf0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000e78:	465b      	mov	r3, fp
 8000e7a:	6859      	ldr	r1, [r3, #4]
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	000f      	movs	r7, r1
 8000e80:	439f      	bics	r7, r3
 8000e82:	003b      	movs	r3, r7
 8000e84:	9701      	str	r7, [sp, #4]
 8000e86:	2f02      	cmp	r7, #2
 8000e88:	d188      	bne.n	8000d9c <HAL_GPIO_Init+0x28>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000e8a:	240f      	movs	r4, #15
 8000e8c:	3305      	adds	r3, #5
 8000e8e:	4013      	ands	r3, r2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	409c      	lsls	r4, r3
        temp = GPIOx->AFR[position >> 3];
 8000e94:	08d6      	lsrs	r6, r2, #3
 8000e96:	00b6      	lsls	r6, r6, #2
 8000e98:	1986      	adds	r6, r0, r6
 8000e9a:	6a37      	ldr	r7, [r6, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000e9c:	43a7      	bics	r7, r4
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000e9e:	465c      	mov	r4, fp
 8000ea0:	6924      	ldr	r4, [r4, #16]
 8000ea2:	409c      	lsls	r4, r3
 8000ea4:	0023      	movs	r3, r4
 8000ea6:	433b      	orrs	r3, r7
        GPIOx->AFR[position >> 3U] = temp;
 8000ea8:	6233      	str	r3, [r6, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000eaa:	2303      	movs	r3, #3
 8000eac:	0056      	lsls	r6, r2, #1
 8000eae:	40b3      	lsls	r3, r6
 8000eb0:	43db      	mvns	r3, r3
      temp = GPIOx->MODER;
 8000eb2:	6807      	ldr	r7, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000eb4:	401f      	ands	r7, r3
 8000eb6:	46bc      	mov	ip, r7
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eb8:	2703      	movs	r7, #3
 8000eba:	400f      	ands	r7, r1
 8000ebc:	40b7      	lsls	r7, r6
 8000ebe:	4664      	mov	r4, ip
 8000ec0:	4327      	orrs	r7, r4
      GPIOx->MODER = temp;
 8000ec2:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8000ec4:	6887      	ldr	r7, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000ec6:	465c      	mov	r4, fp
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ec8:	401f      	ands	r7, r3
 8000eca:	46bc      	mov	ip, r7
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000ecc:	68e7      	ldr	r7, [r4, #12]
 8000ece:	4664      	mov	r4, ip
 8000ed0:	40b7      	lsls	r7, r6
 8000ed2:	4327      	orrs	r7, r4
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ed4:	2401      	movs	r4, #1
        GPIOx->OSPEEDR = temp;
 8000ed6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ed8:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000eda:	43af      	bics	r7, r5
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000edc:	090d      	lsrs	r5, r1, #4
 8000ede:	4025      	ands	r5, r4
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	433d      	orrs	r5, r7
        GPIOx->OTYPER = temp;
 8000ee4:	6045      	str	r5, [r0, #4]
 8000ee6:	e76b      	b.n	8000dc0 <HAL_GPIO_Init+0x4c>
          SET_BIT(temp, iocurrent); 
 8000ee8:	9900      	ldr	r1, [sp, #0]
 8000eea:	430b      	orrs	r3, r1
 8000eec:	e7b8      	b.n	8000e60 <HAL_GPIO_Init+0xec>
          SET_BIT(temp, iocurrent); 
 8000eee:	9c00      	ldr	r4, [sp, #0]
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	e7af      	b.n	8000e54 <HAL_GPIO_Init+0xe0>
          SET_BIT(temp, iocurrent); 
 8000ef4:	9c00      	ldr	r4, [sp, #0]
 8000ef6:	4323      	orrs	r3, r4
 8000ef8:	e7a6      	b.n	8000e48 <HAL_GPIO_Init+0xd4>
          SET_BIT(temp, iocurrent); 
 8000efa:	9c00      	ldr	r4, [sp, #0]
 8000efc:	4323      	orrs	r3, r4
 8000efe:	e79d      	b.n	8000e3c <HAL_GPIO_Init+0xc8>
  } 
}
 8000f00:	b005      	add	sp, #20
 8000f02:	bc3c      	pop	{r2, r3, r4, r5}
 8000f04:	4690      	mov	r8, r2
 8000f06:	4699      	mov	r9, r3
 8000f08:	46a2      	mov	sl, r4
 8000f0a:	46ab      	mov	fp, r5
 8000f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f0e:	2700      	movs	r7, #0
 8000f10:	e78b      	b.n	8000e2a <HAL_GPIO_Init+0xb6>
 8000f12:	2701      	movs	r7, #1
 8000f14:	40b7      	lsls	r7, r6
 8000f16:	e788      	b.n	8000e2a <HAL_GPIO_Init+0xb6>
 8000f18:	2702      	movs	r7, #2
 8000f1a:	40b7      	lsls	r7, r6
 8000f1c:	e785      	b.n	8000e2a <HAL_GPIO_Init+0xb6>
 8000f1e:	2703      	movs	r7, #3
 8000f20:	40b7      	lsls	r7, r6
 8000f22:	e782      	b.n	8000e2a <HAL_GPIO_Init+0xb6>
 8000f24:	40021000 	.word	0x40021000
 8000f28:	40010400 	.word	0x40010400
 8000f2c:	40010000 	.word	0x40010000
 8000f30:	48000400 	.word	0x48000400
 8000f34:	48000800 	.word	0x48000800
 8000f38:	48000c00 	.word	0x48000c00

08000f3c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000f3c:	6943      	ldr	r3, [r0, #20]
 8000f3e:	4059      	eors	r1, r3
 8000f40:	6141      	str	r1, [r0, #20]
}
 8000f42:	4770      	bx	lr

08000f44 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000f44:	b570      	push	{r4, r5, r6, lr}
 8000f46:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8000f48:	d01e      	beq.n	8000f88 <HAL_IWDG_Init+0x44>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8000f4a:	6803      	ldr	r3, [r0, #0]
 8000f4c:	4a11      	ldr	r2, [pc, #68]	; (8000f94 <HAL_IWDG_Init+0x50>)
 8000f4e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000f50:	4a11      	ldr	r2, [pc, #68]	; (8000f98 <HAL_IWDG_Init+0x54>)
 8000f52:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000f54:	6842      	ldr	r2, [r0, #4]
 8000f56:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000f58:	6882      	ldr	r2, [r0, #8]
 8000f5a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000f5c:	f7ff fa74 	bl	8000448 <HAL_GetTick>
 8000f60:	0005      	movs	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8000f62:	e004      	b.n	8000f6e <HAL_IWDG_Init+0x2a>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000f64:	f7ff fa70 	bl	8000448 <HAL_GetTick>
 8000f68:	1b40      	subs	r0, r0, r5
 8000f6a:	2827      	cmp	r0, #39	; 0x27
 8000f6c:	d80a      	bhi.n	8000f84 <HAL_IWDG_Init+0x40>
  while(hiwdg->Instance->SR != RESET)
 8000f6e:	6823      	ldr	r3, [r4, #0]
 8000f70:	68da      	ldr	r2, [r3, #12]
 8000f72:	2a00      	cmp	r2, #0
 8000f74:	d1f6      	bne.n	8000f64 <HAL_IWDG_Init+0x20>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 8000f76:	6919      	ldr	r1, [r3, #16]
 8000f78:	68e2      	ldr	r2, [r4, #12]
 8000f7a:	4291      	cmp	r1, r2
 8000f7c:	d006      	beq.n	8000f8c <HAL_IWDG_Init+0x48>
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 8000f7e:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8000f80:	611a      	str	r2, [r3, #16]
}
 8000f82:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8000f84:	2003      	movs	r0, #3
 8000f86:	e7fc      	b.n	8000f82 <HAL_IWDG_Init+0x3e>
    return HAL_ERROR;
 8000f88:	2001      	movs	r0, #1
 8000f8a:	e7fa      	b.n	8000f82 <HAL_IWDG_Init+0x3e>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f8c:	4a03      	ldr	r2, [pc, #12]	; (8000f9c <HAL_IWDG_Init+0x58>)
  return HAL_OK;
 8000f8e:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	e7f6      	b.n	8000f82 <HAL_IWDG_Init+0x3e>
 8000f94:	0000cccc 	.word	0x0000cccc
 8000f98:	00005555 	.word	0x00005555
 8000f9c:	0000aaaa 	.word	0x0000aaaa

08000fa0 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000fa0:	6803      	ldr	r3, [r0, #0]
 8000fa2:	4a02      	ldr	r2, [pc, #8]	; (8000fac <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 8000fa4:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	4770      	bx	lr
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	0000aaaa 	.word	0x0000aaaa

08000fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fb2:	46ce      	mov	lr, r9
 8000fb4:	4647      	mov	r7, r8
 8000fb6:	b580      	push	{r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fb8:	6803      	ldr	r3, [r0, #0]
{
 8000fba:	b083      	sub	sp, #12
 8000fbc:	0004      	movs	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fbe:	07da      	lsls	r2, r3, #31
 8000fc0:	d52f      	bpl.n	8001022 <HAL_RCC_OscConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fc2:	220c      	movs	r2, #12
 8000fc4:	48c4      	ldr	r0, [pc, #784]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 8000fc6:	6841      	ldr	r1, [r0, #4]
 8000fc8:	4011      	ands	r1, r2
 8000fca:	2904      	cmp	r1, #4
 8000fcc:	d100      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x20>
 8000fce:	e110      	b.n	80011f2 <HAL_RCC_OscConfig+0x242>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fd0:	6841      	ldr	r1, [r0, #4]
 8000fd2:	400a      	ands	r2, r1
 8000fd4:	2a08      	cmp	r2, #8
 8000fd6:	d100      	bne.n	8000fda <HAL_RCC_OscConfig+0x2a>
 8000fd8:	e107      	b.n	80011ea <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fda:	6863      	ldr	r3, [r4, #4]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d100      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x32>
 8000fe0:	e186      	b.n	80012f0 <HAL_RCC_OscConfig+0x340>
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d100      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x38>
 8000fe6:	e11a      	b.n	800121e <HAL_RCC_OscConfig+0x26e>
 8000fe8:	2b05      	cmp	r3, #5
 8000fea:	d100      	bne.n	8000fee <HAL_RCC_OscConfig+0x3e>
 8000fec:	e1db      	b.n	80013a6 <HAL_RCC_OscConfig+0x3f6>
 8000fee:	4bba      	ldr	r3, [pc, #744]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 8000ff0:	49ba      	ldr	r1, [pc, #744]	; (80012dc <HAL_RCC_OscConfig+0x32c>)
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	400a      	ands	r2, r1
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	49b9      	ldr	r1, [pc, #740]	; (80012e0 <HAL_RCC_OscConfig+0x330>)
 8000ffc:	400a      	ands	r2, r1
 8000ffe:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001000:	f7ff fa22 	bl	8000448 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001004:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8001006:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001008:	4eb3      	ldr	r6, [pc, #716]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 800100a:	02ad      	lsls	r5, r5, #10
 800100c:	e005      	b.n	800101a <HAL_RCC_OscConfig+0x6a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800100e:	f7ff fa1b 	bl	8000448 <HAL_GetTick>
 8001012:	1bc0      	subs	r0, r0, r7
 8001014:	2864      	cmp	r0, #100	; 0x64
 8001016:	d900      	bls.n	800101a <HAL_RCC_OscConfig+0x6a>
 8001018:	e12f      	b.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800101a:	6833      	ldr	r3, [r6, #0]
 800101c:	422b      	tst	r3, r5
 800101e:	d0f6      	beq.n	800100e <HAL_RCC_OscConfig+0x5e>
 8001020:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001022:	079a      	lsls	r2, r3, #30
 8001024:	d529      	bpl.n	800107a <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001026:	220c      	movs	r2, #12
 8001028:	49ab      	ldr	r1, [pc, #684]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 800102a:	6848      	ldr	r0, [r1, #4]
 800102c:	4202      	tst	r2, r0
 800102e:	d100      	bne.n	8001032 <HAL_RCC_OscConfig+0x82>
 8001030:	e0bf      	b.n	80011b2 <HAL_RCC_OscConfig+0x202>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001032:	6848      	ldr	r0, [r1, #4]
 8001034:	4002      	ands	r2, r0
 8001036:	2a08      	cmp	r2, #8
 8001038:	d100      	bne.n	800103c <HAL_RCC_OscConfig+0x8c>
 800103a:	e0b6      	b.n	80011aa <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800103c:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800103e:	4da6      	ldr	r5, [pc, #664]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001040:	2b00      	cmp	r3, #0
 8001042:	d100      	bne.n	8001046 <HAL_RCC_OscConfig+0x96>
 8001044:	e134      	b.n	80012b0 <HAL_RCC_OscConfig+0x300>
        __HAL_RCC_HSI_ENABLE();
 8001046:	2201      	movs	r2, #1
 8001048:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800104a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 800104c:	4313      	orrs	r3, r2
 800104e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001050:	f7ff f9fa 	bl	8000448 <HAL_GetTick>
 8001054:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001056:	e005      	b.n	8001064 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001058:	f7ff f9f6 	bl	8000448 <HAL_GetTick>
 800105c:	1bc0      	subs	r0, r0, r7
 800105e:	2802      	cmp	r0, #2
 8001060:	d900      	bls.n	8001064 <HAL_RCC_OscConfig+0xb4>
 8001062:	e10a      	b.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001064:	682b      	ldr	r3, [r5, #0]
 8001066:	421e      	tst	r6, r3
 8001068:	d0f6      	beq.n	8001058 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106a:	21f8      	movs	r1, #248	; 0xf8
 800106c:	682a      	ldr	r2, [r5, #0]
 800106e:	6923      	ldr	r3, [r4, #16]
 8001070:	438a      	bics	r2, r1
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	4313      	orrs	r3, r2
 8001076:	602b      	str	r3, [r5, #0]
 8001078:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800107a:	071a      	lsls	r2, r3, #28
 800107c:	d500      	bpl.n	8001080 <HAL_RCC_OscConfig+0xd0>
 800107e:	e07d      	b.n	800117c <HAL_RCC_OscConfig+0x1cc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001080:	075a      	lsls	r2, r3, #29
 8001082:	d540      	bpl.n	8001106 <HAL_RCC_OscConfig+0x156>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001084:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001086:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001088:	4b93      	ldr	r3, [pc, #588]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 800108a:	0552      	lsls	r2, r2, #21
 800108c:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800108e:	4680      	mov	r8, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001090:	4211      	tst	r1, r2
 8001092:	d108      	bne.n	80010a6 <HAL_RCC_OscConfig+0xf6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001094:	69d9      	ldr	r1, [r3, #28]
 8001096:	4311      	orrs	r1, r2
 8001098:	61d9      	str	r1, [r3, #28]
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	401a      	ands	r2, r3
 800109e:	9201      	str	r2, [sp, #4]
 80010a0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80010a2:	2301      	movs	r3, #1
 80010a4:	4698      	mov	r8, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a6:	2780      	movs	r7, #128	; 0x80
 80010a8:	4e8e      	ldr	r6, [pc, #568]	; (80012e4 <HAL_RCC_OscConfig+0x334>)
 80010aa:	007f      	lsls	r7, r7, #1
 80010ac:	6833      	ldr	r3, [r6, #0]
 80010ae:	423b      	tst	r3, r7
 80010b0:	d100      	bne.n	80010b4 <HAL_RCC_OscConfig+0x104>
 80010b2:	e0cd      	b.n	8001250 <HAL_RCC_OscConfig+0x2a0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b4:	68a3      	ldr	r3, [r4, #8]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d100      	bne.n	80010bc <HAL_RCC_OscConfig+0x10c>
 80010ba:	e0d9      	b.n	8001270 <HAL_RCC_OscConfig+0x2c0>
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d100      	bne.n	80010c2 <HAL_RCC_OscConfig+0x112>
 80010c0:	e0dd      	b.n	800127e <HAL_RCC_OscConfig+0x2ce>
 80010c2:	2b05      	cmp	r3, #5
 80010c4:	d100      	bne.n	80010c8 <HAL_RCC_OscConfig+0x118>
 80010c6:	e198      	b.n	80013fa <HAL_RCC_OscConfig+0x44a>
 80010c8:	2101      	movs	r1, #1
 80010ca:	4b83      	ldr	r3, [pc, #524]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 80010cc:	6a1a      	ldr	r2, [r3, #32]
 80010ce:	438a      	bics	r2, r1
 80010d0:	621a      	str	r2, [r3, #32]
 80010d2:	6a1a      	ldr	r2, [r3, #32]
 80010d4:	3103      	adds	r1, #3
 80010d6:	438a      	bics	r2, r1
 80010d8:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010da:	f7ff f9b5 	bl	8000448 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010de:	4f7e      	ldr	r7, [pc, #504]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
      tickstart = HAL_GetTick();
 80010e0:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010e2:	2602      	movs	r6, #2
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e4:	4d80      	ldr	r5, [pc, #512]	; (80012e8 <HAL_RCC_OscConfig+0x338>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010e6:	e006      	b.n	80010f6 <HAL_RCC_OscConfig+0x146>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e8:	f7ff f9ae 	bl	8000448 <HAL_GetTick>
 80010ec:	464b      	mov	r3, r9
 80010ee:	1ac0      	subs	r0, r0, r3
 80010f0:	42a8      	cmp	r0, r5
 80010f2:	d900      	bls.n	80010f6 <HAL_RCC_OscConfig+0x146>
 80010f4:	e0c1      	b.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f6:	6a3b      	ldr	r3, [r7, #32]
 80010f8:	421e      	tst	r6, r3
 80010fa:	d0f5      	beq.n	80010e8 <HAL_RCC_OscConfig+0x138>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010fc:	4643      	mov	r3, r8
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d100      	bne.n	8001104 <HAL_RCC_OscConfig+0x154>
 8001102:	e113      	b.n	800132c <HAL_RCC_OscConfig+0x37c>
 8001104:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001106:	06db      	lsls	r3, r3, #27
 8001108:	d512      	bpl.n	8001130 <HAL_RCC_OscConfig+0x180>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800110a:	6963      	ldr	r3, [r4, #20]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d100      	bne.n	8001112 <HAL_RCC_OscConfig+0x162>
 8001110:	e155      	b.n	80013be <HAL_RCC_OscConfig+0x40e>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001112:	3305      	adds	r3, #5
 8001114:	d000      	beq.n	8001118 <HAL_RCC_OscConfig+0x168>
 8001116:	e0f2      	b.n	80012fe <HAL_RCC_OscConfig+0x34e>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001118:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800111a:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 800111c:	4a6e      	ldr	r2, [pc, #440]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 800111e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001120:	438b      	bics	r3, r1
 8001122:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001124:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001126:	69a3      	ldr	r3, [r4, #24]
 8001128:	4381      	bics	r1, r0
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	430b      	orrs	r3, r1
 800112e:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001130:	6a23      	ldr	r3, [r4, #32]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d01c      	beq.n	8001170 <HAL_RCC_OscConfig+0x1c0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001136:	220c      	movs	r2, #12
 8001138:	4d67      	ldr	r5, [pc, #412]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 800113a:	6869      	ldr	r1, [r5, #4]
 800113c:	400a      	ands	r2, r1
 800113e:	2a08      	cmp	r2, #8
 8001140:	d03e      	beq.n	80011c0 <HAL_RCC_OscConfig+0x210>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001142:	2b02      	cmp	r3, #2
 8001144:	d100      	bne.n	8001148 <HAL_RCC_OscConfig+0x198>
 8001146:	e0f8      	b.n	800133a <HAL_RCC_OscConfig+0x38a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001148:	682b      	ldr	r3, [r5, #0]
 800114a:	4a68      	ldr	r2, [pc, #416]	; (80012ec <HAL_RCC_OscConfig+0x33c>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800114c:	002c      	movs	r4, r5
        __HAL_RCC_PLL_DISABLE();
 800114e:	4013      	ands	r3, r2
 8001150:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001152:	f7ff f979 	bl	8000448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001156:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8001158:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800115a:	04ad      	lsls	r5, r5, #18
 800115c:	e005      	b.n	800116a <HAL_RCC_OscConfig+0x1ba>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800115e:	f7ff f973 	bl	8000448 <HAL_GetTick>
 8001162:	1b80      	subs	r0, r0, r6
 8001164:	2802      	cmp	r0, #2
 8001166:	d900      	bls.n	800116a <HAL_RCC_OscConfig+0x1ba>
 8001168:	e087      	b.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800116a:	6823      	ldr	r3, [r4, #0]
 800116c:	422b      	tst	r3, r5
 800116e:	d1f6      	bne.n	800115e <HAL_RCC_OscConfig+0x1ae>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001170:	2000      	movs	r0, #0
}
 8001172:	b003      	add	sp, #12
 8001174:	bc0c      	pop	{r2, r3}
 8001176:	4690      	mov	r8, r2
 8001178:	4699      	mov	r9, r3
 800117a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800117c:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 800117e:	4d56      	ldr	r5, [pc, #344]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001180:	2b00      	cmp	r3, #0
 8001182:	d01f      	beq.n	80011c4 <HAL_RCC_OscConfig+0x214>
      __HAL_RCC_LSI_ENABLE();
 8001184:	2201      	movs	r2, #1
 8001186:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001188:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800118a:	4313      	orrs	r3, r2
 800118c:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 800118e:	f7ff f95b 	bl	8000448 <HAL_GetTick>
 8001192:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001194:	e004      	b.n	80011a0 <HAL_RCC_OscConfig+0x1f0>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001196:	f7ff f957 	bl	8000448 <HAL_GetTick>
 800119a:	1bc0      	subs	r0, r0, r7
 800119c:	2802      	cmp	r0, #2
 800119e:	d86c      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80011a2:	421e      	tst	r6, r3
 80011a4:	d0f7      	beq.n	8001196 <HAL_RCC_OscConfig+0x1e6>
 80011a6:	6823      	ldr	r3, [r4, #0]
 80011a8:	e76a      	b.n	8001080 <HAL_RCC_OscConfig+0xd0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011aa:	684a      	ldr	r2, [r1, #4]
 80011ac:	03d2      	lsls	r2, r2, #15
 80011ae:	d500      	bpl.n	80011b2 <HAL_RCC_OscConfig+0x202>
 80011b0:	e744      	b.n	800103c <HAL_RCC_OscConfig+0x8c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011b2:	4a49      	ldr	r2, [pc, #292]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 80011b4:	6812      	ldr	r2, [r2, #0]
 80011b6:	0792      	lsls	r2, r2, #30
 80011b8:	d525      	bpl.n	8001206 <HAL_RCC_OscConfig+0x256>
 80011ba:	68e2      	ldr	r2, [r4, #12]
 80011bc:	2a01      	cmp	r2, #1
 80011be:	d022      	beq.n	8001206 <HAL_RCC_OscConfig+0x256>
      return HAL_ERROR;
 80011c0:	2001      	movs	r0, #1
 80011c2:	e7d6      	b.n	8001172 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_DISABLE();
 80011c4:	2201      	movs	r2, #1
 80011c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011c8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80011ca:	4393      	bics	r3, r2
 80011cc:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80011ce:	f7ff f93b 	bl	8000448 <HAL_GetTick>
 80011d2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d4:	e004      	b.n	80011e0 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011d6:	f7ff f937 	bl	8000448 <HAL_GetTick>
 80011da:	1bc0      	subs	r0, r0, r7
 80011dc:	2802      	cmp	r0, #2
 80011de:	d84c      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011e0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80011e2:	421e      	tst	r6, r3
 80011e4:	d1f7      	bne.n	80011d6 <HAL_RCC_OscConfig+0x226>
 80011e6:	6823      	ldr	r3, [r4, #0]
 80011e8:	e74a      	b.n	8001080 <HAL_RCC_OscConfig+0xd0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011ea:	6842      	ldr	r2, [r0, #4]
 80011ec:	03d2      	lsls	r2, r2, #15
 80011ee:	d400      	bmi.n	80011f2 <HAL_RCC_OscConfig+0x242>
 80011f0:	e6f3      	b.n	8000fda <HAL_RCC_OscConfig+0x2a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f2:	4a39      	ldr	r2, [pc, #228]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 80011f4:	6812      	ldr	r2, [r2, #0]
 80011f6:	0392      	lsls	r2, r2, #14
 80011f8:	d400      	bmi.n	80011fc <HAL_RCC_OscConfig+0x24c>
 80011fa:	e712      	b.n	8001022 <HAL_RCC_OscConfig+0x72>
 80011fc:	6862      	ldr	r2, [r4, #4]
 80011fe:	2a00      	cmp	r2, #0
 8001200:	d000      	beq.n	8001204 <HAL_RCC_OscConfig+0x254>
 8001202:	e70e      	b.n	8001022 <HAL_RCC_OscConfig+0x72>
 8001204:	e7dc      	b.n	80011c0 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001206:	25f8      	movs	r5, #248	; 0xf8
 8001208:	4833      	ldr	r0, [pc, #204]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 800120a:	6922      	ldr	r2, [r4, #16]
 800120c:	6801      	ldr	r1, [r0, #0]
 800120e:	00d2      	lsls	r2, r2, #3
 8001210:	43a9      	bics	r1, r5
 8001212:	430a      	orrs	r2, r1
 8001214:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001216:	071a      	lsls	r2, r3, #28
 8001218:	d400      	bmi.n	800121c <HAL_RCC_OscConfig+0x26c>
 800121a:	e731      	b.n	8001080 <HAL_RCC_OscConfig+0xd0>
 800121c:	e7ae      	b.n	800117c <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800121e:	4d2e      	ldr	r5, [pc, #184]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 8001220:	4a2e      	ldr	r2, [pc, #184]	; (80012dc <HAL_RCC_OscConfig+0x32c>)
 8001222:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001224:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001226:	4013      	ands	r3, r2
 8001228:	602b      	str	r3, [r5, #0]
 800122a:	682b      	ldr	r3, [r5, #0]
 800122c:	4a2c      	ldr	r2, [pc, #176]	; (80012e0 <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800122e:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001230:	4013      	ands	r3, r2
 8001232:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001234:	f7ff f908 	bl	8000448 <HAL_GetTick>
 8001238:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800123a:	e004      	b.n	8001246 <HAL_RCC_OscConfig+0x296>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800123c:	f7ff f904 	bl	8000448 <HAL_GetTick>
 8001240:	1bc0      	subs	r0, r0, r7
 8001242:	2864      	cmp	r0, #100	; 0x64
 8001244:	d819      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	682b      	ldr	r3, [r5, #0]
 8001248:	4233      	tst	r3, r6
 800124a:	d1f7      	bne.n	800123c <HAL_RCC_OscConfig+0x28c>
 800124c:	6823      	ldr	r3, [r4, #0]
 800124e:	e6e8      	b.n	8001022 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001250:	6833      	ldr	r3, [r6, #0]
 8001252:	433b      	orrs	r3, r7
 8001254:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001256:	f7ff f8f7 	bl	8000448 <HAL_GetTick>
 800125a:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125c:	e004      	b.n	8001268 <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800125e:	f7ff f8f3 	bl	8000448 <HAL_GetTick>
 8001262:	1b40      	subs	r0, r0, r5
 8001264:	2864      	cmp	r0, #100	; 0x64
 8001266:	d808      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001268:	6833      	ldr	r3, [r6, #0]
 800126a:	423b      	tst	r3, r7
 800126c:	d0f7      	beq.n	800125e <HAL_RCC_OscConfig+0x2ae>
 800126e:	e721      	b.n	80010b4 <HAL_RCC_OscConfig+0x104>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001270:	4919      	ldr	r1, [pc, #100]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
 8001272:	6a0a      	ldr	r2, [r1, #32]
 8001274:	4313      	orrs	r3, r2
 8001276:	620b      	str	r3, [r1, #32]
 8001278:	e72f      	b.n	80010da <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 800127a:	2003      	movs	r0, #3
 800127c:	e779      	b.n	8001172 <HAL_RCC_OscConfig+0x1c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800127e:	2201      	movs	r2, #1
 8001280:	4e15      	ldr	r6, [pc, #84]	; (80012d8 <HAL_RCC_OscConfig+0x328>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001282:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001284:	6a33      	ldr	r3, [r6, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001286:	4d18      	ldr	r5, [pc, #96]	; (80012e8 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001288:	4393      	bics	r3, r2
 800128a:	6233      	str	r3, [r6, #32]
 800128c:	6a33      	ldr	r3, [r6, #32]
 800128e:	3203      	adds	r2, #3
 8001290:	4393      	bics	r3, r2
 8001292:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8001294:	f7ff f8d8 	bl	8000448 <HAL_GetTick>
 8001298:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800129a:	e005      	b.n	80012a8 <HAL_RCC_OscConfig+0x2f8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800129c:	f7ff f8d4 	bl	8000448 <HAL_GetTick>
 80012a0:	464b      	mov	r3, r9
 80012a2:	1ac0      	subs	r0, r0, r3
 80012a4:	42a8      	cmp	r0, r5
 80012a6:	d8e8      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a8:	6a33      	ldr	r3, [r6, #32]
 80012aa:	421f      	tst	r7, r3
 80012ac:	d1f6      	bne.n	800129c <HAL_RCC_OscConfig+0x2ec>
 80012ae:	e725      	b.n	80010fc <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_HSI_DISABLE();
 80012b0:	2201      	movs	r2, #1
 80012b2:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b4:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80012b6:	4393      	bics	r3, r2
 80012b8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012ba:	f7ff f8c5 	bl	8000448 <HAL_GetTick>
 80012be:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012c0:	e004      	b.n	80012cc <HAL_RCC_OscConfig+0x31c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012c2:	f7ff f8c1 	bl	8000448 <HAL_GetTick>
 80012c6:	1bc0      	subs	r0, r0, r7
 80012c8:	2802      	cmp	r0, #2
 80012ca:	d8d6      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012cc:	682b      	ldr	r3, [r5, #0]
 80012ce:	421e      	tst	r6, r3
 80012d0:	d1f7      	bne.n	80012c2 <HAL_RCC_OscConfig+0x312>
 80012d2:	6823      	ldr	r3, [r4, #0]
 80012d4:	e6d1      	b.n	800107a <HAL_RCC_OscConfig+0xca>
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	40021000 	.word	0x40021000
 80012dc:	fffeffff 	.word	0xfffeffff
 80012e0:	fffbffff 	.word	0xfffbffff
 80012e4:	40007000 	.word	0x40007000
 80012e8:	00001388 	.word	0x00001388
 80012ec:	feffffff 	.word	0xfeffffff
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	4a47      	ldr	r2, [pc, #284]	; (8001410 <HAL_RCC_OscConfig+0x460>)
 80012f4:	025b      	lsls	r3, r3, #9
 80012f6:	6811      	ldr	r1, [r2, #0]
 80012f8:	430b      	orrs	r3, r1
 80012fa:	6013      	str	r3, [r2, #0]
 80012fc:	e680      	b.n	8001000 <HAL_RCC_OscConfig+0x50>
      __HAL_RCC_HSI14ADC_DISABLE();
 80012fe:	2204      	movs	r2, #4
 8001300:	4d43      	ldr	r5, [pc, #268]	; (8001410 <HAL_RCC_OscConfig+0x460>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001302:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001304:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001306:	4313      	orrs	r3, r2
 8001308:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800130a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800130c:	3a03      	subs	r2, #3
 800130e:	4393      	bics	r3, r2
 8001310:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001312:	f7ff f899 	bl	8000448 <HAL_GetTick>
 8001316:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001318:	e004      	b.n	8001324 <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800131a:	f7ff f895 	bl	8000448 <HAL_GetTick>
 800131e:	1bc0      	subs	r0, r0, r7
 8001320:	2802      	cmp	r0, #2
 8001322:	d8aa      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001324:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001326:	421e      	tst	r6, r3
 8001328:	d1f7      	bne.n	800131a <HAL_RCC_OscConfig+0x36a>
 800132a:	e701      	b.n	8001130 <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_PWR_CLK_DISABLE();
 800132c:	4a38      	ldr	r2, [pc, #224]	; (8001410 <HAL_RCC_OscConfig+0x460>)
 800132e:	4939      	ldr	r1, [pc, #228]	; (8001414 <HAL_RCC_OscConfig+0x464>)
 8001330:	69d3      	ldr	r3, [r2, #28]
 8001332:	400b      	ands	r3, r1
 8001334:	61d3      	str	r3, [r2, #28]
 8001336:	6823      	ldr	r3, [r4, #0]
 8001338:	e6e5      	b.n	8001106 <HAL_RCC_OscConfig+0x156>
        __HAL_RCC_PLL_DISABLE();
 800133a:	682b      	ldr	r3, [r5, #0]
 800133c:	4a36      	ldr	r2, [pc, #216]	; (8001418 <HAL_RCC_OscConfig+0x468>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800133e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001340:	4013      	ands	r3, r2
 8001342:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001344:	f7ff f880 	bl	8000448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001348:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 800134a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134c:	e004      	b.n	8001358 <HAL_RCC_OscConfig+0x3a8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800134e:	f7ff f87b 	bl	8000448 <HAL_GetTick>
 8001352:	1bc0      	subs	r0, r0, r7
 8001354:	2802      	cmp	r0, #2
 8001356:	d890      	bhi.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001358:	682b      	ldr	r3, [r5, #0]
 800135a:	4233      	tst	r3, r6
 800135c:	d1f7      	bne.n	800134e <HAL_RCC_OscConfig+0x39e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800135e:	220f      	movs	r2, #15
 8001360:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001362:	4393      	bics	r3, r2
 8001364:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001366:	4313      	orrs	r3, r2
 8001368:	62eb      	str	r3, [r5, #44]	; 0x2c
 800136a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800136c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800136e:	686a      	ldr	r2, [r5, #4]
 8001370:	430b      	orrs	r3, r1
 8001372:	492a      	ldr	r1, [pc, #168]	; (800141c <HAL_RCC_OscConfig+0x46c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001374:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001376:	400a      	ands	r2, r1
 8001378:	4313      	orrs	r3, r2
 800137a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	682a      	ldr	r2, [r5, #0]
 8001380:	045b      	lsls	r3, r3, #17
 8001382:	4313      	orrs	r3, r2
 8001384:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001386:	f7ff f85f 	bl	8000448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800138a:	4d21      	ldr	r5, [pc, #132]	; (8001410 <HAL_RCC_OscConfig+0x460>)
        tickstart = HAL_GetTick();
 800138c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800138e:	04a4      	lsls	r4, r4, #18
 8001390:	e005      	b.n	800139e <HAL_RCC_OscConfig+0x3ee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001392:	f7ff f859 	bl	8000448 <HAL_GetTick>
 8001396:	1b80      	subs	r0, r0, r6
 8001398:	2802      	cmp	r0, #2
 800139a:	d900      	bls.n	800139e <HAL_RCC_OscConfig+0x3ee>
 800139c:	e76d      	b.n	800127a <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800139e:	682b      	ldr	r3, [r5, #0]
 80013a0:	4223      	tst	r3, r4
 80013a2:	d0f6      	beq.n	8001392 <HAL_RCC_OscConfig+0x3e2>
 80013a4:	e6e4      	b.n	8001170 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a6:	2280      	movs	r2, #128	; 0x80
 80013a8:	4b19      	ldr	r3, [pc, #100]	; (8001410 <HAL_RCC_OscConfig+0x460>)
 80013aa:	02d2      	lsls	r2, r2, #11
 80013ac:	6819      	ldr	r1, [r3, #0]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	2280      	movs	r2, #128	; 0x80
 80013b4:	6819      	ldr	r1, [r3, #0]
 80013b6:	0252      	lsls	r2, r2, #9
 80013b8:	430a      	orrs	r2, r1
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	e620      	b.n	8001000 <HAL_RCC_OscConfig+0x50>
      __HAL_RCC_HSI14ADC_DISABLE();
 80013be:	2104      	movs	r1, #4
 80013c0:	4d13      	ldr	r5, [pc, #76]	; (8001410 <HAL_RCC_OscConfig+0x460>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013c2:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80013c4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80013c6:	430a      	orrs	r2, r1
 80013c8:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80013ca:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80013cc:	4313      	orrs	r3, r2
 80013ce:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80013d0:	f7ff f83a 	bl	8000448 <HAL_GetTick>
 80013d4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013d6:	e005      	b.n	80013e4 <HAL_RCC_OscConfig+0x434>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013d8:	f7ff f836 	bl	8000448 <HAL_GetTick>
 80013dc:	1bc0      	subs	r0, r0, r7
 80013de:	2802      	cmp	r0, #2
 80013e0:	d900      	bls.n	80013e4 <HAL_RCC_OscConfig+0x434>
 80013e2:	e74a      	b.n	800127a <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80013e6:	421e      	tst	r6, r3
 80013e8:	d0f6      	beq.n	80013d8 <HAL_RCC_OscConfig+0x428>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013ea:	21f8      	movs	r1, #248	; 0xf8
 80013ec:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80013ee:	69a3      	ldr	r3, [r4, #24]
 80013f0:	438a      	bics	r2, r1
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	4313      	orrs	r3, r2
 80013f6:	636b      	str	r3, [r5, #52]	; 0x34
 80013f8:	e69a      	b.n	8001130 <HAL_RCC_OscConfig+0x180>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013fa:	2104      	movs	r1, #4
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <HAL_RCC_OscConfig+0x460>)
 80013fe:	6a1a      	ldr	r2, [r3, #32]
 8001400:	430a      	orrs	r2, r1
 8001402:	621a      	str	r2, [r3, #32]
 8001404:	6a1a      	ldr	r2, [r3, #32]
 8001406:	3903      	subs	r1, #3
 8001408:	430a      	orrs	r2, r1
 800140a:	621a      	str	r2, [r3, #32]
 800140c:	e665      	b.n	80010da <HAL_RCC_OscConfig+0x12a>
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	40021000 	.word	0x40021000
 8001414:	efffffff 	.word	0xefffffff
 8001418:	feffffff 	.word	0xfeffffff
 800141c:	ffc2ffff 	.word	0xffc2ffff

08001420 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001422:	46ce      	mov	lr, r9
 8001424:	4647      	mov	r7, r8
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001426:	2201      	movs	r2, #1
{
 8001428:	b580      	push	{r7, lr}
 800142a:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800142c:	495c      	ldr	r1, [pc, #368]	; (80015a0 <HAL_RCC_ClockConfig+0x180>)
{
 800142e:	b089      	sub	sp, #36	; 0x24
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001430:	680b      	ldr	r3, [r1, #0]
{
 8001432:	0005      	movs	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001434:	4013      	ands	r3, r2
 8001436:	42a3      	cmp	r3, r4
 8001438:	d20d      	bcs.n	8001456 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143a:	680b      	ldr	r3, [r1, #0]
 800143c:	4393      	bics	r3, r2
 800143e:	4323      	orrs	r3, r4
 8001440:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001442:	680b      	ldr	r3, [r1, #0]
 8001444:	401a      	ands	r2, r3
 8001446:	4294      	cmp	r4, r2
 8001448:	d005      	beq.n	8001456 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 800144a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 800144c:	b009      	add	sp, #36	; 0x24
 800144e:	bc0c      	pop	{r2, r3}
 8001450:	4690      	mov	r8, r2
 8001452:	4699      	mov	r9, r3
 8001454:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001456:	682b      	ldr	r3, [r5, #0]
 8001458:	079a      	lsls	r2, r3, #30
 800145a:	d506      	bpl.n	800146a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800145c:	20f0      	movs	r0, #240	; 0xf0
 800145e:	4951      	ldr	r1, [pc, #324]	; (80015a4 <HAL_RCC_ClockConfig+0x184>)
 8001460:	684a      	ldr	r2, [r1, #4]
 8001462:	4382      	bics	r2, r0
 8001464:	68a8      	ldr	r0, [r5, #8]
 8001466:	4302      	orrs	r2, r0
 8001468:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800146a:	07db      	lsls	r3, r3, #31
 800146c:	d524      	bpl.n	80014b8 <HAL_RCC_ClockConfig+0x98>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146e:	4b4d      	ldr	r3, [pc, #308]	; (80015a4 <HAL_RCC_ClockConfig+0x184>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001470:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001472:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001474:	2a01      	cmp	r2, #1
 8001476:	d06a      	beq.n	800154e <HAL_RCC_ClockConfig+0x12e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001478:	2a02      	cmp	r2, #2
 800147a:	d063      	beq.n	8001544 <HAL_RCC_ClockConfig+0x124>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147c:	079b      	lsls	r3, r3, #30
 800147e:	d5e4      	bpl.n	800144a <HAL_RCC_ClockConfig+0x2a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001480:	2103      	movs	r1, #3
 8001482:	4e48      	ldr	r6, [pc, #288]	; (80015a4 <HAL_RCC_ClockConfig+0x184>)
 8001484:	6873      	ldr	r3, [r6, #4]
 8001486:	438b      	bics	r3, r1
 8001488:	4313      	orrs	r3, r2
 800148a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800148c:	f7fe ffdc 	bl	8000448 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001490:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001492:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001494:	2b01      	cmp	r3, #1
 8001496:	d05d      	beq.n	8001554 <HAL_RCC_ClockConfig+0x134>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001498:	2b02      	cmp	r3, #2
 800149a:	d06b      	beq.n	8001574 <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800149c:	230c      	movs	r3, #12
 800149e:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014a0:	4b41      	ldr	r3, [pc, #260]	; (80015a8 <HAL_RCC_ClockConfig+0x188>)
 80014a2:	4699      	mov	r9, r3
 80014a4:	e004      	b.n	80014b0 <HAL_RCC_ClockConfig+0x90>
 80014a6:	f7fe ffcf 	bl	8000448 <HAL_GetTick>
 80014aa:	1bc0      	subs	r0, r0, r7
 80014ac:	4548      	cmp	r0, r9
 80014ae:	d84c      	bhi.n	800154a <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80014b0:	4642      	mov	r2, r8
 80014b2:	6873      	ldr	r3, [r6, #4]
 80014b4:	421a      	tst	r2, r3
 80014b6:	d1f6      	bne.n	80014a6 <HAL_RCC_ClockConfig+0x86>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80014b8:	2101      	movs	r1, #1
 80014ba:	4a39      	ldr	r2, [pc, #228]	; (80015a0 <HAL_RCC_ClockConfig+0x180>)
 80014bc:	6813      	ldr	r3, [r2, #0]
 80014be:	400b      	ands	r3, r1
 80014c0:	429c      	cmp	r4, r3
 80014c2:	d205      	bcs.n	80014d0 <HAL_RCC_ClockConfig+0xb0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014c4:	6813      	ldr	r3, [r2, #0]
 80014c6:	438b      	bics	r3, r1
 80014c8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80014ca:	6813      	ldr	r3, [r2, #0]
 80014cc:	4219      	tst	r1, r3
 80014ce:	d1bc      	bne.n	800144a <HAL_RCC_ClockConfig+0x2a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d0:	682b      	ldr	r3, [r5, #0]
 80014d2:	075b      	lsls	r3, r3, #29
 80014d4:	d506      	bpl.n	80014e4 <HAL_RCC_ClockConfig+0xc4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80014d6:	4a33      	ldr	r2, [pc, #204]	; (80015a4 <HAL_RCC_ClockConfig+0x184>)
 80014d8:	4934      	ldr	r1, [pc, #208]	; (80015ac <HAL_RCC_ClockConfig+0x18c>)
 80014da:	6853      	ldr	r3, [r2, #4]
 80014dc:	400b      	ands	r3, r1
 80014de:	68e9      	ldr	r1, [r5, #12]
 80014e0:	430b      	orrs	r3, r1
 80014e2:	6053      	str	r3, [r2, #4]
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80014e4:	4b32      	ldr	r3, [pc, #200]	; (80015b0 <HAL_RCC_ClockConfig+0x190>)
 80014e6:	466a      	mov	r2, sp
 80014e8:	0018      	movs	r0, r3
 80014ea:	c870      	ldmia	r0!, {r4, r5, r6}
 80014ec:	c270      	stmia	r2!, {r4, r5, r6}
 80014ee:	6800      	ldr	r0, [r0, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80014f0:	3310      	adds	r3, #16
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80014f2:	6010      	str	r0, [r2, #0]
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80014f4:	aa04      	add	r2, sp, #16
 80014f6:	0010      	movs	r0, r2
 80014f8:	cb70      	ldmia	r3!, {r4, r5, r6}
 80014fa:	c070      	stmia	r0!, {r4, r5, r6}
 80014fc:	681b      	ldr	r3, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80014fe:	4d29      	ldr	r5, [pc, #164]	; (80015a4 <HAL_RCC_ClockConfig+0x184>)
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001500:	6003      	str	r3, [r0, #0]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001502:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8001504:	6868      	ldr	r0, [r5, #4]
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001506:	4669      	mov	r1, sp
  switch (tmpreg & RCC_CFGR_SWS)
 8001508:	4003      	ands	r3, r0
 800150a:	2b08      	cmp	r3, #8
 800150c:	d10b      	bne.n	8001526 <HAL_RCC_ClockConfig+0x106>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800150e:	3307      	adds	r3, #7
 8001510:	0c84      	lsrs	r4, r0, #18
 8001512:	401c      	ands	r4, r3
 8001514:	5d0c      	ldrb	r4, [r1, r4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001516:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001518:	400b      	ands	r3, r1
 800151a:	5cd1      	ldrb	r1, [r2, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800151c:	03c3      	lsls	r3, r0, #15
 800151e:	d439      	bmi.n	8001594 <HAL_RCC_ClockConfig+0x174>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001520:	4824      	ldr	r0, [pc, #144]	; (80015b4 <HAL_RCC_ClockConfig+0x194>)
 8001522:	4360      	muls	r0, r4
 8001524:	e000      	b.n	8001528 <HAL_RCC_ClockConfig+0x108>
      sysclockfreq = HSE_VALUE;
 8001526:	4824      	ldr	r0, [pc, #144]	; (80015b8 <HAL_RCC_ClockConfig+0x198>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001528:	4b1e      	ldr	r3, [pc, #120]	; (80015a4 <HAL_RCC_ClockConfig+0x184>)
 800152a:	4a24      	ldr	r2, [pc, #144]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	061b      	lsls	r3, r3, #24
 8001530:	0f1b      	lsrs	r3, r3, #28
 8001532:	5cd3      	ldrb	r3, [r2, r3]
 8001534:	40d8      	lsrs	r0, r3
 8001536:	4b22      	ldr	r3, [pc, #136]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001538:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800153a:	2000      	movs	r0, #0
 800153c:	f7fe ff5a 	bl	80003f4 <HAL_InitTick>
  return HAL_OK;
 8001540:	2000      	movs	r0, #0
 8001542:	e783      	b.n	800144c <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001544:	019b      	lsls	r3, r3, #6
 8001546:	d49b      	bmi.n	8001480 <HAL_RCC_ClockConfig+0x60>
 8001548:	e77f      	b.n	800144a <HAL_RCC_ClockConfig+0x2a>
          return HAL_TIMEOUT;
 800154a:	2003      	movs	r0, #3
 800154c:	e77e      	b.n	800144c <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	039b      	lsls	r3, r3, #14
 8001550:	d496      	bmi.n	8001480 <HAL_RCC_ClockConfig+0x60>
 8001552:	e77a      	b.n	800144a <HAL_RCC_ClockConfig+0x2a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001554:	330b      	adds	r3, #11
 8001556:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001558:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <HAL_RCC_ClockConfig+0x188>)
 800155a:	4699      	mov	r9, r3
 800155c:	e004      	b.n	8001568 <HAL_RCC_ClockConfig+0x148>
 800155e:	f7fe ff73 	bl	8000448 <HAL_GetTick>
 8001562:	1bc0      	subs	r0, r0, r7
 8001564:	4548      	cmp	r0, r9
 8001566:	d8f0      	bhi.n	800154a <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001568:	4642      	mov	r2, r8
 800156a:	6873      	ldr	r3, [r6, #4]
 800156c:	4013      	ands	r3, r2
 800156e:	2b04      	cmp	r3, #4
 8001570:	d1f5      	bne.n	800155e <HAL_RCC_ClockConfig+0x13e>
 8001572:	e7a1      	b.n	80014b8 <HAL_RCC_ClockConfig+0x98>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001574:	330a      	adds	r3, #10
 8001576:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <HAL_RCC_ClockConfig+0x188>)
 800157a:	4699      	mov	r9, r3
 800157c:	e004      	b.n	8001588 <HAL_RCC_ClockConfig+0x168>
 800157e:	f7fe ff63 	bl	8000448 <HAL_GetTick>
 8001582:	1bc0      	subs	r0, r0, r7
 8001584:	4548      	cmp	r0, r9
 8001586:	d8e0      	bhi.n	800154a <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001588:	4642      	mov	r2, r8
 800158a:	6873      	ldr	r3, [r6, #4]
 800158c:	4013      	ands	r3, r2
 800158e:	2b08      	cmp	r3, #8
 8001590:	d1f5      	bne.n	800157e <HAL_RCC_ClockConfig+0x15e>
 8001592:	e791      	b.n	80014b8 <HAL_RCC_ClockConfig+0x98>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001594:	4808      	ldr	r0, [pc, #32]	; (80015b8 <HAL_RCC_ClockConfig+0x198>)
 8001596:	f7fe fdb7 	bl	8000108 <__udivsi3>
 800159a:	4360      	muls	r0, r4
 800159c:	e7c4      	b.n	8001528 <HAL_RCC_ClockConfig+0x108>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	40022000 	.word	0x40022000
 80015a4:	40021000 	.word	0x40021000
 80015a8:	00001388 	.word	0x00001388
 80015ac:	fffff8ff 	.word	0xfffff8ff
 80015b0:	080048b0 	.word	0x080048b0
 80015b4:	003d0900 	.word	0x003d0900
 80015b8:	007a1200 	.word	0x007a1200
 80015bc:	080048ec 	.word	0x080048ec
 80015c0:	20000094 	.word	0x20000094

080015c4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80015c4:	4b01      	ldr	r3, [pc, #4]	; (80015cc <HAL_RCC_GetHCLKFreq+0x8>)
 80015c6:	6818      	ldr	r0, [r3, #0]
}
 80015c8:	4770      	bx	lr
 80015ca:	46c0      	nop			; (mov r8, r8)
 80015cc:	20000094 	.word	0x20000094

080015d0 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015d0:	b510      	push	{r4, lr}
 80015d2:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80015d4:	d064      	beq.n	80016a0 <HAL_TIM_Base_Init+0xd0>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80015d6:	233d      	movs	r3, #61	; 0x3d
 80015d8:	5cc3      	ldrb	r3, [r0, r3]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d03d      	beq.n	800165c <HAL_TIM_Base_Init+0x8c>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80015e0:	2202      	movs	r2, #2
 80015e2:	233d      	movs	r3, #61	; 0x3d
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015e4:	492f      	ldr	r1, [pc, #188]	; (80016a4 <HAL_TIM_Base_Init+0xd4>)
  htim->State= HAL_TIM_STATE_BUSY;
 80015e6:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015e8:	6823      	ldr	r3, [r4, #0]
  tmpcr1 = TIMx->CR1;
 80015ea:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015ec:	428b      	cmp	r3, r1
 80015ee:	d021      	beq.n	8001634 <HAL_TIM_Base_Init+0x64>
 80015f0:	2180      	movs	r1, #128	; 0x80
 80015f2:	05c9      	lsls	r1, r1, #23
 80015f4:	428b      	cmp	r3, r1
 80015f6:	d036      	beq.n	8001666 <HAL_TIM_Base_Init+0x96>
 80015f8:	492b      	ldr	r1, [pc, #172]	; (80016a8 <HAL_TIM_Base_Init+0xd8>)
 80015fa:	428b      	cmp	r3, r1
 80015fc:	d033      	beq.n	8001666 <HAL_TIM_Base_Init+0x96>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015fe:	492b      	ldr	r1, [pc, #172]	; (80016ac <HAL_TIM_Base_Init+0xdc>)
 8001600:	428b      	cmp	r3, r1
 8001602:	d048      	beq.n	8001696 <HAL_TIM_Base_Init+0xc6>
 8001604:	492a      	ldr	r1, [pc, #168]	; (80016b0 <HAL_TIM_Base_Init+0xe0>)
 8001606:	428b      	cmp	r3, r1
 8001608:	d018      	beq.n	800163c <HAL_TIM_Base_Init+0x6c>
 800160a:	492a      	ldr	r1, [pc, #168]	; (80016b4 <HAL_TIM_Base_Init+0xe4>)
 800160c:	428b      	cmp	r3, r1
 800160e:	d015      	beq.n	800163c <HAL_TIM_Base_Init+0x6c>
 8001610:	4929      	ldr	r1, [pc, #164]	; (80016b8 <HAL_TIM_Base_Init+0xe8>)
 8001612:	428b      	cmp	r3, r1
 8001614:	d012      	beq.n	800163c <HAL_TIM_Base_Init+0x6c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001616:	2180      	movs	r1, #128	; 0x80
 8001618:	438a      	bics	r2, r1
 800161a:	69a1      	ldr	r1, [r4, #24]
 800161c:	430a      	orrs	r2, r1

  TIMx->CR1 = tmpcr1;
 800161e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001620:	68e2      	ldr	r2, [r4, #12]
 8001622:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001624:	6862      	ldr	r2, [r4, #4]
 8001626:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001628:	2201      	movs	r2, #1
 800162a:	615a      	str	r2, [r3, #20]
  htim->State= HAL_TIM_STATE_READY;
 800162c:	233d      	movs	r3, #61	; 0x3d
  return HAL_OK;
 800162e:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001630:	54e2      	strb	r2, [r4, r3]
}
 8001632:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001634:	2170      	movs	r1, #112	; 0x70
 8001636:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 8001638:	68a1      	ldr	r1, [r4, #8]
 800163a:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800163c:	491f      	ldr	r1, [pc, #124]	; (80016bc <HAL_TIM_Base_Init+0xec>)
 800163e:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001640:	6921      	ldr	r1, [r4, #16]
 8001642:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	438a      	bics	r2, r1
 8001648:	69a1      	ldr	r1, [r4, #24]
 800164a:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800164c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800164e:	68e2      	ldr	r2, [r4, #12]
 8001650:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001652:	6862      	ldr	r2, [r4, #4]
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001656:	6962      	ldr	r2, [r4, #20]
 8001658:	631a      	str	r2, [r3, #48]	; 0x30
 800165a:	e7e5      	b.n	8001628 <HAL_TIM_Base_Init+0x58>
    htim->Lock = HAL_UNLOCKED;
 800165c:	223c      	movs	r2, #60	; 0x3c
 800165e:	5483      	strb	r3, [r0, r2]
    HAL_TIM_Base_MspInit(htim);
 8001660:	f002 ffb2 	bl	80045c8 <HAL_TIM_Base_MspInit>
 8001664:	e7bc      	b.n	80015e0 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001666:	2170      	movs	r1, #112	; 0x70
 8001668:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 800166a:	68a1      	ldr	r1, [r4, #8]
 800166c:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800166e:	4913      	ldr	r1, [pc, #76]	; (80016bc <HAL_TIM_Base_Init+0xec>)
 8001670:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001672:	6921      	ldr	r1, [r4, #16]
 8001674:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001676:	2180      	movs	r1, #128	; 0x80
 8001678:	438a      	bics	r2, r1
 800167a:	69a1      	ldr	r1, [r4, #24]
 800167c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800167e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001680:	68e2      	ldr	r2, [r4, #12]
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001684:	6862      	ldr	r2, [r4, #4]
 8001686:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001688:	4a0a      	ldr	r2, [pc, #40]	; (80016b4 <HAL_TIM_Base_Init+0xe4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d0e3      	beq.n	8001656 <HAL_TIM_Base_Init+0x86>
 800168e:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <HAL_TIM_Base_Init+0xe8>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d0e0      	beq.n	8001656 <HAL_TIM_Base_Init+0x86>
 8001694:	e7c8      	b.n	8001628 <HAL_TIM_Base_Init+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001696:	4909      	ldr	r1, [pc, #36]	; (80016bc <HAL_TIM_Base_Init+0xec>)
 8001698:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800169a:	6921      	ldr	r1, [r4, #16]
 800169c:	430a      	orrs	r2, r1
 800169e:	e7ba      	b.n	8001616 <HAL_TIM_Base_Init+0x46>
    return HAL_ERROR;
 80016a0:	2001      	movs	r0, #1
 80016a2:	e7c6      	b.n	8001632 <HAL_TIM_Base_Init+0x62>
 80016a4:	40012c00 	.word	0x40012c00
 80016a8:	40000400 	.word	0x40000400
 80016ac:	40002000 	.word	0x40002000
 80016b0:	40014000 	.word	0x40014000
 80016b4:	40014400 	.word	0x40014400
 80016b8:	40014800 	.word	0x40014800
 80016bc:	fffffcff 	.word	0xfffffcff

080016c0 <HAL_TIM_Base_Start>:
  htim->State= HAL_TIM_STATE_BUSY;
 80016c0:	223d      	movs	r2, #61	; 0x3d
 80016c2:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 80016c4:	2101      	movs	r1, #1
{
 80016c6:	b510      	push	{r4, lr}
  __HAL_TIM_ENABLE(htim);
 80016c8:	6804      	ldr	r4, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80016ca:	5483      	strb	r3, [r0, r2]
  __HAL_TIM_ENABLE(htim);
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	430b      	orrs	r3, r1
 80016d0:	6023      	str	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_READY;
 80016d2:	5481      	strb	r1, [r0, r2]
}
 80016d4:	2000      	movs	r0, #0
 80016d6:	bd10      	pop	{r4, pc}

080016d8 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80016d8:	6803      	ldr	r3, [r0, #0]
 80016da:	2001      	movs	r0, #1
 80016dc:	68d9      	ldr	r1, [r3, #12]
 80016de:	4301      	orrs	r1, r0
 80016e0:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4302      	orrs	r2, r0
 80016e6:	601a      	str	r2, [r3, #0]
}
 80016e8:	2000      	movs	r0, #0
 80016ea:	4770      	bx	lr

080016ec <HAL_TIM_OC_Start_IT>:
 80016ec:	2904      	cmp	r1, #4
 80016ee:	d023      	beq.n	8001738 <HAL_TIM_OC_Start_IT+0x4c>
 80016f0:	d92d      	bls.n	800174e <HAL_TIM_OC_Start_IT+0x62>
 80016f2:	2908      	cmp	r1, #8
 80016f4:	d020      	beq.n	8001738 <HAL_TIM_OC_Start_IT+0x4c>
 80016f6:	290c      	cmp	r1, #12
 80016f8:	d131      	bne.n	800175e <HAL_TIM_OC_Start_IT+0x72>
 80016fa:	6803      	ldr	r3, [r0, #0]
 80016fc:	2010      	movs	r0, #16
 80016fe:	68da      	ldr	r2, [r3, #12]
 8001700:	4302      	orrs	r2, r0
 8001702:	60da      	str	r2, [r3, #12]
 8001704:	2201      	movs	r2, #1
 8001706:	408a      	lsls	r2, r1
 8001708:	6a19      	ldr	r1, [r3, #32]
 800170a:	4391      	bics	r1, r2
 800170c:	6219      	str	r1, [r3, #32]
 800170e:	6a19      	ldr	r1, [r3, #32]
 8001710:	430a      	orrs	r2, r1
 8001712:	621a      	str	r2, [r3, #32]
 8001714:	4a13      	ldr	r2, [pc, #76]	; (8001764 <HAL_TIM_OC_Start_IT+0x78>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d013      	beq.n	8001742 <HAL_TIM_OC_Start_IT+0x56>
 800171a:	4a13      	ldr	r2, [pc, #76]	; (8001768 <HAL_TIM_OC_Start_IT+0x7c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d010      	beq.n	8001742 <HAL_TIM_OC_Start_IT+0x56>
 8001720:	4a12      	ldr	r2, [pc, #72]	; (800176c <HAL_TIM_OC_Start_IT+0x80>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d00d      	beq.n	8001742 <HAL_TIM_OC_Start_IT+0x56>
 8001726:	4a12      	ldr	r2, [pc, #72]	; (8001770 <HAL_TIM_OC_Start_IT+0x84>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d00a      	beq.n	8001742 <HAL_TIM_OC_Start_IT+0x56>
 800172c:	2101      	movs	r1, #1
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2000      	movs	r0, #0
 8001732:	430a      	orrs	r2, r1
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	4770      	bx	lr
 8001738:	6803      	ldr	r3, [r0, #0]
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	430a      	orrs	r2, r1
 800173e:	60da      	str	r2, [r3, #12]
 8001740:	e7e0      	b.n	8001704 <HAL_TIM_OC_Start_IT+0x18>
 8001742:	2280      	movs	r2, #128	; 0x80
 8001744:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001746:	0212      	lsls	r2, r2, #8
 8001748:	430a      	orrs	r2, r1
 800174a:	645a      	str	r2, [r3, #68]	; 0x44
 800174c:	e7ee      	b.n	800172c <HAL_TIM_OC_Start_IT+0x40>
 800174e:	2900      	cmp	r1, #0
 8001750:	d105      	bne.n	800175e <HAL_TIM_OC_Start_IT+0x72>
 8001752:	6803      	ldr	r3, [r0, #0]
 8001754:	2002      	movs	r0, #2
 8001756:	68da      	ldr	r2, [r3, #12]
 8001758:	4302      	orrs	r2, r0
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	e7d2      	b.n	8001704 <HAL_TIM_OC_Start_IT+0x18>
 800175e:	6803      	ldr	r3, [r0, #0]
 8001760:	e7d0      	b.n	8001704 <HAL_TIM_OC_Start_IT+0x18>
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	40012c00 	.word	0x40012c00
 8001768:	40014000 	.word	0x40014000
 800176c:	40014400 	.word	0x40014400
 8001770:	40014800 	.word	0x40014800

08001774 <HAL_TIM_PWM_MspInit>:
 8001774:	4770      	bx	lr
 8001776:	46c0      	nop			; (mov r8, r8)

08001778 <HAL_TIM_PWM_Init>:
{
 8001778:	b510      	push	{r4, lr}
 800177a:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 800177c:	d064      	beq.n	8001848 <HAL_TIM_PWM_Init+0xd0>
  if(htim->State == HAL_TIM_STATE_RESET)
 800177e:	233d      	movs	r3, #61	; 0x3d
 8001780:	5cc3      	ldrb	r3, [r0, r3]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	d03d      	beq.n	8001804 <HAL_TIM_PWM_Init+0x8c>
  htim->State= HAL_TIM_STATE_BUSY;
 8001788:	2202      	movs	r2, #2
 800178a:	233d      	movs	r3, #61	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800178c:	492f      	ldr	r1, [pc, #188]	; (800184c <HAL_TIM_PWM_Init+0xd4>)
  htim->State= HAL_TIM_STATE_BUSY;
 800178e:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001790:	6823      	ldr	r3, [r4, #0]
  tmpcr1 = TIMx->CR1;
 8001792:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001794:	428b      	cmp	r3, r1
 8001796:	d021      	beq.n	80017dc <HAL_TIM_PWM_Init+0x64>
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	05c9      	lsls	r1, r1, #23
 800179c:	428b      	cmp	r3, r1
 800179e:	d036      	beq.n	800180e <HAL_TIM_PWM_Init+0x96>
 80017a0:	492b      	ldr	r1, [pc, #172]	; (8001850 <HAL_TIM_PWM_Init+0xd8>)
 80017a2:	428b      	cmp	r3, r1
 80017a4:	d033      	beq.n	800180e <HAL_TIM_PWM_Init+0x96>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017a6:	492b      	ldr	r1, [pc, #172]	; (8001854 <HAL_TIM_PWM_Init+0xdc>)
 80017a8:	428b      	cmp	r3, r1
 80017aa:	d048      	beq.n	800183e <HAL_TIM_PWM_Init+0xc6>
 80017ac:	492a      	ldr	r1, [pc, #168]	; (8001858 <HAL_TIM_PWM_Init+0xe0>)
 80017ae:	428b      	cmp	r3, r1
 80017b0:	d018      	beq.n	80017e4 <HAL_TIM_PWM_Init+0x6c>
 80017b2:	492a      	ldr	r1, [pc, #168]	; (800185c <HAL_TIM_PWM_Init+0xe4>)
 80017b4:	428b      	cmp	r3, r1
 80017b6:	d015      	beq.n	80017e4 <HAL_TIM_PWM_Init+0x6c>
 80017b8:	4929      	ldr	r1, [pc, #164]	; (8001860 <HAL_TIM_PWM_Init+0xe8>)
 80017ba:	428b      	cmp	r3, r1
 80017bc:	d012      	beq.n	80017e4 <HAL_TIM_PWM_Init+0x6c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017be:	2180      	movs	r1, #128	; 0x80
 80017c0:	438a      	bics	r2, r1
 80017c2:	69a1      	ldr	r1, [r4, #24]
 80017c4:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80017c6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017c8:	68e2      	ldr	r2, [r4, #12]
 80017ca:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017cc:	6862      	ldr	r2, [r4, #4]
 80017ce:	629a      	str	r2, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80017d0:	2201      	movs	r2, #1
 80017d2:	615a      	str	r2, [r3, #20]
  htim->State= HAL_TIM_STATE_READY;
 80017d4:	233d      	movs	r3, #61	; 0x3d
  return HAL_OK;
 80017d6:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80017d8:	54e2      	strb	r2, [r4, r3]
}
 80017da:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017dc:	2170      	movs	r1, #112	; 0x70
 80017de:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 80017e0:	68a1      	ldr	r1, [r4, #8]
 80017e2:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80017e4:	491f      	ldr	r1, [pc, #124]	; (8001864 <HAL_TIM_PWM_Init+0xec>)
 80017e6:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017e8:	6921      	ldr	r1, [r4, #16]
 80017ea:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017ec:	2180      	movs	r1, #128	; 0x80
 80017ee:	438a      	bics	r2, r1
 80017f0:	69a1      	ldr	r1, [r4, #24]
 80017f2:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80017f4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017f6:	68e2      	ldr	r2, [r4, #12]
 80017f8:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017fa:	6862      	ldr	r2, [r4, #4]
 80017fc:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80017fe:	6962      	ldr	r2, [r4, #20]
 8001800:	631a      	str	r2, [r3, #48]	; 0x30
 8001802:	e7e5      	b.n	80017d0 <HAL_TIM_PWM_Init+0x58>
    htim->Lock = HAL_UNLOCKED;
 8001804:	223c      	movs	r2, #60	; 0x3c
 8001806:	5483      	strb	r3, [r0, r2]
    HAL_TIM_PWM_MspInit(htim);
 8001808:	f7ff ffb4 	bl	8001774 <HAL_TIM_PWM_MspInit>
 800180c:	e7bc      	b.n	8001788 <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800180e:	2170      	movs	r1, #112	; 0x70
 8001810:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 8001812:	68a1      	ldr	r1, [r4, #8]
 8001814:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8001816:	4913      	ldr	r1, [pc, #76]	; (8001864 <HAL_TIM_PWM_Init+0xec>)
 8001818:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800181a:	6921      	ldr	r1, [r4, #16]
 800181c:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800181e:	2180      	movs	r1, #128	; 0x80
 8001820:	438a      	bics	r2, r1
 8001822:	69a1      	ldr	r1, [r4, #24]
 8001824:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8001826:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001828:	68e2      	ldr	r2, [r4, #12]
 800182a:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800182c:	6862      	ldr	r2, [r4, #4]
 800182e:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001830:	4a0a      	ldr	r2, [pc, #40]	; (800185c <HAL_TIM_PWM_Init+0xe4>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d0e3      	beq.n	80017fe <HAL_TIM_PWM_Init+0x86>
 8001836:	4a0a      	ldr	r2, [pc, #40]	; (8001860 <HAL_TIM_PWM_Init+0xe8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d0e0      	beq.n	80017fe <HAL_TIM_PWM_Init+0x86>
 800183c:	e7c8      	b.n	80017d0 <HAL_TIM_PWM_Init+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 800183e:	4909      	ldr	r1, [pc, #36]	; (8001864 <HAL_TIM_PWM_Init+0xec>)
 8001840:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001842:	6921      	ldr	r1, [r4, #16]
 8001844:	430a      	orrs	r2, r1
 8001846:	e7ba      	b.n	80017be <HAL_TIM_PWM_Init+0x46>
    return HAL_ERROR;
 8001848:	2001      	movs	r0, #1
 800184a:	e7c6      	b.n	80017da <HAL_TIM_PWM_Init+0x62>
 800184c:	40012c00 	.word	0x40012c00
 8001850:	40000400 	.word	0x40000400
 8001854:	40002000 	.word	0x40002000
 8001858:	40014000 	.word	0x40014000
 800185c:	40014400 	.word	0x40014400
 8001860:	40014800 	.word	0x40014800
 8001864:	fffffcff 	.word	0xfffffcff

08001868 <HAL_TIM_PWM_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001868:	2201      	movs	r2, #1
 800186a:	408a      	lsls	r2, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800186c:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800186e:	6a19      	ldr	r1, [r3, #32]
 8001870:	4391      	bics	r1, r2
 8001872:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001874:	6a19      	ldr	r1, [r3, #32]
 8001876:	430a      	orrs	r2, r1
 8001878:	621a      	str	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800187a:	4a0c      	ldr	r2, [pc, #48]	; (80018ac <HAL_TIM_PWM_Start+0x44>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d00e      	beq.n	800189e <HAL_TIM_PWM_Start+0x36>
 8001880:	4a0b      	ldr	r2, [pc, #44]	; (80018b0 <HAL_TIM_PWM_Start+0x48>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d00b      	beq.n	800189e <HAL_TIM_PWM_Start+0x36>
 8001886:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <HAL_TIM_PWM_Start+0x4c>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d008      	beq.n	800189e <HAL_TIM_PWM_Start+0x36>
 800188c:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <HAL_TIM_PWM_Start+0x50>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d005      	beq.n	800189e <HAL_TIM_PWM_Start+0x36>
  __HAL_TIM_ENABLE(htim);
 8001892:	2101      	movs	r1, #1
 8001894:	681a      	ldr	r2, [r3, #0]
}
 8001896:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001898:	430a      	orrs	r2, r1
 800189a:	601a      	str	r2, [r3, #0]
}
 800189c:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 800189e:	2280      	movs	r2, #128	; 0x80
 80018a0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80018a2:	0212      	lsls	r2, r2, #8
 80018a4:	430a      	orrs	r2, r1
 80018a6:	645a      	str	r2, [r3, #68]	; 0x44
 80018a8:	e7f3      	b.n	8001892 <HAL_TIM_PWM_Start+0x2a>
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	40012c00 	.word	0x40012c00
 80018b0:	40014000 	.word	0x40014000
 80018b4:	40014400 	.word	0x40014400
 80018b8:	40014800 	.word	0x40014800

080018bc <HAL_TIM_IC_MspInit>:
 80018bc:	4770      	bx	lr
 80018be:	46c0      	nop			; (mov r8, r8)

080018c0 <HAL_TIM_IC_Init>:
{
 80018c0:	b510      	push	{r4, lr}
 80018c2:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 80018c4:	d064      	beq.n	8001990 <HAL_TIM_IC_Init+0xd0>
  if(htim->State == HAL_TIM_STATE_RESET)
 80018c6:	233d      	movs	r3, #61	; 0x3d
 80018c8:	5cc3      	ldrb	r3, [r0, r3]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d03d      	beq.n	800194c <HAL_TIM_IC_Init+0x8c>
  htim->State= HAL_TIM_STATE_BUSY;
 80018d0:	2202      	movs	r2, #2
 80018d2:	233d      	movs	r3, #61	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018d4:	492f      	ldr	r1, [pc, #188]	; (8001994 <HAL_TIM_IC_Init+0xd4>)
  htim->State= HAL_TIM_STATE_BUSY;
 80018d6:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018d8:	6823      	ldr	r3, [r4, #0]
  tmpcr1 = TIMx->CR1;
 80018da:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018dc:	428b      	cmp	r3, r1
 80018de:	d021      	beq.n	8001924 <HAL_TIM_IC_Init+0x64>
 80018e0:	2180      	movs	r1, #128	; 0x80
 80018e2:	05c9      	lsls	r1, r1, #23
 80018e4:	428b      	cmp	r3, r1
 80018e6:	d036      	beq.n	8001956 <HAL_TIM_IC_Init+0x96>
 80018e8:	492b      	ldr	r1, [pc, #172]	; (8001998 <HAL_TIM_IC_Init+0xd8>)
 80018ea:	428b      	cmp	r3, r1
 80018ec:	d033      	beq.n	8001956 <HAL_TIM_IC_Init+0x96>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018ee:	492b      	ldr	r1, [pc, #172]	; (800199c <HAL_TIM_IC_Init+0xdc>)
 80018f0:	428b      	cmp	r3, r1
 80018f2:	d048      	beq.n	8001986 <HAL_TIM_IC_Init+0xc6>
 80018f4:	492a      	ldr	r1, [pc, #168]	; (80019a0 <HAL_TIM_IC_Init+0xe0>)
 80018f6:	428b      	cmp	r3, r1
 80018f8:	d018      	beq.n	800192c <HAL_TIM_IC_Init+0x6c>
 80018fa:	492a      	ldr	r1, [pc, #168]	; (80019a4 <HAL_TIM_IC_Init+0xe4>)
 80018fc:	428b      	cmp	r3, r1
 80018fe:	d015      	beq.n	800192c <HAL_TIM_IC_Init+0x6c>
 8001900:	4929      	ldr	r1, [pc, #164]	; (80019a8 <HAL_TIM_IC_Init+0xe8>)
 8001902:	428b      	cmp	r3, r1
 8001904:	d012      	beq.n	800192c <HAL_TIM_IC_Init+0x6c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001906:	2180      	movs	r1, #128	; 0x80
 8001908:	438a      	bics	r2, r1
 800190a:	69a1      	ldr	r1, [r4, #24]
 800190c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800190e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001910:	68e2      	ldr	r2, [r4, #12]
 8001912:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001914:	6862      	ldr	r2, [r4, #4]
 8001916:	629a      	str	r2, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8001918:	2201      	movs	r2, #1
 800191a:	615a      	str	r2, [r3, #20]
  htim->State= HAL_TIM_STATE_READY;
 800191c:	233d      	movs	r3, #61	; 0x3d
  return HAL_OK;
 800191e:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001920:	54e2      	strb	r2, [r4, r3]
}
 8001922:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001924:	2170      	movs	r1, #112	; 0x70
 8001926:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 8001928:	68a1      	ldr	r1, [r4, #8]
 800192a:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800192c:	491f      	ldr	r1, [pc, #124]	; (80019ac <HAL_TIM_IC_Init+0xec>)
 800192e:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001930:	6921      	ldr	r1, [r4, #16]
 8001932:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001934:	2180      	movs	r1, #128	; 0x80
 8001936:	438a      	bics	r2, r1
 8001938:	69a1      	ldr	r1, [r4, #24]
 800193a:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800193c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800193e:	68e2      	ldr	r2, [r4, #12]
 8001940:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001942:	6862      	ldr	r2, [r4, #4]
 8001944:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001946:	6962      	ldr	r2, [r4, #20]
 8001948:	631a      	str	r2, [r3, #48]	; 0x30
 800194a:	e7e5      	b.n	8001918 <HAL_TIM_IC_Init+0x58>
    htim->Lock = HAL_UNLOCKED;
 800194c:	223c      	movs	r2, #60	; 0x3c
 800194e:	5483      	strb	r3, [r0, r2]
    HAL_TIM_IC_MspInit(htim);
 8001950:	f7ff ffb4 	bl	80018bc <HAL_TIM_IC_MspInit>
 8001954:	e7bc      	b.n	80018d0 <HAL_TIM_IC_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001956:	2170      	movs	r1, #112	; 0x70
 8001958:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 800195a:	68a1      	ldr	r1, [r4, #8]
 800195c:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800195e:	4913      	ldr	r1, [pc, #76]	; (80019ac <HAL_TIM_IC_Init+0xec>)
 8001960:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001962:	6921      	ldr	r1, [r4, #16]
 8001964:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001966:	2180      	movs	r1, #128	; 0x80
 8001968:	438a      	bics	r2, r1
 800196a:	69a1      	ldr	r1, [r4, #24]
 800196c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800196e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001970:	68e2      	ldr	r2, [r4, #12]
 8001972:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001974:	6862      	ldr	r2, [r4, #4]
 8001976:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001978:	4a0a      	ldr	r2, [pc, #40]	; (80019a4 <HAL_TIM_IC_Init+0xe4>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d0e3      	beq.n	8001946 <HAL_TIM_IC_Init+0x86>
 800197e:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <HAL_TIM_IC_Init+0xe8>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d0e0      	beq.n	8001946 <HAL_TIM_IC_Init+0x86>
 8001984:	e7c8      	b.n	8001918 <HAL_TIM_IC_Init+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001986:	4909      	ldr	r1, [pc, #36]	; (80019ac <HAL_TIM_IC_Init+0xec>)
 8001988:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800198a:	6921      	ldr	r1, [r4, #16]
 800198c:	430a      	orrs	r2, r1
 800198e:	e7ba      	b.n	8001906 <HAL_TIM_IC_Init+0x46>
    return HAL_ERROR;
 8001990:	2001      	movs	r0, #1
 8001992:	e7c6      	b.n	8001922 <HAL_TIM_IC_Init+0x62>
 8001994:	40012c00 	.word	0x40012c00
 8001998:	40000400 	.word	0x40000400
 800199c:	40002000 	.word	0x40002000
 80019a0:	40014000 	.word	0x40014000
 80019a4:	40014400 	.word	0x40014400
 80019a8:	40014800 	.word	0x40014800
 80019ac:	fffffcff 	.word	0xfffffcff

080019b0 <HAL_TIM_IC_Start_DMA>:
{
 80019b0:	b570      	push	{r4, r5, r6, lr}
 80019b2:	000d      	movs	r5, r1
  if((htim->State == HAL_TIM_STATE_BUSY))
 80019b4:	213d      	movs	r1, #61	; 0x3d
 80019b6:	5c46      	ldrb	r6, [r0, r1]
{
 80019b8:	0004      	movs	r4, r0
     return HAL_BUSY;
 80019ba:	2002      	movs	r0, #2
  if((htim->State == HAL_TIM_STATE_BUSY))
 80019bc:	2e02      	cmp	r6, #2
 80019be:	d026      	beq.n	8001a0e <HAL_TIM_IC_Start_DMA+0x5e>
  else if((htim->State == HAL_TIM_STATE_READY))
 80019c0:	5c61      	ldrb	r1, [r4, r1]
 80019c2:	2901      	cmp	r1, #1
 80019c4:	d024      	beq.n	8001a10 <HAL_TIM_IC_Start_DMA+0x60>
  switch (Channel)
 80019c6:	2d04      	cmp	r5, #4
 80019c8:	d03a      	beq.n	8001a40 <HAL_TIM_IC_Start_DMA+0x90>
 80019ca:	2d04      	cmp	r5, #4
 80019cc:	d948      	bls.n	8001a60 <HAL_TIM_IC_Start_DMA+0xb0>
 80019ce:	2d08      	cmp	r5, #8
 80019d0:	d026      	beq.n	8001a20 <HAL_TIM_IC_Start_DMA+0x70>
 80019d2:	2d0c      	cmp	r5, #12
 80019d4:	d156      	bne.n	8001a84 <HAL_TIM_IC_Start_DMA+0xd4>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80019d6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80019d8:	492d      	ldr	r1, [pc, #180]	; (8001a90 <HAL_TIM_IC_Start_DMA+0xe0>)
 80019da:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80019dc:	492d      	ldr	r1, [pc, #180]	; (8001a94 <HAL_TIM_IC_Start_DMA+0xe4>)
 80019de:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 80019e0:	6821      	ldr	r1, [r4, #0]
 80019e2:	3140      	adds	r1, #64	; 0x40
 80019e4:	f7ff f93c 	bl	8000c60 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80019e8:	2280      	movs	r2, #128	; 0x80
 80019ea:	6823      	ldr	r3, [r4, #0]
 80019ec:	0152      	lsls	r2, r2, #5
 80019ee:	68d9      	ldr	r1, [r3, #12]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	60da      	str	r2, [r3, #12]
  tmp = TIM_CCER_CC1E << Channel;
 80019f4:	2001      	movs	r0, #1
 80019f6:	0002      	movs	r2, r0
 80019f8:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 80019fa:	6a19      	ldr	r1, [r3, #32]
 80019fc:	4391      	bics	r1, r2
 80019fe:	6219      	str	r1, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001a00:	6a19      	ldr	r1, [r3, #32]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4302      	orrs	r2, r0
  return HAL_OK;
 8001a0a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001a0c:	601a      	str	r2, [r3, #0]
}
 8001a0e:	bd70      	pop	{r4, r5, r6, pc}
    if((pData == 0U ) && (Length > 0U))
 8001a10:	2a00      	cmp	r2, #0
 8001a12:	d039      	beq.n	8001a88 <HAL_TIM_IC_Start_DMA+0xd8>
      htim->State = HAL_TIM_STATE_BUSY;
 8001a14:	2002      	movs	r0, #2
 8001a16:	213d      	movs	r1, #61	; 0x3d
 8001a18:	5460      	strb	r0, [r4, r1]
  switch (Channel)
 8001a1a:	2d04      	cmp	r5, #4
 8001a1c:	d1d5      	bne.n	80019ca <HAL_TIM_IC_Start_DMA+0x1a>
 8001a1e:	e00f      	b.n	8001a40 <HAL_TIM_IC_Start_DMA+0x90>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8001a20:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001a22:	491b      	ldr	r1, [pc, #108]	; (8001a90 <HAL_TIM_IC_Start_DMA+0xe0>)
 8001a24:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001a26:	491b      	ldr	r1, [pc, #108]	; (8001a94 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001a28:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 8001a2a:	6821      	ldr	r1, [r4, #0]
 8001a2c:	313c      	adds	r1, #60	; 0x3c
 8001a2e:	f7ff f917 	bl	8000c60 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8001a32:	2280      	movs	r2, #128	; 0x80
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	0112      	lsls	r2, r2, #4
 8001a38:	68d9      	ldr	r1, [r3, #12]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	60da      	str	r2, [r3, #12]
    break;
 8001a3e:	e7d9      	b.n	80019f4 <HAL_TIM_IC_Start_DMA+0x44>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8001a40:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001a42:	4913      	ldr	r1, [pc, #76]	; (8001a90 <HAL_TIM_IC_Start_DMA+0xe0>)
 8001a44:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8001a46:	4913      	ldr	r1, [pc, #76]	; (8001a94 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001a48:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 8001a4a:	6821      	ldr	r1, [r4, #0]
 8001a4c:	3138      	adds	r1, #56	; 0x38
 8001a4e:	f7ff f907 	bl	8000c60 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8001a52:	2280      	movs	r2, #128	; 0x80
 8001a54:	6823      	ldr	r3, [r4, #0]
 8001a56:	00d2      	lsls	r2, r2, #3
 8001a58:	68d9      	ldr	r1, [r3, #12]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	60da      	str	r2, [r3, #12]
    break;
 8001a5e:	e7c9      	b.n	80019f4 <HAL_TIM_IC_Start_DMA+0x44>
  switch (Channel)
 8001a60:	2d00      	cmp	r5, #0
 8001a62:	d10f      	bne.n	8001a84 <HAL_TIM_IC_Start_DMA+0xd4>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8001a64:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001a66:	490a      	ldr	r1, [pc, #40]	; (8001a90 <HAL_TIM_IC_Start_DMA+0xe0>)
 8001a68:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001a6a:	490a      	ldr	r1, [pc, #40]	; (8001a94 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001a6c:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 8001a6e:	6821      	ldr	r1, [r4, #0]
 8001a70:	3134      	adds	r1, #52	; 0x34
 8001a72:	f7ff f8f5 	bl	8000c60 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8001a76:	2280      	movs	r2, #128	; 0x80
 8001a78:	6823      	ldr	r3, [r4, #0]
 8001a7a:	0092      	lsls	r2, r2, #2
 8001a7c:	68d9      	ldr	r1, [r3, #12]
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	60da      	str	r2, [r3, #12]
    break;
 8001a82:	e7b7      	b.n	80019f4 <HAL_TIM_IC_Start_DMA+0x44>
 8001a84:	6823      	ldr	r3, [r4, #0]
 8001a86:	e7b5      	b.n	80019f4 <HAL_TIM_IC_Start_DMA+0x44>
      return HAL_ERROR;
 8001a88:	3801      	subs	r0, #1
    if((pData == 0U ) && (Length > 0U))
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0c2      	beq.n	8001a14 <HAL_TIM_IC_Start_DMA+0x64>
 8001a8e:	e7be      	b.n	8001a0e <HAL_TIM_IC_Start_DMA+0x5e>
 8001a90:	08002051 	.word	0x08002051
 8001a94:	080021f5 	.word	0x080021f5

08001a98 <HAL_TIM_IC_ConfigChannel>:
{
 8001a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a9a:	46ce      	mov	lr, r9
 8001a9c:	4647      	mov	r7, r8
  __HAL_LOCK(htim);
 8001a9e:	243c      	movs	r4, #60	; 0x3c
{
 8001aa0:	b580      	push	{r7, lr}
  __HAL_LOCK(htim);
 8001aa2:	5d05      	ldrb	r5, [r0, r4]
{
 8001aa4:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001aa6:	2002      	movs	r0, #2
 8001aa8:	2d01      	cmp	r5, #1
 8001aaa:	d038      	beq.n	8001b1e <HAL_TIM_IC_ConfigChannel+0x86>
 8001aac:	2501      	movs	r5, #1
 8001aae:	551d      	strb	r5, [r3, r4]
  htim->State = HAL_TIM_STATE_BUSY;
 8001ab0:	3401      	adds	r4, #1
 8001ab2:	5518      	strb	r0, [r3, r4]
  if (Channel == TIM_CHANNEL_1)
 8001ab4:	2a00      	cmp	r2, #0
 8001ab6:	d036      	beq.n	8001b26 <HAL_TIM_IC_ConfigChannel+0x8e>
  else if (Channel == TIM_CHANNEL_2)
 8001ab8:	2a04      	cmp	r2, #4
 8001aba:	d063      	beq.n	8001b84 <HAL_TIM_IC_ConfigChannel+0xec>
  else if (Channel == TIM_CHANNEL_3)
 8001abc:	2a08      	cmp	r2, #8
 8001abe:	d100      	bne.n	8001ac2 <HAL_TIM_IC_ConfigChannel+0x2a>
 8001ac0:	e086      	b.n	8001bd0 <HAL_TIM_IC_ConfigChannel+0x138>
    TIM_TI4_SetConfig(htim->Instance,
 8001ac2:	6808      	ldr	r0, [r1, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	4680      	mov	r8, r0
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ac8:	6a16      	ldr	r6, [r2, #32]
 8001aca:	4f58      	ldr	r7, [pc, #352]	; (8001c2c <HAL_TIM_IC_ConfigChannel+0x194>)
    TIM_TI4_SetConfig(htim->Instance,
 8001acc:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ace:	403e      	ands	r6, r7
    TIM_TI4_SetConfig(htim->Instance,
 8001ad0:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ad2:	6216      	str	r6, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001ad4:	69d7      	ldr	r7, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001ad6:	4856      	ldr	r0, [pc, #344]	; (8001c30 <HAL_TIM_IC_ConfigChannel+0x198>)
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001ad8:	022d      	lsls	r5, r5, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001ada:	4007      	ands	r7, r0
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001adc:	433d      	orrs	r5, r7
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001ade:	4f55      	ldr	r7, [pc, #340]	; (8001c34 <HAL_TIM_IC_ConfigChannel+0x19c>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001ae0:	0724      	lsls	r4, r4, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001ae2:	403d      	ands	r5, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001ae4:	0c24      	lsrs	r4, r4, #16
  tmpccer = TIMx->CCER;
 8001ae6:	6a16      	ldr	r6, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001ae8:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001aea:	4d53      	ldr	r5, [pc, #332]	; (8001c38 <HAL_TIM_IC_ConfigChannel+0x1a0>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001aec:	4640      	mov	r0, r8
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001aee:	4035      	ands	r5, r6
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001af0:	26a0      	movs	r6, #160	; 0xa0
 8001af2:	0300      	lsls	r0, r0, #12
 8001af4:	0236      	lsls	r6, r6, #8
 8001af6:	4030      	ands	r0, r6
 8001af8:	4328      	orrs	r0, r5
  TIMx->CCMR2 = tmpccmr2;
 8001afa:	61d4      	str	r4, [r2, #28]
  TIMx->CCER = tmpccer ;
 8001afc:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001afe:	69d0      	ldr	r0, [r2, #28]
 8001b00:	4c4e      	ldr	r4, [pc, #312]	; (8001c3c <HAL_TIM_IC_ConfigChannel+0x1a4>)
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001b02:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001b04:	4020      	ands	r0, r4
 8001b06:	61d0      	str	r0, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001b08:	69d0      	ldr	r0, [r2, #28]
 8001b0a:	0209      	lsls	r1, r1, #8
 8001b0c:	4301      	orrs	r1, r0
 8001b0e:	61d1      	str	r1, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8001b10:	2101      	movs	r1, #1
 8001b12:	223d      	movs	r2, #61	; 0x3d
 8001b14:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 8001b16:	2100      	movs	r1, #0
  return HAL_OK;
 8001b18:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8001b1a:	3a01      	subs	r2, #1
 8001b1c:	5499      	strb	r1, [r3, r2]
}
 8001b1e:	bc0c      	pop	{r2, r3}
 8001b20:	4690      	mov	r8, r2
 8001b22:	4699      	mov	r9, r3
 8001b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8001b26:	6848      	ldr	r0, [r1, #4]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	4680      	mov	r8, r0
 8001b2c:	68c8      	ldr	r0, [r1, #12]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001b2e:	4c44      	ldr	r4, [pc, #272]	; (8001c40 <HAL_TIM_IC_ConfigChannel+0x1a8>)
    TIM_TI1_SetConfig(htim->Instance,
 8001b30:	4681      	mov	r9, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b32:	6a10      	ldr	r0, [r2, #32]
    TIM_TI1_SetConfig(htim->Instance,
 8001b34:	680f      	ldr	r7, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b36:	43a8      	bics	r0, r5
 8001b38:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b3a:	6990      	ldr	r0, [r2, #24]
  tmpccer = TIMx->CCER;
 8001b3c:	6a16      	ldr	r6, [r2, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001b3e:	42a2      	cmp	r2, r4
 8001b40:	d06d      	beq.n	8001c1e <HAL_TIM_IC_ConfigChannel+0x186>
 8001b42:	2480      	movs	r4, #128	; 0x80
 8001b44:	05e4      	lsls	r4, r4, #23
 8001b46:	42a2      	cmp	r2, r4
 8001b48:	d069      	beq.n	8001c1e <HAL_TIM_IC_ConfigChannel+0x186>
 8001b4a:	4c3e      	ldr	r4, [pc, #248]	; (8001c44 <HAL_TIM_IC_ConfigChannel+0x1ac>)
 8001b4c:	42a2      	cmp	r2, r4
 8001b4e:	d066      	beq.n	8001c1e <HAL_TIM_IC_ConfigChannel+0x186>
 8001b50:	4c3d      	ldr	r4, [pc, #244]	; (8001c48 <HAL_TIM_IC_ConfigChannel+0x1b0>)
 8001b52:	42a2      	cmp	r2, r4
 8001b54:	d063      	beq.n	8001c1e <HAL_TIM_IC_ConfigChannel+0x186>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001b56:	4305      	orrs	r5, r0
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b58:	20f0      	movs	r0, #240	; 0xf0
 8001b5a:	4385      	bics	r5, r0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001b5c:	4648      	mov	r0, r9
 8001b5e:	24ff      	movs	r4, #255	; 0xff
 8001b60:	0100      	lsls	r0, r0, #4
 8001b62:	4004      	ands	r4, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b64:	200a      	movs	r0, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001b66:	4325      	orrs	r5, r4
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001b68:	240c      	movs	r4, #12
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b6a:	4386      	bics	r6, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001b6c:	4038      	ands	r0, r7
 8001b6e:	4330      	orrs	r0, r6
  TIMx->CCMR1 = tmpccmr1;
 8001b70:	6195      	str	r5, [r2, #24]
  TIMx->CCER = tmpccer;
 8001b72:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001b74:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001b76:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001b78:	43a0      	bics	r0, r4
 8001b7a:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001b7c:	6990      	ldr	r0, [r2, #24]
 8001b7e:	4301      	orrs	r1, r0
 8001b80:	6191      	str	r1, [r2, #24]
 8001b82:	e7c5      	b.n	8001b10 <HAL_TIM_IC_ConfigChannel+0x78>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b84:	2710      	movs	r7, #16
    TIM_TI2_SetConfig(htim->Instance,
 8001b86:	68c8      	ldr	r0, [r1, #12]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	4680      	mov	r8, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b8c:	6a15      	ldr	r5, [r2, #32]
    TIM_TI2_SetConfig(htim->Instance,
 8001b8e:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b90:	43bd      	bics	r5, r7
    TIM_TI2_SetConfig(htim->Instance,
 8001b92:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b94:	6215      	str	r5, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b96:	6997      	ldr	r7, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001b98:	4825      	ldr	r0, [pc, #148]	; (8001c30 <HAL_TIM_IC_ConfigChannel+0x198>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001b9a:	0224      	lsls	r4, r4, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001b9c:	4007      	ands	r7, r0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001b9e:	4640      	mov	r0, r8
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001ba0:	433c      	orrs	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ba2:	4f24      	ldr	r7, [pc, #144]	; (8001c34 <HAL_TIM_IC_ConfigChannel+0x19c>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001ba4:	0700      	lsls	r0, r0, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ba6:	403c      	ands	r4, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001ba8:	0c00      	lsrs	r0, r0, #16
 8001baa:	4320      	orrs	r0, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001bac:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8001bae:	6a15      	ldr	r5, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001bb0:	0136      	lsls	r6, r6, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001bb2:	43a5      	bics	r5, r4
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001bb4:	4034      	ands	r4, r6
 8001bb6:	4325      	orrs	r5, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8001bb8:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8001bba:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001bbc:	6990      	ldr	r0, [r2, #24]
 8001bbe:	4c1f      	ldr	r4, [pc, #124]	; (8001c3c <HAL_TIM_IC_ConfigChannel+0x1a4>)
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001bc0:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001bc2:	4020      	ands	r0, r4
 8001bc4:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001bc6:	6990      	ldr	r0, [r2, #24]
 8001bc8:	0209      	lsls	r1, r1, #8
 8001bca:	4301      	orrs	r1, r0
 8001bcc:	6191      	str	r1, [r2, #24]
 8001bce:	e79f      	b.n	8001b10 <HAL_TIM_IC_ConfigChannel+0x78>
    TIM_TI3_SetConfig(htim->Instance,
 8001bd0:	6808      	ldr	r0, [r1, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4680      	mov	r8, r0
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001bd6:	2003      	movs	r0, #3
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001bd8:	6a16      	ldr	r6, [r2, #32]
 8001bda:	4f1c      	ldr	r7, [pc, #112]	; (8001c4c <HAL_TIM_IC_ConfigChannel+0x1b4>)
    TIM_TI3_SetConfig(htim->Instance,
 8001bdc:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001bde:	403e      	ands	r6, r7
    TIM_TI3_SetConfig(htim->Instance,
 8001be0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001be2:	6216      	str	r6, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001be4:	69d7      	ldr	r7, [r2, #28]
  tmpccer = TIMx->CCER;
 8001be6:	6a16      	ldr	r6, [r2, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001be8:	4387      	bics	r7, r0
  tmpccmr2 |= TIM_ICSelection;
 8001bea:	433d      	orrs	r5, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001bec:	27f0      	movs	r7, #240	; 0xf0
 8001bee:	43bd      	bics	r5, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001bf0:	0127      	lsls	r7, r4, #4
 8001bf2:	24ff      	movs	r4, #255	; 0xff
 8001bf4:	403c      	ands	r4, r7
 8001bf6:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001bf8:	4d15      	ldr	r5, [pc, #84]	; (8001c50 <HAL_TIM_IC_ConfigChannel+0x1b8>)
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001bfa:	4640      	mov	r0, r8
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001bfc:	4035      	ands	r5, r6
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001bfe:	26a0      	movs	r6, #160	; 0xa0
  TIMx->CCMR2 = tmpccmr2;
 8001c00:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001c02:	240c      	movs	r4, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001c04:	0200      	lsls	r0, r0, #8
 8001c06:	0136      	lsls	r6, r6, #4
 8001c08:	4030      	ands	r0, r6
 8001c0a:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 8001c0c:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001c0e:	69d0      	ldr	r0, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001c10:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001c12:	43a0      	bics	r0, r4
 8001c14:	61d0      	str	r0, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001c16:	69d0      	ldr	r0, [r2, #28]
 8001c18:	4301      	orrs	r1, r0
 8001c1a:	61d1      	str	r1, [r2, #28]
 8001c1c:	e778      	b.n	8001b10 <HAL_TIM_IC_ConfigChannel+0x78>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001c1e:	2503      	movs	r5, #3
 8001c20:	43a8      	bics	r0, r5
 8001c22:	0005      	movs	r5, r0
    tmpccmr1 |= TIM_ICSelection;
 8001c24:	4640      	mov	r0, r8
 8001c26:	4328      	orrs	r0, r5
 8001c28:	0005      	movs	r5, r0
 8001c2a:	e795      	b.n	8001b58 <HAL_TIM_IC_ConfigChannel+0xc0>
 8001c2c:	ffffefff 	.word	0xffffefff
 8001c30:	fffffcff 	.word	0xfffffcff
 8001c34:	ffff0fff 	.word	0xffff0fff
 8001c38:	ffff5fff 	.word	0xffff5fff
 8001c3c:	fffff3ff 	.word	0xfffff3ff
 8001c40:	40012c00 	.word	0x40012c00
 8001c44:	40000400 	.word	0x40000400
 8001c48:	40014000 	.word	0x40014000
 8001c4c:	fffffeff 	.word	0xfffffeff
 8001c50:	fffff5ff 	.word	0xfffff5ff

08001c54 <HAL_TIM_PWM_ConfigChannel>:
{
 8001c54:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001c56:	243c      	movs	r4, #60	; 0x3c
 8001c58:	5d05      	ldrb	r5, [r0, r4]
{
 8001c5a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001c5c:	2002      	movs	r0, #2
 8001c5e:	2d01      	cmp	r5, #1
 8001c60:	d048      	beq.n	8001cf4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8001c62:	2501      	movs	r5, #1
 8001c64:	551d      	strb	r5, [r3, r4]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c66:	3401      	adds	r4, #1
 8001c68:	5518      	strb	r0, [r3, r4]
  switch (Channel)
 8001c6a:	2a04      	cmp	r2, #4
 8001c6c:	d043      	beq.n	8001cf6 <HAL_TIM_PWM_ConfigChannel+0xa2>
 8001c6e:	d800      	bhi.n	8001c72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001c70:	e0a6      	b.n	8001dc0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001c72:	2a08      	cmp	r2, #8
 8001c74:	d100      	bne.n	8001c78 <HAL_TIM_PWM_ConfigChannel+0x24>
 8001c76:	e074      	b.n	8001d62 <HAL_TIM_PWM_ConfigChannel+0x10e>
 8001c78:	2a0c      	cmp	r2, #12
 8001c7a:	d134      	bne.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x92>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c7c:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c7e:	4c81      	ldr	r4, [pc, #516]	; (8001e84 <HAL_TIM_PWM_ConfigChannel+0x230>)
 8001c80:	6a10      	ldr	r0, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c82:	4d81      	ldr	r5, [pc, #516]	; (8001e88 <HAL_TIM_PWM_ConfigChannel+0x234>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c84:	4020      	ands	r0, r4
 8001c86:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8001c88:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001c8a:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001c8c:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c8e:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c90:	680d      	ldr	r5, [r1, #0]
 8001c92:	022d      	lsls	r5, r5, #8
 8001c94:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC4P;
 8001c96:	4c7d      	ldr	r4, [pc, #500]	; (8001e8c <HAL_TIM_PWM_ConfigChannel+0x238>)
 8001c98:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c9a:	6888      	ldr	r0, [r1, #8]
 8001c9c:	0300      	lsls	r0, r0, #12
 8001c9e:	4320      	orrs	r0, r4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ca0:	4c7b      	ldr	r4, [pc, #492]	; (8001e90 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8001ca2:	42a2      	cmp	r2, r4
 8001ca4:	d100      	bne.n	8001ca8 <HAL_TIM_PWM_ConfigChannel+0x54>
 8001ca6:	e0ca      	b.n	8001e3e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8001ca8:	4c7a      	ldr	r4, [pc, #488]	; (8001e94 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001caa:	42a2      	cmp	r2, r4
 8001cac:	d100      	bne.n	8001cb0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001cae:	e0c6      	b.n	8001e3e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8001cb0:	4c79      	ldr	r4, [pc, #484]	; (8001e98 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001cb2:	42a2      	cmp	r2, r4
 8001cb4:	d100      	bne.n	8001cb8 <HAL_TIM_PWM_ConfigChannel+0x64>
 8001cb6:	e0c2      	b.n	8001e3e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8001cb8:	4c78      	ldr	r4, [pc, #480]	; (8001e9c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001cba:	42a2      	cmp	r2, r4
 8001cbc:	d100      	bne.n	8001cc0 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8001cbe:	e0be      	b.n	8001e3e <HAL_TIM_PWM_ConfigChannel+0x1ea>
  TIMx->CCR4 = OC_Config->Pulse;
 8001cc0:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001cc2:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001cc4:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001cc6:	6414      	str	r4, [r2, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8001cc8:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001cca:	2080      	movs	r0, #128	; 0x80
 8001ccc:	69d4      	ldr	r4, [r2, #28]
 8001cce:	0100      	lsls	r0, r0, #4
 8001cd0:	4320      	orrs	r0, r4
 8001cd2:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001cd4:	69d0      	ldr	r0, [r2, #28]
 8001cd6:	4c72      	ldr	r4, [pc, #456]	; (8001ea0 <HAL_TIM_PWM_ConfigChannel+0x24c>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001cd8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001cda:	4020      	ands	r0, r4
 8001cdc:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001cde:	69d0      	ldr	r0, [r2, #28]
 8001ce0:	0209      	lsls	r1, r1, #8
 8001ce2:	4301      	orrs	r1, r0
 8001ce4:	61d1      	str	r1, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	223d      	movs	r2, #61	; 0x3d
 8001cea:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 8001cec:	2100      	movs	r1, #0
  return HAL_OK;
 8001cee:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8001cf0:	3a01      	subs	r2, #1
 8001cf2:	5499      	strb	r1, [r3, r2]
}
 8001cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cf6:	2410      	movs	r4, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001cf8:	681a      	ldr	r2, [r3, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001cfa:	4d63      	ldr	r5, [pc, #396]	; (8001e88 <HAL_TIM_PWM_ConfigChannel+0x234>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cfc:	6a10      	ldr	r0, [r2, #32]
 8001cfe:	43a0      	bics	r0, r4
 8001d00:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8001d02:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001d04:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8001d06:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d08:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d0a:	680d      	ldr	r5, [r1, #0]
 8001d0c:	022d      	lsls	r5, r5, #8
 8001d0e:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8001d10:	2420      	movs	r4, #32
 8001d12:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d14:	688c      	ldr	r4, [r1, #8]
 8001d16:	0124      	lsls	r4, r4, #4
 8001d18:	4320      	orrs	r0, r4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d1a:	4c5d      	ldr	r4, [pc, #372]	; (8001e90 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8001d1c:	42a2      	cmp	r2, r4
 8001d1e:	d100      	bne.n	8001d22 <HAL_TIM_PWM_ConfigChannel+0xce>
 8001d20:	e093      	b.n	8001e4a <HAL_TIM_PWM_ConfigChannel+0x1f6>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001d22:	4c5c      	ldr	r4, [pc, #368]	; (8001e94 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001d24:	42a2      	cmp	r2, r4
 8001d26:	d100      	bne.n	8001d2a <HAL_TIM_PWM_ConfigChannel+0xd6>
 8001d28:	e096      	b.n	8001e58 <HAL_TIM_PWM_ConfigChannel+0x204>
 8001d2a:	4c5b      	ldr	r4, [pc, #364]	; (8001e98 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001d2c:	42a2      	cmp	r2, r4
 8001d2e:	d100      	bne.n	8001d32 <HAL_TIM_PWM_ConfigChannel+0xde>
 8001d30:	e092      	b.n	8001e58 <HAL_TIM_PWM_ConfigChannel+0x204>
 8001d32:	4c5a      	ldr	r4, [pc, #360]	; (8001e9c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001d34:	42a2      	cmp	r2, r4
 8001d36:	d100      	bne.n	8001d3a <HAL_TIM_PWM_ConfigChannel+0xe6>
 8001d38:	e08e      	b.n	8001e58 <HAL_TIM_PWM_ConfigChannel+0x204>
  TIMx->CCR2 = OC_Config->Pulse;
 8001d3a:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001d3c:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001d3e:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001d40:	6394      	str	r4, [r2, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001d42:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d44:	2080      	movs	r0, #128	; 0x80
 8001d46:	6994      	ldr	r4, [r2, #24]
 8001d48:	0100      	lsls	r0, r0, #4
 8001d4a:	4320      	orrs	r0, r4
 8001d4c:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d4e:	6990      	ldr	r0, [r2, #24]
 8001d50:	4c53      	ldr	r4, [pc, #332]	; (8001ea0 <HAL_TIM_PWM_ConfigChannel+0x24c>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d52:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d54:	4020      	ands	r0, r4
 8001d56:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d58:	6990      	ldr	r0, [r2, #24]
 8001d5a:	0209      	lsls	r1, r1, #8
 8001d5c:	4301      	orrs	r1, r0
 8001d5e:	6191      	str	r1, [r2, #24]
    break;
 8001d60:	e7c1      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x92>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001d62:	2673      	movs	r6, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d64:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001d66:	4c4f      	ldr	r4, [pc, #316]	; (8001ea4 <HAL_TIM_PWM_ConfigChannel+0x250>)
 8001d68:	6a10      	ldr	r0, [r2, #32]
 8001d6a:	4020      	ands	r0, r4
 8001d6c:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8001d6e:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001d70:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001d72:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001d74:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8001d76:	680e      	ldr	r6, [r1, #0]
 8001d78:	4326      	orrs	r6, r4
  tmpccer &= ~TIM_CCER_CC3P;
 8001d7a:	4c4b      	ldr	r4, [pc, #300]	; (8001ea8 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8001d7c:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001d7e:	688c      	ldr	r4, [r1, #8]
 8001d80:	0224      	lsls	r4, r4, #8
 8001d82:	4320      	orrs	r0, r4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001d84:	4c42      	ldr	r4, [pc, #264]	; (8001e90 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8001d86:	42a2      	cmp	r2, r4
 8001d88:	d04a      	beq.n	8001e20 <HAL_TIM_PWM_ConfigChannel+0x1cc>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001d8a:	4c42      	ldr	r4, [pc, #264]	; (8001e94 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001d8c:	42a2      	cmp	r2, r4
 8001d8e:	d04e      	beq.n	8001e2e <HAL_TIM_PWM_ConfigChannel+0x1da>
 8001d90:	4c41      	ldr	r4, [pc, #260]	; (8001e98 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001d92:	42a2      	cmp	r2, r4
 8001d94:	d04b      	beq.n	8001e2e <HAL_TIM_PWM_ConfigChannel+0x1da>
 8001d96:	4c41      	ldr	r4, [pc, #260]	; (8001e9c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001d98:	42a2      	cmp	r2, r4
 8001d9a:	d048      	beq.n	8001e2e <HAL_TIM_PWM_ConfigChannel+0x1da>
  TIMx->CCR3 = OC_Config->Pulse;
 8001d9c:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001d9e:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001da0:	61d6      	str	r6, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001da2:	63d4      	str	r4, [r2, #60]	; 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001da4:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8001da6:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001da8:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001daa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001dac:	4320      	orrs	r0, r4
 8001dae:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001db0:	69d0      	ldr	r0, [r2, #28]
 8001db2:	3c04      	subs	r4, #4
 8001db4:	43a0      	bics	r0, r4
 8001db6:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001db8:	69d0      	ldr	r0, [r2, #28]
 8001dba:	4301      	orrs	r1, r0
 8001dbc:	61d1      	str	r1, [r2, #28]
    break;
 8001dbe:	e792      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x92>
  switch (Channel)
 8001dc0:	2a00      	cmp	r2, #0
 8001dc2:	d000      	beq.n	8001dc6 <HAL_TIM_PWM_ConfigChannel+0x172>
 8001dc4:	e78f      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x92>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001dc6:	681a      	ldr	r2, [r3, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001dc8:	2773      	movs	r7, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dca:	6a14      	ldr	r4, [r2, #32]
 8001dcc:	43ac      	bics	r4, r5
 8001dce:	6214      	str	r4, [r2, #32]
  tmpccer = TIMx->CCER;
 8001dd0:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001dd2:	6856      	ldr	r6, [r2, #4]
  tmpccer &= ~TIM_CCER_CC1P;
 8001dd4:	4384      	bics	r4, r0
 8001dd6:	0020      	movs	r0, r4
  tmpccmrx = TIMx->CCMR1;
 8001dd8:	6995      	ldr	r5, [r2, #24]
  tmpccer |= OC_Config->OCPolarity;
 8001dda:	688c      	ldr	r4, [r1, #8]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001ddc:	43bd      	bics	r5, r7
  tmpccer |= OC_Config->OCPolarity;
 8001dde:	4320      	orrs	r0, r4
  tmpccmrx |= OC_Config->OCMode;
 8001de0:	680f      	ldr	r7, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001de2:	4c2b      	ldr	r4, [pc, #172]	; (8001e90 <HAL_TIM_PWM_ConfigChannel+0x23c>)
  tmpccmrx |= OC_Config->OCMode;
 8001de4:	433d      	orrs	r5, r7
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001de6:	42a2      	cmp	r2, r4
 8001de8:	d03e      	beq.n	8001e68 <HAL_TIM_PWM_ConfigChannel+0x214>
 8001dea:	4c2a      	ldr	r4, [pc, #168]	; (8001e94 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001dec:	42a2      	cmp	r2, r4
 8001dee:	d03b      	beq.n	8001e68 <HAL_TIM_PWM_ConfigChannel+0x214>
 8001df0:	4c29      	ldr	r4, [pc, #164]	; (8001e98 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001df2:	42a2      	cmp	r2, r4
 8001df4:	d038      	beq.n	8001e68 <HAL_TIM_PWM_ConfigChannel+0x214>
 8001df6:	4c29      	ldr	r4, [pc, #164]	; (8001e9c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001df8:	42a2      	cmp	r2, r4
 8001dfa:	d035      	beq.n	8001e68 <HAL_TIM_PWM_ConfigChannel+0x214>
  TIMx->CCR1 = OC_Config->Pulse;
 8001dfc:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001dfe:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001e00:	6195      	str	r5, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001e02:	6354      	str	r4, [r2, #52]	; 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e04:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8001e06:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e08:	6990      	ldr	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e0a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e0c:	4320      	orrs	r0, r4
 8001e0e:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e10:	6990      	ldr	r0, [r2, #24]
 8001e12:	3c04      	subs	r4, #4
 8001e14:	43a0      	bics	r0, r4
 8001e16:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e18:	6990      	ldr	r0, [r2, #24]
 8001e1a:	4301      	orrs	r1, r0
 8001e1c:	6191      	str	r1, [r2, #24]
    break;
 8001e1e:	e762      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x92>
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e20:	4c22      	ldr	r4, [pc, #136]	; (8001eac <HAL_TIM_PWM_ConfigChannel+0x258>)
 8001e22:	4004      	ands	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e24:	68c8      	ldr	r0, [r1, #12]
 8001e26:	0200      	lsls	r0, r0, #8
 8001e28:	4320      	orrs	r0, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 8001e2a:	4c1d      	ldr	r4, [pc, #116]	; (8001ea0 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8001e2c:	4020      	ands	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e2e:	4c20      	ldr	r4, [pc, #128]	; (8001eb0 <HAL_TIM_PWM_ConfigChannel+0x25c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e30:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e32:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e34:	698d      	ldr	r5, [r1, #24]
 8001e36:	433d      	orrs	r5, r7
 8001e38:	012d      	lsls	r5, r5, #4
 8001e3a:	4325      	orrs	r5, r4
 8001e3c:	e7ae      	b.n	8001d9c <HAL_TIM_PWM_ConfigChannel+0x148>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001e3e:	4c1d      	ldr	r4, [pc, #116]	; (8001eb4 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8001e40:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001e42:	694e      	ldr	r6, [r1, #20]
 8001e44:	01b6      	lsls	r6, r6, #6
 8001e46:	4326      	orrs	r6, r4
 8001e48:	e73a      	b.n	8001cc0 <HAL_TIM_PWM_ConfigChannel+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001e4a:	2480      	movs	r4, #128	; 0x80
 8001e4c:	43a0      	bics	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e4e:	68cc      	ldr	r4, [r1, #12]
 8001e50:	0127      	lsls	r7, r4, #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e52:	2440      	movs	r4, #64	; 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e54:	4338      	orrs	r0, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e56:	43a0      	bics	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e58:	4c17      	ldr	r4, [pc, #92]	; (8001eb8 <HAL_TIM_PWM_ConfigChannel+0x264>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e5a:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e5c:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e5e:	698e      	ldr	r6, [r1, #24]
 8001e60:	433e      	orrs	r6, r7
 8001e62:	00b6      	lsls	r6, r6, #2
 8001e64:	4326      	orrs	r6, r4
 8001e66:	e768      	b.n	8001d3a <HAL_TIM_PWM_ConfigChannel+0xe6>
    tmpccer &= ~TIM_CCER_CC1NP;
 8001e68:	2408      	movs	r4, #8
 8001e6a:	43a0      	bics	r0, r4
    tmpccer |= OC_Config->OCNPolarity;
 8001e6c:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e6e:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8001e70:	4320      	orrs	r0, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 8001e72:	2404      	movs	r4, #4
 8001e74:	43a0      	bics	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001e76:	4c11      	ldr	r4, [pc, #68]	; (8001ebc <HAL_TIM_PWM_ConfigChannel+0x268>)
 8001e78:	4026      	ands	r6, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e7a:	694c      	ldr	r4, [r1, #20]
 8001e7c:	433c      	orrs	r4, r7
 8001e7e:	4326      	orrs	r6, r4
 8001e80:	e7bc      	b.n	8001dfc <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	ffffefff 	.word	0xffffefff
 8001e88:	ffff8cff 	.word	0xffff8cff
 8001e8c:	ffffdfff 	.word	0xffffdfff
 8001e90:	40012c00 	.word	0x40012c00
 8001e94:	40014000 	.word	0x40014000
 8001e98:	40014400 	.word	0x40014400
 8001e9c:	40014800 	.word	0x40014800
 8001ea0:	fffffbff 	.word	0xfffffbff
 8001ea4:	fffffeff 	.word	0xfffffeff
 8001ea8:	fffffdff 	.word	0xfffffdff
 8001eac:	fffff7ff 	.word	0xfffff7ff
 8001eb0:	ffffcfff 	.word	0xffffcfff
 8001eb4:	ffffbfff 	.word	0xffffbfff
 8001eb8:	fffff3ff 	.word	0xfffff3ff
 8001ebc:	fffffcff 	.word	0xfffffcff

08001ec0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001ec0:	223c      	movs	r2, #60	; 0x3c
{
 8001ec2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001ec4:	5c84      	ldrb	r4, [r0, r2]
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	2c01      	cmp	r4, #1
 8001eca:	d03d      	beq.n	8001f48 <HAL_TIM_ConfigClockSource+0x88>
 8001ecc:	2401      	movs	r4, #1
 8001ece:	5484      	strb	r4, [r0, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 8001ed0:	3201      	adds	r2, #1
 8001ed2:	5483      	strb	r3, [r0, r2]
  tmpsmcr = htim->Instance->SMCR;
 8001ed4:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ed6:	4d59      	ldr	r5, [pc, #356]	; (800203c <HAL_TIM_ConfigClockSource+0x17c>)
  tmpsmcr = htim->Instance->SMCR;
 8001ed8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001eda:	402a      	ands	r2, r5
  htim->Instance->SMCR = tmpsmcr;
 8001edc:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001ede:	680a      	ldr	r2, [r1, #0]
 8001ee0:	2a40      	cmp	r2, #64	; 0x40
 8001ee2:	d100      	bne.n	8001ee6 <HAL_TIM_ConfigClockSource+0x26>
 8001ee4:	e074      	b.n	8001fd0 <HAL_TIM_ConfigClockSource+0x110>
 8001ee6:	d91b      	bls.n	8001f20 <HAL_TIM_ConfigClockSource+0x60>
 8001ee8:	2a70      	cmp	r2, #112	; 0x70
 8001eea:	d061      	beq.n	8001fb0 <HAL_TIM_ConfigClockSource+0xf0>
 8001eec:	d92e      	bls.n	8001f4c <HAL_TIM_ConfigClockSource+0x8c>
 8001eee:	2480      	movs	r4, #128	; 0x80
 8001ef0:	0164      	lsls	r4, r4, #5
 8001ef2:	42a2      	cmp	r2, r4
 8001ef4:	d057      	beq.n	8001fa6 <HAL_TIM_ConfigClockSource+0xe6>
 8001ef6:	2480      	movs	r4, #128	; 0x80
 8001ef8:	01a4      	lsls	r4, r4, #6
 8001efa:	42a2      	cmp	r2, r4
 8001efc:	d11d      	bne.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
  tmpsmcr = TIMx->SMCR;
 8001efe:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f00:	4c4f      	ldr	r4, [pc, #316]	; (8002040 <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f02:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f04:	4014      	ands	r4, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f06:	688a      	ldr	r2, [r1, #8]
 8001f08:	68c9      	ldr	r1, [r1, #12]
 8001f0a:	432a      	orrs	r2, r5
 8001f0c:	0209      	lsls	r1, r1, #8
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001f12:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f14:	2280      	movs	r2, #128	; 0x80
 8001f16:	6899      	ldr	r1, [r3, #8]
 8001f18:	01d2      	lsls	r2, r2, #7
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	609a      	str	r2, [r3, #8]
    break;
 8001f1e:	e00c      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
  switch (sClockSourceConfig->ClockSource)
 8001f20:	2a10      	cmp	r2, #16
 8001f22:	d030      	beq.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
 8001f24:	d936      	bls.n	8001f94 <HAL_TIM_ConfigClockSource+0xd4>
 8001f26:	2a20      	cmp	r2, #32
 8001f28:	d069      	beq.n	8001ffe <HAL_TIM_ConfigClockSource+0x13e>
 8001f2a:	2a30      	cmp	r2, #48	; 0x30
 8001f2c:	d105      	bne.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f2e:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001f30:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f32:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001f34:	3939      	subs	r1, #57	; 0x39
 8001f36:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8001f38:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	233d      	movs	r3, #61	; 0x3d
 8001f3e:	54c2      	strb	r2, [r0, r3]
  __HAL_UNLOCK(htim);
 8001f40:	2200      	movs	r2, #0
 8001f42:	3b01      	subs	r3, #1
 8001f44:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	0018      	movs	r0, r3
 8001f4a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001f4c:	2a50      	cmp	r2, #80	; 0x50
 8001f4e:	d05d      	beq.n	800200c <HAL_TIM_ConfigClockSource+0x14c>
 8001f50:	2a60      	cmp	r2, #96	; 0x60
 8001f52:	d1f2      	bne.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f54:	2510      	movs	r5, #16
 8001f56:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f58:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f5a:	43ac      	bics	r4, r5
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f5c:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f5e:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f60:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f62:	4e38      	ldr	r6, [pc, #224]	; (8002044 <HAL_TIM_ConfigClockSource+0x184>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f64:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f66:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f68:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f6a:	25a0      	movs	r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8001f6c:	6a1c      	ldr	r4, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8001f6e:	6199      	str	r1, [r3, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f70:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f72:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 8001f74:	0112      	lsls	r2, r2, #4
 8001f76:	4322      	orrs	r2, r4
  TIMx->CCER = tmpccer;
 8001f78:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001f7a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f7c:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001f7e:	3909      	subs	r1, #9
 8001f80:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	e7d9      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f86:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001f88:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f8a:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001f8c:	3959      	subs	r1, #89	; 0x59
 8001f8e:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8001f90:	609a      	str	r2, [r3, #8]
 8001f92:	e7d2      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
  switch (sClockSourceConfig->ClockSource)
 8001f94:	2a00      	cmp	r2, #0
 8001f96:	d1d0      	bne.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f98:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001f9a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f9c:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001f9e:	3969      	subs	r1, #105	; 0x69
 8001fa0:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	e7c9      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001fa6:	2107      	movs	r1, #7
 8001fa8:	689a      	ldr	r2, [r3, #8]
 8001faa:	438a      	bics	r2, r1
 8001fac:	609a      	str	r2, [r3, #8]
    break;
 8001fae:	e7c4      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
  tmpsmcr = TIMx->SMCR;
 8001fb0:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fb2:	4c23      	ldr	r4, [pc, #140]	; (8002040 <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001fb4:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fb6:	4014      	ands	r4, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001fb8:	688a      	ldr	r2, [r1, #8]
 8001fba:	68c9      	ldr	r1, [r1, #12]
 8001fbc:	432a      	orrs	r2, r5
 8001fbe:	0209      	lsls	r1, r1, #8
 8001fc0:	430a      	orrs	r2, r1
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001fc2:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001fc4:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001fc6:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001fc8:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001fca:	430a      	orrs	r2, r1
      htim->Instance->SMCR = tmpsmcr;
 8001fcc:	609a      	str	r2, [r3, #8]
    break;
 8001fce:	e7b4      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fd0:	684d      	ldr	r5, [r1, #4]
 8001fd2:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8001fd4:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fd6:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fd8:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fda:	43a6      	bics	r6, r4
 8001fdc:	621e      	str	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fde:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001fe0:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fe2:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fe4:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fe6:	240a      	movs	r4, #10
 8001fe8:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8001fea:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8001fec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fee:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ff0:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001ff2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ff4:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ff6:	3929      	subs	r1, #41	; 0x29
 8001ff8:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	e79d      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ffe:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8002000:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002002:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002004:	3949      	subs	r1, #73	; 0x49
 8002006:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	e796      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800200c:	684d      	ldr	r5, [r1, #4]
 800200e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8002010:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002012:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002014:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002016:	43a6      	bics	r6, r4
 8002018:	621e      	str	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800201a:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800201c:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800201e:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002020:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002022:	240a      	movs	r4, #10
 8002024:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8002026:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8002028:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800202a:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 800202c:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800202e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002030:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002032:	3919      	subs	r1, #25
 8002034:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	e77f      	b.n	8001f3a <HAL_TIM_ConfigClockSource+0x7a>
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	ffff0088 	.word	0xffff0088
 8002040:	ffff00ff 	.word	0xffff00ff
 8002044:	ffff0fff 	.word	0xffff0fff

08002048 <HAL_TIM_OC_DelayElapsedCallback>:
 8002048:	4770      	bx	lr
 800204a:	46c0      	nop			; (mov r8, r8)

0800204c <HAL_TIM_IC_CaptureCallback>:
 800204c:	4770      	bx	lr
 800204e:	46c0      	nop			; (mov r8, r8)

08002050 <TIM_DMACaptureCplt>:
  htim->State= HAL_TIM_STATE_READY;
 8002050:	223d      	movs	r2, #61	; 0x3d
 8002052:	2301      	movs	r3, #1
{
 8002054:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002056:	6a44      	ldr	r4, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 8002058:	54a3      	strb	r3, [r4, r2]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800205a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800205c:	4290      	cmp	r0, r2
 800205e:	d00f      	beq.n	8002080 <TIM_DMACaptureCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002060:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002062:	4298      	cmp	r0, r3
 8002064:	d00e      	beq.n	8002084 <TIM_DMACaptureCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002066:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002068:	4298      	cmp	r0, r3
 800206a:	d00e      	beq.n	800208a <TIM_DMACaptureCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800206c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800206e:	4298      	cmp	r0, r3
 8002070:	d005      	beq.n	800207e <TIM_DMACaptureCplt+0x2e>
  HAL_TIM_IC_CaptureCallback(htim);
 8002072:	0020      	movs	r0, r4
 8002074:	f7ff ffea 	bl	800204c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002078:	2300      	movs	r3, #0
 800207a:	7723      	strb	r3, [r4, #28]
}
 800207c:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800207e:	2308      	movs	r3, #8
 8002080:	7723      	strb	r3, [r4, #28]
 8002082:	e7f6      	b.n	8002072 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002084:	2302      	movs	r3, #2
 8002086:	7723      	strb	r3, [r4, #28]
 8002088:	e7f3      	b.n	8002072 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800208a:	2304      	movs	r3, #4
 800208c:	7723      	strb	r3, [r4, #28]
 800208e:	e7f0      	b.n	8002072 <TIM_DMACaptureCplt+0x22>

08002090 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002090:	4770      	bx	lr
 8002092:	46c0      	nop			; (mov r8, r8)

08002094 <HAL_TIM_TriggerCallback>:
 8002094:	4770      	bx	lr
 8002096:	46c0      	nop			; (mov r8, r8)

08002098 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002098:	2202      	movs	r2, #2
 800209a:	6803      	ldr	r3, [r0, #0]
{
 800209c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800209e:	6919      	ldr	r1, [r3, #16]
{
 80020a0:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020a2:	420a      	tst	r2, r1
 80020a4:	d002      	beq.n	80020ac <HAL_TIM_IRQHandler+0x14>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80020a6:	68d9      	ldr	r1, [r3, #12]
 80020a8:	420a      	tst	r2, r1
 80020aa:	d168      	bne.n	800217e <HAL_TIM_IRQHandler+0xe6>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020ac:	2204      	movs	r2, #4
 80020ae:	6919      	ldr	r1, [r3, #16]
 80020b0:	420a      	tst	r2, r1
 80020b2:	d002      	beq.n	80020ba <HAL_TIM_IRQHandler+0x22>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80020b4:	68d9      	ldr	r1, [r3, #12]
 80020b6:	420a      	tst	r2, r1
 80020b8:	d14e      	bne.n	8002158 <HAL_TIM_IRQHandler+0xc0>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020ba:	2208      	movs	r2, #8
 80020bc:	6919      	ldr	r1, [r3, #16]
 80020be:	420a      	tst	r2, r1
 80020c0:	d002      	beq.n	80020c8 <HAL_TIM_IRQHandler+0x30>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80020c2:	68d9      	ldr	r1, [r3, #12]
 80020c4:	420a      	tst	r2, r1
 80020c6:	d136      	bne.n	8002136 <HAL_TIM_IRQHandler+0x9e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020c8:	2210      	movs	r2, #16
 80020ca:	6919      	ldr	r1, [r3, #16]
 80020cc:	420a      	tst	r2, r1
 80020ce:	d002      	beq.n	80020d6 <HAL_TIM_IRQHandler+0x3e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80020d0:	68d9      	ldr	r1, [r3, #12]
 80020d2:	420a      	tst	r2, r1
 80020d4:	d11c      	bne.n	8002110 <HAL_TIM_IRQHandler+0x78>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020d6:	2201      	movs	r2, #1
 80020d8:	6919      	ldr	r1, [r3, #16]
 80020da:	420a      	tst	r2, r1
 80020dc:	d002      	beq.n	80020e4 <HAL_TIM_IRQHandler+0x4c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80020de:	68d9      	ldr	r1, [r3, #12]
 80020e0:	420a      	tst	r2, r1
 80020e2:	d169      	bne.n	80021b8 <HAL_TIM_IRQHandler+0x120>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	6919      	ldr	r1, [r3, #16]
 80020e8:	420a      	tst	r2, r1
 80020ea:	d002      	beq.n	80020f2 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80020ec:	68d9      	ldr	r1, [r3, #12]
 80020ee:	420a      	tst	r2, r1
 80020f0:	d169      	bne.n	80021c6 <HAL_TIM_IRQHandler+0x12e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020f2:	2240      	movs	r2, #64	; 0x40
 80020f4:	6919      	ldr	r1, [r3, #16]
 80020f6:	420a      	tst	r2, r1
 80020f8:	d002      	beq.n	8002100 <HAL_TIM_IRQHandler+0x68>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80020fa:	68d9      	ldr	r1, [r3, #12]
 80020fc:	420a      	tst	r2, r1
 80020fe:	d154      	bne.n	80021aa <HAL_TIM_IRQHandler+0x112>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002100:	2220      	movs	r2, #32
 8002102:	6919      	ldr	r1, [r3, #16]
 8002104:	420a      	tst	r2, r1
 8002106:	d002      	beq.n	800210e <HAL_TIM_IRQHandler+0x76>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002108:	68d9      	ldr	r1, [r3, #12]
 800210a:	420a      	tst	r2, r1
 800210c:	d147      	bne.n	800219e <HAL_TIM_IRQHandler+0x106>
}
 800210e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002110:	3a21      	subs	r2, #33	; 0x21
 8002112:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002114:	3219      	adds	r2, #25
 8002116:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002118:	69da      	ldr	r2, [r3, #28]
 800211a:	23c0      	movs	r3, #192	; 0xc0
 800211c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800211e:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002120:	421a      	tst	r2, r3
 8002122:	d15b      	bne.n	80021dc <HAL_TIM_IRQHandler+0x144>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002124:	f7ff ff90 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002128:	0020      	movs	r0, r4
 800212a:	f7ff ffb1 	bl	8002090 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212e:	2300      	movs	r3, #0
 8002130:	7723      	strb	r3, [r4, #28]
 8002132:	6823      	ldr	r3, [r4, #0]
 8002134:	e7cf      	b.n	80020d6 <HAL_TIM_IRQHandler+0x3e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002136:	3a11      	subs	r2, #17
 8002138:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800213a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800213c:	320d      	adds	r2, #13
 800213e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002140:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002142:	079b      	lsls	r3, r3, #30
 8002144:	d150      	bne.n	80021e8 <HAL_TIM_IRQHandler+0x150>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002146:	f7ff ff7f 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214a:	0020      	movs	r0, r4
 800214c:	f7ff ffa0 	bl	8002090 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002150:	2300      	movs	r3, #0
 8002152:	7723      	strb	r3, [r4, #28]
 8002154:	6823      	ldr	r3, [r4, #0]
 8002156:	e7b7      	b.n	80020c8 <HAL_TIM_IRQHandler+0x30>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002158:	3a09      	subs	r2, #9
 800215a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800215c:	3207      	adds	r2, #7
 800215e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002160:	699a      	ldr	r2, [r3, #24]
 8002162:	23c0      	movs	r3, #192	; 0xc0
 8002164:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002166:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002168:	421a      	tst	r2, r3
 800216a:	d13a      	bne.n	80021e2 <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216c:	f7ff ff6c 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002170:	0020      	movs	r0, r4
 8002172:	f7ff ff8d 	bl	8002090 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002176:	2300      	movs	r3, #0
 8002178:	7723      	strb	r3, [r4, #28]
 800217a:	6823      	ldr	r3, [r4, #0]
 800217c:	e79d      	b.n	80020ba <HAL_TIM_IRQHandler+0x22>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800217e:	3a05      	subs	r2, #5
 8002180:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002182:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002184:	3204      	adds	r2, #4
 8002186:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002188:	079b      	lsls	r3, r3, #30
 800218a:	d124      	bne.n	80021d6 <HAL_TIM_IRQHandler+0x13e>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800218c:	f7ff ff5c 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002190:	0020      	movs	r0, r4
 8002192:	f7ff ff7d 	bl	8002090 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002196:	2300      	movs	r3, #0
 8002198:	7723      	strb	r3, [r4, #28]
 800219a:	6823      	ldr	r3, [r4, #0]
 800219c:	e786      	b.n	80020ac <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800219e:	3a41      	subs	r2, #65	; 0x41
 80021a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80021a2:	0020      	movs	r0, r4
 80021a4:	f000 f89e 	bl	80022e4 <HAL_TIMEx_CommutationCallback>
}
 80021a8:	e7b1      	b.n	800210e <HAL_TIM_IRQHandler+0x76>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021aa:	3a81      	subs	r2, #129	; 0x81
 80021ac:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80021ae:	0020      	movs	r0, r4
 80021b0:	f7ff ff70 	bl	8002094 <HAL_TIM_TriggerCallback>
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	e7a3      	b.n	8002100 <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021b8:	3a03      	subs	r2, #3
 80021ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80021bc:	0020      	movs	r0, r4
 80021be:	f000 fd53 	bl	8002c68 <HAL_TIM_PeriodElapsedCallback>
 80021c2:	6823      	ldr	r3, [r4, #0]
 80021c4:	e78e      	b.n	80020e4 <HAL_TIM_IRQHandler+0x4c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021c6:	3a02      	subs	r2, #2
 80021c8:	3aff      	subs	r2, #255	; 0xff
 80021ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80021cc:	0020      	movs	r0, r4
 80021ce:	f000 f88b 	bl	80022e8 <HAL_TIMEx_BreakCallback>
 80021d2:	6823      	ldr	r3, [r4, #0]
 80021d4:	e78d      	b.n	80020f2 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_IC_CaptureCallback(htim);
 80021d6:	f7ff ff39 	bl	800204c <HAL_TIM_IC_CaptureCallback>
 80021da:	e7dc      	b.n	8002196 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80021dc:	f7ff ff36 	bl	800204c <HAL_TIM_IC_CaptureCallback>
 80021e0:	e7a5      	b.n	800212e <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 80021e2:	f7ff ff33 	bl	800204c <HAL_TIM_IC_CaptureCallback>
 80021e6:	e7c6      	b.n	8002176 <HAL_TIM_IRQHandler+0xde>
        HAL_TIM_IC_CaptureCallback(htim);
 80021e8:	f7ff ff30 	bl	800204c <HAL_TIM_IC_CaptureCallback>
 80021ec:	e7b0      	b.n	8002150 <HAL_TIM_IRQHandler+0xb8>
 80021ee:	46c0      	nop			; (mov r8, r8)

080021f0 <HAL_TIM_ErrorCallback>:
}
 80021f0:	4770      	bx	lr
 80021f2:	46c0      	nop			; (mov r8, r8)

080021f4 <TIM_DMAError>:
  htim->State= HAL_TIM_STATE_READY;
 80021f4:	2201      	movs	r2, #1
 80021f6:	233d      	movs	r3, #61	; 0x3d
{
 80021f8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021fa:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 80021fc:	54c2      	strb	r2, [r0, r3]
  HAL_TIM_ErrorCallback(htim);
 80021fe:	f7ff fff7 	bl	80021f0 <HAL_TIM_ErrorCallback>
}
 8002202:	bd10      	pop	{r4, pc}

08002204 <HAL_TIMEx_PWMN_Start>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 8002204:	2204      	movs	r2, #4
 8002206:	408a      	lsls	r2, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8002208:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800220a:	6a19      	ldr	r1, [r3, #32]
}
 800220c:	2000      	movs	r0, #0
  TIMx->CCER &=  ~tmp;
 800220e:	4391      	bics	r1, r2
 8002210:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 8002212:	6a19      	ldr	r1, [r3, #32]
 8002214:	430a      	orrs	r2, r1
 8002216:	621a      	str	r2, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 8002218:	2280      	movs	r2, #128	; 0x80
 800221a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800221c:	0212      	lsls	r2, r2, #8
 800221e:	430a      	orrs	r2, r1
  __HAL_TIM_ENABLE(htim);
 8002220:	2101      	movs	r1, #1
  __HAL_TIM_MOE_ENABLE(htim);
 8002222:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	601a      	str	r2, [r3, #0]
}
 800222a:	4770      	bx	lr

0800222c <HAL_TIMEx_MasterConfigSynchronization>:
{
 800222c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800222e:	243c      	movs	r4, #60	; 0x3c
 8002230:	5d03      	ldrb	r3, [r0, r4]
{
 8002232:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002234:	2002      	movs	r0, #2
 8002236:	2b01      	cmp	r3, #1
 8002238:	d017      	beq.n	800226a <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  htim->State = HAL_TIM_STATE_BUSY;
 800223a:	253d      	movs	r5, #61	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800223c:	2670      	movs	r6, #112	; 0x70
 800223e:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	5550      	strb	r0, [r2, r5]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002242:	6858      	ldr	r0, [r3, #4]
 8002244:	43b0      	bics	r0, r6
 8002246:	6058      	str	r0, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002248:	6858      	ldr	r0, [r3, #4]
 800224a:	680e      	ldr	r6, [r1, #0]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800224c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800224e:	4330      	orrs	r0, r6
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002250:	2680      	movs	r6, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002252:	6058      	str	r0, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002254:	6898      	ldr	r0, [r3, #8]
 8002256:	43b0      	bics	r0, r6
 8002258:	6098      	str	r0, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800225a:	6898      	ldr	r0, [r3, #8]
 800225c:	4301      	orrs	r1, r0
 800225e:	6099      	str	r1, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002260:	2301      	movs	r3, #1
 8002262:	5553      	strb	r3, [r2, r5]
  __HAL_UNLOCK(htim);
 8002264:	2300      	movs	r3, #0
  return HAL_OK;
 8002266:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8002268:	5513      	strb	r3, [r2, r4]
}
 800226a:	bd70      	pop	{r4, r5, r6, pc}

0800226c <HAL_TIMEx_ConfigBreakDeadTime>:
{
 800226c:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 800226e:	243c      	movs	r4, #60	; 0x3c
 8002270:	5d03      	ldrb	r3, [r0, r4]
{
 8002272:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002274:	2002      	movs	r0, #2
 8002276:	2b01      	cmp	r3, #1
 8002278:	d024      	beq.n	80022c4 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  htim->State = HAL_TIM_STATE_BUSY;
 800227a:	253d      	movs	r5, #61	; 0x3d
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800227e:	5550      	strb	r0, [r2, r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002280:	68c8      	ldr	r0, [r1, #12]
 8002282:	4003      	ands	r3, r0
 8002284:	6888      	ldr	r0, [r1, #8]
 8002286:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002288:	4810      	ldr	r0, [pc, #64]	; (80022cc <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 800228a:	4003      	ands	r3, r0
 800228c:	6848      	ldr	r0, [r1, #4]
 800228e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002290:	480f      	ldr	r0, [pc, #60]	; (80022d0 <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 8002292:	4003      	ands	r3, r0
 8002294:	6808      	ldr	r0, [r1, #0]
 8002296:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002298:	480e      	ldr	r0, [pc, #56]	; (80022d4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 800229a:	4003      	ands	r3, r0
 800229c:	6908      	ldr	r0, [r1, #16]
 800229e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80022a0:	480d      	ldr	r0, [pc, #52]	; (80022d8 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>)
 80022a2:	4003      	ands	r3, r0
 80022a4:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80022a6:	6989      	ldr	r1, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80022a8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80022aa:	480c      	ldr	r0, [pc, #48]	; (80022dc <HAL_TIMEx_ConfigBreakDeadTime+0x70>)
 80022ac:	4003      	ands	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80022ae:	480c      	ldr	r0, [pc, #48]	; (80022e0 <HAL_TIMEx_ConfigBreakDeadTime+0x74>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80022b0:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80022b2:	4003      	ands	r3, r0
 80022b4:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80022b6:	6811      	ldr	r1, [r2, #0]
  return HAL_OK;
 80022b8:	2000      	movs	r0, #0
  htim->Instance->BDTR = tmpbdtr;
 80022ba:	644b      	str	r3, [r1, #68]	; 0x44
  htim->State = HAL_TIM_STATE_READY;
 80022bc:	2301      	movs	r3, #1
 80022be:	5553      	strb	r3, [r2, r5]
  __HAL_UNLOCK(htim);
 80022c0:	2300      	movs	r3, #0
 80022c2:	5513      	strb	r3, [r2, r4]
}
 80022c4:	bd30      	pop	{r4, r5, pc}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	fffffcff 	.word	0xfffffcff
 80022cc:	fffffbff 	.word	0xfffffbff
 80022d0:	fffff7ff 	.word	0xfffff7ff
 80022d4:	ffffefff 	.word	0xffffefff
 80022d8:	ffffdfff 	.word	0xffffdfff
 80022dc:	ffffbfff 	.word	0xffffbfff
 80022e0:	ffff7fff 	.word	0xffff7fff

080022e4 <HAL_TIMEx_CommutationCallback>:
 80022e4:	4770      	bx	lr
 80022e6:	46c0      	nop			; (mov r8, r8)

080022e8 <HAL_TIMEx_BreakCallback>:
}
 80022e8:	4770      	bx	lr
 80022ea:	46c0      	nop			; (mov r8, r8)

080022ec <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ee:	46de      	mov	lr, fp
 80022f0:	464e      	mov	r6, r9
 80022f2:	4657      	mov	r7, sl
 80022f4:	4645      	mov	r5, r8
 80022f6:	b5e0      	push	{r5, r6, r7, lr}
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80022f8:	680e      	ldr	r6, [r1, #0]
{
 80022fa:	468b      	mov	fp, r1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80022fc:	2e00      	cmp	r6, #0
 80022fe:	d100      	bne.n	8002302 <LL_GPIO_Init+0x16>
 8002300:	e073      	b.n	80023ea <LL_GPIO_Init+0xfe>
 8002302:	684b      	ldr	r3, [r1, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	469c      	mov	ip, r3
 8002308:	2301      	movs	r3, #1
 800230a:	425b      	negs	r3, r3
 800230c:	4463      	add	r3, ip
 800230e:	4698      	mov	r8, r3
 8002310:	e00a      	b.n	8002328 <LL_GPIO_Init+0x3c>
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8002312:	4659      	mov	r1, fp
 8002314:	6909      	ldr	r1, [r1, #16]
 8002316:	68c3      	ldr	r3, [r0, #12]
 8002318:	434d      	muls	r5, r1
 800231a:	401c      	ands	r4, r3
 800231c:	432c      	orrs	r4, r5
 800231e:	60c4      	str	r4, [r0, #12]
 8002320:	0033      	movs	r3, r6
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }
    }
    pinpos++;
 8002322:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002324:	40d3      	lsrs	r3, r2
 8002326:	d042      	beq.n	80023ae <LL_GPIO_Init+0xc2>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002328:	2301      	movs	r3, #1
 800232a:	4093      	lsls	r3, r2
 800232c:	4033      	ands	r3, r6
    if (currentpin)
 800232e:	d0f7      	beq.n	8002320 <LL_GPIO_Init+0x34>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8002330:	001d      	movs	r5, r3
 8002332:	6804      	ldr	r4, [r0, #0]
 8002334:	435d      	muls	r5, r3
 8002336:	46a1      	mov	r9, r4
 8002338:	006c      	lsls	r4, r5, #1
 800233a:	1964      	adds	r4, r4, r5
 800233c:	464f      	mov	r7, r9
 800233e:	43e4      	mvns	r4, r4
 8002340:	4027      	ands	r7, r4
 8002342:	46b9      	mov	r9, r7
 8002344:	4667      	mov	r7, ip
 8002346:	436f      	muls	r7, r5
 8002348:	46ba      	mov	sl, r7
 800234a:	464f      	mov	r7, r9
 800234c:	4651      	mov	r1, sl
 800234e:	430f      	orrs	r7, r1
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002350:	4641      	mov	r1, r8
 8002352:	6007      	str	r7, [r0, #0]
 8002354:	2901      	cmp	r1, #1
 8002356:	d8dc      	bhi.n	8002312 <LL_GPIO_Init+0x26>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8002358:	6881      	ldr	r1, [r0, #8]
 800235a:	468a      	mov	sl, r1
 800235c:	4659      	mov	r1, fp
 800235e:	6889      	ldr	r1, [r1, #8]
 8002360:	4369      	muls	r1, r5
 8002362:	4689      	mov	r9, r1
 8002364:	4651      	mov	r1, sl
 8002366:	4021      	ands	r1, r4
 8002368:	468a      	mov	sl, r1
 800236a:	4649      	mov	r1, r9
 800236c:	4657      	mov	r7, sl
 800236e:	4339      	orrs	r1, r7
 8002370:	6081      	str	r1, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8002372:	68c1      	ldr	r1, [r0, #12]
 8002374:	468a      	mov	sl, r1
 8002376:	4659      	mov	r1, fp
 8002378:	6909      	ldr	r1, [r1, #16]
 800237a:	4369      	muls	r1, r5
 800237c:	4689      	mov	r9, r1
 800237e:	4651      	mov	r1, sl
 8002380:	400c      	ands	r4, r1
 8002382:	4649      	mov	r1, r9
 8002384:	430c      	orrs	r4, r1
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002386:	4661      	mov	r1, ip
 8002388:	60c4      	str	r4, [r0, #12]
 800238a:	2902      	cmp	r1, #2
 800238c:	d1c8      	bne.n	8002320 <LL_GPIO_Init+0x34>
        if (currentpin < LL_GPIO_PIN_8)
 800238e:	2bff      	cmp	r3, #255	; 0xff
 8002390:	d81e      	bhi.n	80023d0 <LL_GPIO_Init+0xe4>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8002392:	4659      	mov	r1, fp
 8002394:	436d      	muls	r5, r5
 8002396:	6949      	ldr	r1, [r1, #20]
 8002398:	012c      	lsls	r4, r5, #4
 800239a:	1b64      	subs	r4, r4, r5
 800239c:	434d      	muls	r5, r1
 800239e:	6a03      	ldr	r3, [r0, #32]
    pinpos++;
 80023a0:	3201      	adds	r2, #1
 80023a2:	43a3      	bics	r3, r4
 80023a4:	431d      	orrs	r5, r3
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80023a6:	0033      	movs	r3, r6
 80023a8:	6205      	str	r5, [r0, #32]
 80023aa:	40d3      	lsrs	r3, r2
 80023ac:	d1bc      	bne.n	8002328 <LL_GPIO_Init+0x3c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80023ae:	4643      	mov	r3, r8
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d806      	bhi.n	80023c2 <LL_GPIO_Init+0xd6>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80023b4:	465a      	mov	r2, fp
 80023b6:	6843      	ldr	r3, [r0, #4]
 80023b8:	68d2      	ldr	r2, [r2, #12]
 80023ba:	43b3      	bics	r3, r6
 80023bc:	4356      	muls	r6, r2
 80023be:	431e      	orrs	r6, r3
 80023c0:	6046      	str	r6, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 80023c2:	2001      	movs	r0, #1
 80023c4:	bc3c      	pop	{r2, r3, r4, r5}
 80023c6:	4690      	mov	r8, r2
 80023c8:	4699      	mov	r9, r3
 80023ca:	46a2      	mov	sl, r4
 80023cc:	46ab      	mov	fp, r5
 80023ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80023d0:	4659      	mov	r1, fp
 80023d2:	0a1b      	lsrs	r3, r3, #8
 80023d4:	435b      	muls	r3, r3
 80023d6:	435b      	muls	r3, r3
 80023d8:	6949      	ldr	r1, [r1, #20]
 80023da:	011d      	lsls	r5, r3, #4
 80023dc:	1aed      	subs	r5, r5, r3
 80023de:	434b      	muls	r3, r1
 80023e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80023e2:	43ac      	bics	r4, r5
 80023e4:	4323      	orrs	r3, r4
 80023e6:	6243      	str	r3, [r0, #36]	; 0x24
 80023e8:	e79a      	b.n	8002320 <LL_GPIO_Init+0x34>
 80023ea:	684b      	ldr	r3, [r1, #4]
 80023ec:	3b01      	subs	r3, #1
 80023ee:	4698      	mov	r8, r3
 80023f0:	e7dd      	b.n	80023ae <LL_GPIO_Init+0xc2>
 80023f2:	46c0      	nop			; (mov r8, r8)

080023f4 <phaseA>:




void phaseA(int newPhase) {
	if (newPhase == pwm) {
 80023f4:	4b29      	ldr	r3, [pc, #164]	; (800249c <phaseA+0xa8>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4283      	cmp	r3, r0
 80023fa:	d031      	beq.n	8002460 <phaseA+0x6c>
		}
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_9, LL_GPIO_MODE_ALTERNATE);  // high

	}

	if (newPhase == floating) {
 80023fc:	4b28      	ldr	r3, [pc, #160]	; (80024a0 <phaseA+0xac>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4298      	cmp	r0, r3
 8002402:	d018      	beq.n	8002436 <phaseA+0x42>
		GPIOB->BRR = GPIO_PIN_0;
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_9, LL_GPIO_MODE_OUTPUT);
		GPIOA->BRR = GPIO_PIN_9;
	}

	if (newPhase == lowside) {          // low mosfet on
 8002404:	4b27      	ldr	r3, [pc, #156]	; (80024a4 <phaseA+0xb0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4298      	cmp	r0, r3
 800240a:	d113      	bne.n	8002434 <phaseA+0x40>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 800240c:	2103      	movs	r1, #3
 800240e:	4a26      	ldr	r2, [pc, #152]	; (80024a8 <phaseA+0xb4>)
 8002410:	6813      	ldr	r3, [r2, #0]
 8002412:	438b      	bics	r3, r1
 8002414:	3902      	subs	r1, #2
 8002416:	430b      	orrs	r3, r1
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	2390      	movs	r3, #144	; 0x90
		LL_GPIO_SetPinMode(GPIOB, GPIO_PIN_0, LL_GPIO_MODE_OUTPUT);
		GPIOB->BSRR = GPIO_PIN_0;
 800241c:	6191      	str	r1, [r2, #24]
 800241e:	05db      	lsls	r3, r3, #23
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	4922      	ldr	r1, [pc, #136]	; (80024ac <phaseA+0xb8>)
 8002424:	4011      	ands	r1, r2
 8002426:	2280      	movs	r2, #128	; 0x80
 8002428:	02d2      	lsls	r2, r2, #11
 800242a:	430a      	orrs	r2, r1
 800242c:	601a      	str	r2, [r3, #0]
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_9, LL_GPIO_MODE_OUTPUT);
		GPIOA->BRR = GPIO_PIN_9;
 800242e:	2280      	movs	r2, #128	; 0x80
 8002430:	0092      	lsls	r2, r2, #2
 8002432:	629a      	str	r2, [r3, #40]	; 0x28
	}

}
 8002434:	4770      	bx	lr
 8002436:	2103      	movs	r1, #3
 8002438:	4a1b      	ldr	r2, [pc, #108]	; (80024a8 <phaseA+0xb4>)
 800243a:	6813      	ldr	r3, [r2, #0]
 800243c:	438b      	bics	r3, r1
 800243e:	3902      	subs	r1, #2
 8002440:	430b      	orrs	r3, r1
 8002442:	6013      	str	r3, [r2, #0]
 8002444:	2390      	movs	r3, #144	; 0x90
		GPIOB->BRR = GPIO_PIN_0;
 8002446:	6291      	str	r1, [r2, #40]	; 0x28
 8002448:	05db      	lsls	r3, r3, #23
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	4917      	ldr	r1, [pc, #92]	; (80024ac <phaseA+0xb8>)
 800244e:	4011      	ands	r1, r2
 8002450:	2280      	movs	r2, #128	; 0x80
 8002452:	02d2      	lsls	r2, r2, #11
 8002454:	430a      	orrs	r2, r1
 8002456:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8002458:	2280      	movs	r2, #128	; 0x80
 800245a:	0092      	lsls	r2, r2, #2
 800245c:	629a      	str	r2, [r3, #40]	; 0x28
 800245e:	e7d1      	b.n	8002404 <phaseA+0x10>
		if(!fastdecay){            // for future
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <phaseA+0xbc>)
 8002462:	4a11      	ldr	r2, [pc, #68]	; (80024a8 <phaseA+0xb4>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00f      	beq.n	800248a <phaseA+0x96>
 800246a:	2103      	movs	r1, #3
 800246c:	6813      	ldr	r3, [r2, #0]
 800246e:	438b      	bics	r3, r1
 8002470:	3901      	subs	r1, #1
 8002472:	430b      	orrs	r3, r1
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	2190      	movs	r1, #144	; 0x90
 8002478:	05c9      	lsls	r1, r1, #23
 800247a:	680b      	ldr	r3, [r1, #0]
 800247c:	4a0b      	ldr	r2, [pc, #44]	; (80024ac <phaseA+0xb8>)
 800247e:	401a      	ands	r2, r3
 8002480:	2380      	movs	r3, #128	; 0x80
 8002482:	031b      	lsls	r3, r3, #12
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]
 8002488:	e7b8      	b.n	80023fc <phaseA+0x8>
 800248a:	2103      	movs	r1, #3
 800248c:	6813      	ldr	r3, [r2, #0]
 800248e:	438b      	bics	r3, r1
 8002490:	3902      	subs	r1, #2
 8002492:	430b      	orrs	r3, r1
 8002494:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8002496:	6291      	str	r1, [r2, #40]	; 0x28
 8002498:	e7ed      	b.n	8002476 <phaseA+0x82>
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	2000001c 	.word	0x2000001c
 80024a0:	2000000c 	.word	0x2000000c
 80024a4:	20000018 	.word	0x20000018
 80024a8:	48000400 	.word	0x48000400
 80024ac:	fff3ffff 	.word	0xfff3ffff
 80024b0:	20000008 	.word	0x20000008

080024b4 <phaseB>:

void phaseB(int newPhase) {

	if (newPhase == pwm) {  // pwm
 80024b4:	4b2d      	ldr	r3, [pc, #180]	; (800256c <phaseB+0xb8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4283      	cmp	r3, r0
 80024ba:	d033      	beq.n	8002524 <phaseB+0x70>
		}
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_8, LL_GPIO_MODE_ALTERNATE);

	}

	if (newPhase == floating) {            // floating
 80024bc:	4b2c      	ldr	r3, [pc, #176]	; (8002570 <phaseB+0xbc>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4298      	cmp	r0, r3
 80024c2:	d019      	beq.n	80024f8 <phaseB+0x44>
		GPIOA->BRR = GPIO_PIN_7;
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_8, LL_GPIO_MODE_OUTPUT);
		GPIOA->BRR = GPIO_PIN_8;
	}

	if (newPhase == lowside) {              // lowside
 80024c4:	4b2b      	ldr	r3, [pc, #172]	; (8002574 <phaseB+0xc0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4298      	cmp	r0, r3
 80024ca:	d114      	bne.n	80024f6 <phaseB+0x42>
 80024cc:	2390      	movs	r3, #144	; 0x90
 80024ce:	05db      	lsls	r3, r3, #23
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	4929      	ldr	r1, [pc, #164]	; (8002578 <phaseB+0xc4>)
 80024d4:	4011      	ands	r1, r2
 80024d6:	2280      	movs	r2, #128	; 0x80
 80024d8:	01d2      	lsls	r2, r2, #7
 80024da:	430a      	orrs	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_7, LL_GPIO_MODE_OUTPUT);
		GPIOA->BSRR = GPIO_PIN_7;
 80024de:	2280      	movs	r2, #128	; 0x80
 80024e0:	619a      	str	r2, [r3, #24]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4925      	ldr	r1, [pc, #148]	; (800257c <phaseB+0xc8>)
 80024e6:	4011      	ands	r1, r2
 80024e8:	2280      	movs	r2, #128	; 0x80
 80024ea:	0252      	lsls	r2, r2, #9
 80024ec:	430a      	orrs	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_8, LL_GPIO_MODE_OUTPUT);
		GPIOA->BRR = GPIO_PIN_8;
 80024f0:	2280      	movs	r2, #128	; 0x80
 80024f2:	0052      	lsls	r2, r2, #1
 80024f4:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
 80024f6:	4770      	bx	lr
 80024f8:	2390      	movs	r3, #144	; 0x90
 80024fa:	05db      	lsls	r3, r3, #23
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	491e      	ldr	r1, [pc, #120]	; (8002578 <phaseB+0xc4>)
 8002500:	4011      	ands	r1, r2
 8002502:	2280      	movs	r2, #128	; 0x80
 8002504:	01d2      	lsls	r2, r2, #7
 8002506:	430a      	orrs	r2, r1
 8002508:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 800250a:	2280      	movs	r2, #128	; 0x80
 800250c:	629a      	str	r2, [r3, #40]	; 0x28
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	491a      	ldr	r1, [pc, #104]	; (800257c <phaseB+0xc8>)
 8002512:	4011      	ands	r1, r2
 8002514:	2280      	movs	r2, #128	; 0x80
 8002516:	0252      	lsls	r2, r2, #9
 8002518:	430a      	orrs	r2, r1
 800251a:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 800251c:	2280      	movs	r2, #128	; 0x80
 800251e:	0052      	lsls	r2, r2, #1
 8002520:	629a      	str	r2, [r3, #40]	; 0x28
 8002522:	e7cf      	b.n	80024c4 <phaseB+0x10>
		if (!fastdecay){
 8002524:	4b16      	ldr	r3, [pc, #88]	; (8002580 <phaseB+0xcc>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d012      	beq.n	8002552 <phaseB+0x9e>
 800252c:	2190      	movs	r1, #144	; 0x90
 800252e:	05c9      	lsls	r1, r1, #23
 8002530:	680b      	ldr	r3, [r1, #0]
 8002532:	4a11      	ldr	r2, [pc, #68]	; (8002578 <phaseB+0xc4>)
 8002534:	401a      	ands	r2, r3
 8002536:	2380      	movs	r3, #128	; 0x80
 8002538:	021b      	lsls	r3, r3, #8
 800253a:	4313      	orrs	r3, r2
 800253c:	600b      	str	r3, [r1, #0]
 800253e:	2190      	movs	r1, #144	; 0x90
 8002540:	05c9      	lsls	r1, r1, #23
 8002542:	680b      	ldr	r3, [r1, #0]
 8002544:	4a0d      	ldr	r2, [pc, #52]	; (800257c <phaseB+0xc8>)
 8002546:	401a      	ands	r2, r3
 8002548:	2380      	movs	r3, #128	; 0x80
 800254a:	029b      	lsls	r3, r3, #10
 800254c:	4313      	orrs	r3, r2
 800254e:	600b      	str	r3, [r1, #0]
 8002550:	e7b4      	b.n	80024bc <phaseB+0x8>
 8002552:	2390      	movs	r3, #144	; 0x90
 8002554:	05db      	lsls	r3, r3, #23
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4907      	ldr	r1, [pc, #28]	; (8002578 <phaseB+0xc4>)
 800255a:	4011      	ands	r1, r2
 800255c:	2280      	movs	r2, #128	; 0x80
 800255e:	01d2      	lsls	r2, r2, #7
 8002560:	430a      	orrs	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
			GPIOA->BRR = GPIO_PIN_7;
 8002564:	2280      	movs	r2, #128	; 0x80
 8002566:	629a      	str	r2, [r3, #40]	; 0x28
 8002568:	e7e9      	b.n	800253e <phaseB+0x8a>
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	2000001c 	.word	0x2000001c
 8002570:	2000000c 	.word	0x2000000c
 8002574:	20000018 	.word	0x20000018
 8002578:	ffff3fff 	.word	0xffff3fff
 800257c:	fffcffff 	.word	0xfffcffff
 8002580:	20000008 	.word	0x20000008

08002584 <phaseC>:

void phaseC(int newPhase) {
	if (newPhase == pwm) {
 8002584:	4b2a      	ldr	r3, [pc, #168]	; (8002630 <phaseC+0xac>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4283      	cmp	r3, r0
 800258a:	d033      	beq.n	80025f4 <phaseC+0x70>
			}
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_10, LL_GPIO_MODE_ALTERNATE);

	}

	if (newPhase == floating) {
 800258c:	4b29      	ldr	r3, [pc, #164]	; (8002634 <phaseC+0xb0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4298      	cmp	r0, r3
 8002592:	d019      	beq.n	80025c8 <phaseC+0x44>
		GPIOB->BRR = GPIO_PIN_1;
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_10, LL_GPIO_MODE_OUTPUT);
		GPIOA->BRR = GPIO_PIN_10;
	}

	if (newPhase == lowside) {
 8002594:	4b28      	ldr	r3, [pc, #160]	; (8002638 <phaseC+0xb4>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4298      	cmp	r0, r3
 800259a:	d114      	bne.n	80025c6 <phaseC+0x42>
 800259c:	210c      	movs	r1, #12
 800259e:	4a27      	ldr	r2, [pc, #156]	; (800263c <phaseC+0xb8>)
 80025a0:	6813      	ldr	r3, [r2, #0]
 80025a2:	438b      	bics	r3, r1
 80025a4:	3908      	subs	r1, #8
 80025a6:	430b      	orrs	r3, r1
 80025a8:	6013      	str	r3, [r2, #0]
		LL_GPIO_SetPinMode(GPIOB, GPIO_PIN_1, LL_GPIO_MODE_OUTPUT);
		GPIOB->BSRR = GPIO_PIN_1;
 80025aa:	2302      	movs	r3, #2
 80025ac:	6193      	str	r3, [r2, #24]
 80025ae:	2390      	movs	r3, #144	; 0x90
 80025b0:	05db      	lsls	r3, r3, #23
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4922      	ldr	r1, [pc, #136]	; (8002640 <phaseC+0xbc>)
 80025b6:	4011      	ands	r1, r2
 80025b8:	2280      	movs	r2, #128	; 0x80
 80025ba:	0352      	lsls	r2, r2, #13
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_10, LL_GPIO_MODE_OUTPUT);
		GPIOA->BRR = GPIO_PIN_10;
 80025c0:	2280      	movs	r2, #128	; 0x80
 80025c2:	00d2      	lsls	r2, r2, #3
 80025c4:	629a      	str	r2, [r3, #40]	; 0x28
	}

}
 80025c6:	4770      	bx	lr
 80025c8:	210c      	movs	r1, #12
 80025ca:	4a1c      	ldr	r2, [pc, #112]	; (800263c <phaseC+0xb8>)
 80025cc:	6813      	ldr	r3, [r2, #0]
 80025ce:	438b      	bics	r3, r1
 80025d0:	3908      	subs	r1, #8
 80025d2:	430b      	orrs	r3, r1
 80025d4:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_1;
 80025d6:	2302      	movs	r3, #2
 80025d8:	6293      	str	r3, [r2, #40]	; 0x28
 80025da:	2390      	movs	r3, #144	; 0x90
 80025dc:	05db      	lsls	r3, r3, #23
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	4917      	ldr	r1, [pc, #92]	; (8002640 <phaseC+0xbc>)
 80025e2:	4011      	ands	r1, r2
 80025e4:	2280      	movs	r2, #128	; 0x80
 80025e6:	0352      	lsls	r2, r2, #13
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 80025ec:	2280      	movs	r2, #128	; 0x80
 80025ee:	00d2      	lsls	r2, r2, #3
 80025f0:	629a      	str	r2, [r3, #40]	; 0x28
 80025f2:	e7cf      	b.n	8002594 <phaseC+0x10>
		if (!fastdecay){
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <phaseC+0xc0>)
 80025f6:	4a11      	ldr	r2, [pc, #68]	; (800263c <phaseC+0xb8>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00f      	beq.n	800261e <phaseC+0x9a>
 80025fe:	210c      	movs	r1, #12
 8002600:	6813      	ldr	r3, [r2, #0]
 8002602:	438b      	bics	r3, r1
 8002604:	3904      	subs	r1, #4
 8002606:	430b      	orrs	r3, r1
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	2190      	movs	r1, #144	; 0x90
 800260c:	05c9      	lsls	r1, r1, #23
 800260e:	680b      	ldr	r3, [r1, #0]
 8002610:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <phaseC+0xbc>)
 8002612:	401a      	ands	r2, r3
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	039b      	lsls	r3, r3, #14
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]
 800261c:	e7b6      	b.n	800258c <phaseC+0x8>
 800261e:	210c      	movs	r1, #12
 8002620:	6813      	ldr	r3, [r2, #0]
 8002622:	438b      	bics	r3, r1
 8002624:	3908      	subs	r1, #8
 8002626:	430b      	orrs	r3, r1
 8002628:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 800262a:	2302      	movs	r3, #2
 800262c:	6293      	str	r3, [r2, #40]	; 0x28
 800262e:	e7ec      	b.n	800260a <phaseC+0x86>
 8002630:	2000001c 	.word	0x2000001c
 8002634:	2000000c 	.word	0x2000000c
 8002638:	20000018 	.word	0x20000018
 800263c:	48000400 	.word	0x48000400
 8002640:	ffcfffff 	.word	0xffcfffff
 8002644:	20000008 	.word	0x20000008

08002648 <allOff>:
		phaseC(lowside);
	}

}

void allOff() {
 8002648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800264a:	46de      	mov	lr, fp
 800264c:	4657      	mov	r7, sl
 800264e:	464e      	mov	r6, r9
 8002650:	4645      	mov	r5, r8
	phaseA(floating);
 8002652:	4b7c      	ldr	r3, [pc, #496]	; (8002844 <allOff+0x1fc>)
void allOff() {
 8002654:	b5e0      	push	{r5, r6, r7, lr}
	phaseA(floating);
 8002656:	469b      	mov	fp, r3
 8002658:	681a      	ldr	r2, [r3, #0]
	if (newPhase == pwm) {
 800265a:	4b7b      	ldr	r3, [pc, #492]	; (8002848 <allOff+0x200>)
 800265c:	6818      	ldr	r0, [r3, #0]
 800265e:	4282      	cmp	r2, r0
 8002660:	d100      	bne.n	8002664 <allOff+0x1c>
 8002662:	e0bc      	b.n	80027de <allOff+0x196>
 8002664:	2703      	movs	r7, #3
 8002666:	2101      	movs	r1, #1
 8002668:	4d78      	ldr	r5, [pc, #480]	; (800284c <allOff+0x204>)
 800266a:	468c      	mov	ip, r1
 800266c:	682b      	ldr	r3, [r5, #0]
 800266e:	4e78      	ldr	r6, [pc, #480]	; (8002850 <allOff+0x208>)
 8002670:	43bb      	bics	r3, r7
 8002672:	430b      	orrs	r3, r1
 8002674:	602b      	str	r3, [r5, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8002676:	62a9      	str	r1, [r5, #40]	; 0x28
 8002678:	2190      	movs	r1, #144	; 0x90
 800267a:	05c9      	lsls	r1, r1, #23
 800267c:	680b      	ldr	r3, [r1, #0]
 800267e:	46b1      	mov	r9, r6
 8002680:	4033      	ands	r3, r6
 8002682:	2680      	movs	r6, #128	; 0x80
 8002684:	02f6      	lsls	r6, r6, #11
 8002686:	4333      	orrs	r3, r6
 8002688:	600b      	str	r3, [r1, #0]
		GPIOA->BRR = GPIO_PIN_9;
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	469a      	mov	sl, r3
 8002690:	628b      	str	r3, [r1, #40]	; 0x28
	if (newPhase == lowside) {          // low mosfet on
 8002692:	4b70      	ldr	r3, [pc, #448]	; (8002854 <allOff+0x20c>)
 8002694:	46b0      	mov	r8, r6
 8002696:	681e      	ldr	r6, [r3, #0]
 8002698:	42b2      	cmp	r2, r6
 800269a:	d10d      	bne.n	80026b8 <allOff+0x70>
 800269c:	4664      	mov	r4, ip
 800269e:	682b      	ldr	r3, [r5, #0]
 80026a0:	43bb      	bics	r3, r7
 80026a2:	4323      	orrs	r3, r4
 80026a4:	602b      	str	r3, [r5, #0]
		GPIOB->BSRR = GPIO_PIN_0;
 80026a6:	61ac      	str	r4, [r5, #24]
 80026a8:	464c      	mov	r4, r9
 80026aa:	680b      	ldr	r3, [r1, #0]
 80026ac:	4023      	ands	r3, r4
 80026ae:	4644      	mov	r4, r8
 80026b0:	431c      	orrs	r4, r3
		GPIOA->BRR = GPIO_PIN_9;
 80026b2:	4653      	mov	r3, sl
 80026b4:	600c      	str	r4, [r1, #0]
 80026b6:	628b      	str	r3, [r1, #40]	; 0x28
	if (newPhase == pwm) {  // pwm
 80026b8:	0015      	movs	r5, r2
 80026ba:	4282      	cmp	r2, r0
 80026bc:	d100      	bne.n	80026c0 <allOff+0x78>
 80026be:	e075      	b.n	80027ac <allOff+0x164>
 80026c0:	2390      	movs	r3, #144	; 0x90
 80026c2:	2480      	movs	r4, #128	; 0x80
 80026c4:	05db      	lsls	r3, r3, #23
 80026c6:	6819      	ldr	r1, [r3, #0]
 80026c8:	4f63      	ldr	r7, [pc, #396]	; (8002858 <allOff+0x210>)
 80026ca:	01e4      	lsls	r4, r4, #7
 80026cc:	4039      	ands	r1, r7
 80026ce:	4321      	orrs	r1, r4
 80026d0:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 80026d2:	2180      	movs	r1, #128	; 0x80
 80026d4:	6299      	str	r1, [r3, #40]	; 0x28
 80026d6:	46a4      	mov	ip, r4
 80026d8:	4689      	mov	r9, r1
 80026da:	4c60      	ldr	r4, [pc, #384]	; (800285c <allOff+0x214>)
 80026dc:	6819      	ldr	r1, [r3, #0]
 80026de:	46a0      	mov	r8, r4
 80026e0:	4021      	ands	r1, r4
 80026e2:	2480      	movs	r4, #128	; 0x80
 80026e4:	0264      	lsls	r4, r4, #9
 80026e6:	4321      	orrs	r1, r4
 80026e8:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80026ea:	2180      	movs	r1, #128	; 0x80
 80026ec:	0049      	lsls	r1, r1, #1
 80026ee:	46a2      	mov	sl, r4
 80026f0:	6299      	str	r1, [r3, #40]	; 0x28
	if (newPhase == lowside) {              // lowside
 80026f2:	42b2      	cmp	r2, r6
 80026f4:	d10d      	bne.n	8002712 <allOff+0xca>
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4644      	mov	r4, r8
 80026fa:	4017      	ands	r7, r2
 80026fc:	4662      	mov	r2, ip
 80026fe:	433a      	orrs	r2, r7
 8002700:	601a      	str	r2, [r3, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 8002702:	464a      	mov	r2, r9
 8002704:	619a      	str	r2, [r3, #24]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	4022      	ands	r2, r4
 800270a:	4654      	mov	r4, sl
 800270c:	4314      	orrs	r4, r2
 800270e:	601c      	str	r4, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8002710:	6299      	str	r1, [r3, #40]	; 0x28
	if (newPhase == pwm) {
 8002712:	42a8      	cmp	r0, r5
 8002714:	d031      	beq.n	800277a <allOff+0x132>
 8002716:	210c      	movs	r1, #12
 8002718:	4a4c      	ldr	r2, [pc, #304]	; (800284c <allOff+0x204>)
 800271a:	6813      	ldr	r3, [r2, #0]
 800271c:	438b      	bics	r3, r1
 800271e:	3908      	subs	r1, #8
 8002720:	430b      	orrs	r3, r1
 8002722:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_1;
 8002724:	2302      	movs	r3, #2
 8002726:	6293      	str	r3, [r2, #40]	; 0x28
 8002728:	2390      	movs	r3, #144	; 0x90
 800272a:	05db      	lsls	r3, r3, #23
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	494c      	ldr	r1, [pc, #304]	; (8002860 <allOff+0x218>)
 8002730:	4011      	ands	r1, r2
 8002732:	2280      	movs	r2, #128	; 0x80
 8002734:	0352      	lsls	r2, r2, #13
 8002736:	430a      	orrs	r2, r1
 8002738:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 800273a:	2280      	movs	r2, #128	; 0x80
 800273c:	00d2      	lsls	r2, r2, #3
 800273e:	629a      	str	r2, [r3, #40]	; 0x28
	if (newPhase == lowside) {
 8002740:	42ae      	cmp	r6, r5
 8002742:	d114      	bne.n	800276e <allOff+0x126>
 8002744:	210c      	movs	r1, #12
 8002746:	4a41      	ldr	r2, [pc, #260]	; (800284c <allOff+0x204>)
 8002748:	6813      	ldr	r3, [r2, #0]
 800274a:	438b      	bics	r3, r1
 800274c:	3908      	subs	r1, #8
 800274e:	430b      	orrs	r3, r1
 8002750:	6013      	str	r3, [r2, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 8002752:	2302      	movs	r3, #2
 8002754:	6193      	str	r3, [r2, #24]
 8002756:	2390      	movs	r3, #144	; 0x90
 8002758:	05db      	lsls	r3, r3, #23
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4940      	ldr	r1, [pc, #256]	; (8002860 <allOff+0x218>)
 800275e:	4011      	ands	r1, r2
 8002760:	2280      	movs	r2, #128	; 0x80
 8002762:	0352      	lsls	r2, r2, #13
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8002768:	2280      	movs	r2, #128	; 0x80
 800276a:	00d2      	lsls	r2, r2, #3
 800276c:	629a      	str	r2, [r3, #40]	; 0x28
	phaseB(floating);
	phaseC(floating);
}
 800276e:	bc3c      	pop	{r2, r3, r4, r5}
 8002770:	4690      	mov	r8, r2
 8002772:	4699      	mov	r9, r3
 8002774:	46a2      	mov	sl, r4
 8002776:	46ab      	mov	fp, r5
 8002778:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (!fastdecay){
 800277a:	4b3a      	ldr	r3, [pc, #232]	; (8002864 <allOff+0x21c>)
 800277c:	4a33      	ldr	r2, [pc, #204]	; (800284c <allOff+0x204>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d055      	beq.n	8002830 <allOff+0x1e8>
 8002784:	210c      	movs	r1, #12
 8002786:	6813      	ldr	r3, [r2, #0]
 8002788:	438b      	bics	r3, r1
 800278a:	3904      	subs	r1, #4
 800278c:	430b      	orrs	r3, r1
 800278e:	6013      	str	r3, [r2, #0]
 8002790:	2190      	movs	r1, #144	; 0x90
 8002792:	05c9      	lsls	r1, r1, #23
 8002794:	680b      	ldr	r3, [r1, #0]
 8002796:	4a32      	ldr	r2, [pc, #200]	; (8002860 <allOff+0x218>)
 8002798:	401a      	ands	r2, r3
 800279a:	2380      	movs	r3, #128	; 0x80
 800279c:	039b      	lsls	r3, r3, #14
 800279e:	4313      	orrs	r3, r2
 80027a0:	600b      	str	r3, [r1, #0]
	if (newPhase == floating) {
 80027a2:	465b      	mov	r3, fp
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	42ab      	cmp	r3, r5
 80027a8:	d1ca      	bne.n	8002740 <allOff+0xf8>
 80027aa:	e7b4      	b.n	8002716 <allOff+0xce>
		if (!fastdecay){
 80027ac:	4b2d      	ldr	r3, [pc, #180]	; (8002864 <allOff+0x21c>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d031      	beq.n	8002818 <allOff+0x1d0>
 80027b4:	2590      	movs	r5, #144	; 0x90
 80027b6:	05ed      	lsls	r5, r5, #23
 80027b8:	682b      	ldr	r3, [r5, #0]
 80027ba:	4927      	ldr	r1, [pc, #156]	; (8002858 <allOff+0x210>)
 80027bc:	4019      	ands	r1, r3
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	021b      	lsls	r3, r3, #8
 80027c2:	430b      	orrs	r3, r1
 80027c4:	602b      	str	r3, [r5, #0]
 80027c6:	2590      	movs	r5, #144	; 0x90
 80027c8:	05ed      	lsls	r5, r5, #23
 80027ca:	682b      	ldr	r3, [r5, #0]
 80027cc:	4923      	ldr	r1, [pc, #140]	; (800285c <allOff+0x214>)
 80027ce:	4019      	ands	r1, r3
 80027d0:	2380      	movs	r3, #128	; 0x80
 80027d2:	029b      	lsls	r3, r3, #10
 80027d4:	430b      	orrs	r3, r1
 80027d6:	602b      	str	r3, [r5, #0]
 80027d8:	0005      	movs	r5, r0
 80027da:	0010      	movs	r0, r2
 80027dc:	e770      	b.n	80026c0 <allOff+0x78>
		if(!fastdecay){            // for future
 80027de:	4b21      	ldr	r3, [pc, #132]	; (8002864 <allOff+0x21c>)
 80027e0:	491a      	ldr	r1, [pc, #104]	; (800284c <allOff+0x204>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00f      	beq.n	8002808 <allOff+0x1c0>
 80027e8:	2503      	movs	r5, #3
 80027ea:	680b      	ldr	r3, [r1, #0]
 80027ec:	43ab      	bics	r3, r5
 80027ee:	3d01      	subs	r5, #1
 80027f0:	432b      	orrs	r3, r5
 80027f2:	600b      	str	r3, [r1, #0]
 80027f4:	2590      	movs	r5, #144	; 0x90
 80027f6:	05ed      	lsls	r5, r5, #23
 80027f8:	682b      	ldr	r3, [r5, #0]
 80027fa:	4915      	ldr	r1, [pc, #84]	; (8002850 <allOff+0x208>)
 80027fc:	4019      	ands	r1, r3
 80027fe:	2380      	movs	r3, #128	; 0x80
 8002800:	031b      	lsls	r3, r3, #12
 8002802:	430b      	orrs	r3, r1
 8002804:	602b      	str	r3, [r5, #0]
 8002806:	e72d      	b.n	8002664 <allOff+0x1c>
 8002808:	2503      	movs	r5, #3
 800280a:	680b      	ldr	r3, [r1, #0]
 800280c:	43ab      	bics	r3, r5
 800280e:	3d02      	subs	r5, #2
 8002810:	432b      	orrs	r3, r5
 8002812:	600b      	str	r3, [r1, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8002814:	628d      	str	r5, [r1, #40]	; 0x28
 8002816:	e7ed      	b.n	80027f4 <allOff+0x1ac>
 8002818:	2390      	movs	r3, #144	; 0x90
 800281a:	05db      	lsls	r3, r3, #23
 800281c:	6819      	ldr	r1, [r3, #0]
 800281e:	4d0e      	ldr	r5, [pc, #56]	; (8002858 <allOff+0x210>)
 8002820:	400d      	ands	r5, r1
 8002822:	2180      	movs	r1, #128	; 0x80
 8002824:	01c9      	lsls	r1, r1, #7
 8002826:	4329      	orrs	r1, r5
 8002828:	6019      	str	r1, [r3, #0]
			GPIOA->BRR = GPIO_PIN_7;
 800282a:	2180      	movs	r1, #128	; 0x80
 800282c:	6299      	str	r1, [r3, #40]	; 0x28
 800282e:	e7ca      	b.n	80027c6 <allOff+0x17e>
 8002830:	210c      	movs	r1, #12
 8002832:	6813      	ldr	r3, [r2, #0]
 8002834:	438b      	bics	r3, r1
 8002836:	3908      	subs	r1, #8
 8002838:	430b      	orrs	r3, r1
 800283a:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 800283c:	2302      	movs	r3, #2
 800283e:	6293      	str	r3, [r2, #40]	; 0x28
 8002840:	e7a6      	b.n	8002790 <allOff+0x148>
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	2000000c 	.word	0x2000000c
 8002848:	2000001c 	.word	0x2000001c
 800284c:	48000400 	.word	0x48000400
 8002850:	fff3ffff 	.word	0xfff3ffff
 8002854:	20000018 	.word	0x20000018
 8002858:	ffff3fff 	.word	0xffff3fff
 800285c:	fffcffff 	.word	0xfffcffff
 8002860:	ffcfffff 	.word	0xffcfffff
 8002864:	20000008 	.word	0x20000008

08002868 <fullBrake>:

void fullBrake(){
 8002868:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (newPhase == pwm) {
 800286a:	4b85      	ldr	r3, [pc, #532]	; (8002a80 <fullBrake+0x218>)
	phaseA(lowside);
 800286c:	4d85      	ldr	r5, [pc, #532]	; (8002a84 <fullBrake+0x21c>)
	if (newPhase == pwm) {
 800286e:	681a      	ldr	r2, [r3, #0]
	phaseA(lowside);
 8002870:	6829      	ldr	r1, [r5, #0]
	if (newPhase == pwm) {
 8002872:	4291      	cmp	r1, r2
 8002874:	d100      	bne.n	8002878 <fullBrake+0x10>
 8002876:	e0c9      	b.n	8002a0c <fullBrake+0x1a4>
	if (newPhase == floating) {
 8002878:	4b83      	ldr	r3, [pc, #524]	; (8002a88 <fullBrake+0x220>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4299      	cmp	r1, r3
 800287e:	d04a      	beq.n	8002916 <fullBrake+0xae>
 8002880:	2603      	movs	r6, #3
 8002882:	4c82      	ldr	r4, [pc, #520]	; (8002a8c <fullBrake+0x224>)
 8002884:	6820      	ldr	r0, [r4, #0]
 8002886:	43b0      	bics	r0, r6
 8002888:	3e02      	subs	r6, #2
 800288a:	4330      	orrs	r0, r6
 800288c:	6020      	str	r0, [r4, #0]
 800288e:	2090      	movs	r0, #144	; 0x90
		GPIOB->BSRR = GPIO_PIN_0;
 8002890:	61a6      	str	r6, [r4, #24]
 8002892:	05c0      	lsls	r0, r0, #23
 8002894:	6804      	ldr	r4, [r0, #0]
 8002896:	4e7e      	ldr	r6, [pc, #504]	; (8002a90 <fullBrake+0x228>)
 8002898:	4026      	ands	r6, r4
 800289a:	2480      	movs	r4, #128	; 0x80
 800289c:	02e4      	lsls	r4, r4, #11
 800289e:	4334      	orrs	r4, r6
 80028a0:	6004      	str	r4, [r0, #0]
		GPIOA->BRR = GPIO_PIN_9;
 80028a2:	2480      	movs	r4, #128	; 0x80
 80028a4:	001e      	movs	r6, r3
 80028a6:	000b      	movs	r3, r1
 80028a8:	00a4      	lsls	r4, r4, #2
 80028aa:	6284      	str	r4, [r0, #40]	; 0x28
	if (newPhase == pwm) {  // pwm
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d100      	bne.n	80028b2 <fullBrake+0x4a>
 80028b0:	e090      	b.n	80029d4 <fullBrake+0x16c>
	if (newPhase == floating) {            // floating
 80028b2:	42b3      	cmp	r3, r6
 80028b4:	d100      	bne.n	80028b8 <fullBrake+0x50>
 80028b6:	e077      	b.n	80029a8 <fullBrake+0x140>
 80028b8:	2190      	movs	r1, #144	; 0x90
 80028ba:	05c9      	lsls	r1, r1, #23
 80028bc:	6808      	ldr	r0, [r1, #0]
 80028be:	4c75      	ldr	r4, [pc, #468]	; (8002a94 <fullBrake+0x22c>)
 80028c0:	4004      	ands	r4, r0
 80028c2:	2080      	movs	r0, #128	; 0x80
 80028c4:	01c0      	lsls	r0, r0, #7
 80028c6:	4320      	orrs	r0, r4
 80028c8:	6008      	str	r0, [r1, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 80028ca:	2080      	movs	r0, #128	; 0x80
 80028cc:	6188      	str	r0, [r1, #24]
 80028ce:	6808      	ldr	r0, [r1, #0]
 80028d0:	4c71      	ldr	r4, [pc, #452]	; (8002a98 <fullBrake+0x230>)
 80028d2:	4004      	ands	r4, r0
 80028d4:	2080      	movs	r0, #128	; 0x80
 80028d6:	0240      	lsls	r0, r0, #9
 80028d8:	4320      	orrs	r0, r4
 80028da:	6008      	str	r0, [r1, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80028dc:	2080      	movs	r0, #128	; 0x80
 80028de:	0040      	lsls	r0, r0, #1
 80028e0:	6288      	str	r0, [r1, #40]	; 0x28
	if (newPhase == pwm) {
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d030      	beq.n	8002948 <fullBrake+0xe0>
	if (newPhase == floating) {
 80028e6:	42b3      	cmp	r3, r6
 80028e8:	d044      	beq.n	8002974 <fullBrake+0x10c>
 80028ea:	210c      	movs	r1, #12
 80028ec:	4a67      	ldr	r2, [pc, #412]	; (8002a8c <fullBrake+0x224>)
 80028ee:	6813      	ldr	r3, [r2, #0]
 80028f0:	438b      	bics	r3, r1
 80028f2:	3908      	subs	r1, #8
 80028f4:	430b      	orrs	r3, r1
 80028f6:	6013      	str	r3, [r2, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 80028f8:	2302      	movs	r3, #2
 80028fa:	6193      	str	r3, [r2, #24]
 80028fc:	2390      	movs	r3, #144	; 0x90
 80028fe:	05db      	lsls	r3, r3, #23
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	4966      	ldr	r1, [pc, #408]	; (8002a9c <fullBrake+0x234>)
 8002904:	4011      	ands	r1, r2
 8002906:	2280      	movs	r2, #128	; 0x80
 8002908:	0352      	lsls	r2, r2, #13
 800290a:	430a      	orrs	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 800290e:	2280      	movs	r2, #128	; 0x80
 8002910:	00d2      	lsls	r2, r2, #3
 8002912:	629a      	str	r2, [r3, #40]	; 0x28
	phaseB(lowside);
	phaseC(lowside);
}
 8002914:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (newPhase == floating) {
 8002916:	000e      	movs	r6, r1
 8002918:	2703      	movs	r7, #3
 800291a:	4c5c      	ldr	r4, [pc, #368]	; (8002a8c <fullBrake+0x224>)
 800291c:	6820      	ldr	r0, [r4, #0]
 800291e:	43b8      	bics	r0, r7
 8002920:	3f02      	subs	r7, #2
 8002922:	4338      	orrs	r0, r7
 8002924:	6020      	str	r0, [r4, #0]
 8002926:	2090      	movs	r0, #144	; 0x90
		GPIOB->BRR = GPIO_PIN_0;
 8002928:	62a7      	str	r7, [r4, #40]	; 0x28
 800292a:	05c0      	lsls	r0, r0, #23
 800292c:	6804      	ldr	r4, [r0, #0]
 800292e:	4f58      	ldr	r7, [pc, #352]	; (8002a90 <fullBrake+0x228>)
 8002930:	4027      	ands	r7, r4
 8002932:	2480      	movs	r4, #128	; 0x80
 8002934:	02e4      	lsls	r4, r4, #11
 8002936:	433c      	orrs	r4, r7
 8002938:	6004      	str	r4, [r0, #0]
		GPIOA->BRR = GPIO_PIN_9;
 800293a:	2480      	movs	r4, #128	; 0x80
 800293c:	00a4      	lsls	r4, r4, #2
 800293e:	6284      	str	r4, [r0, #40]	; 0x28
	if (newPhase == lowside) {          // low mosfet on
 8002940:	4299      	cmp	r1, r3
 8002942:	d1b3      	bne.n	80028ac <fullBrake+0x44>
 8002944:	0033      	movs	r3, r6
 8002946:	e79b      	b.n	8002880 <fullBrake+0x18>
		if (!fastdecay){
 8002948:	4a55      	ldr	r2, [pc, #340]	; (8002aa0 <fullBrake+0x238>)
 800294a:	4950      	ldr	r1, [pc, #320]	; (8002a8c <fullBrake+0x224>)
 800294c:	7812      	ldrb	r2, [r2, #0]
 800294e:	2a00      	cmp	r2, #0
 8002950:	d078      	beq.n	8002a44 <fullBrake+0x1dc>
 8002952:	200c      	movs	r0, #12
 8002954:	680a      	ldr	r2, [r1, #0]
 8002956:	4382      	bics	r2, r0
 8002958:	3804      	subs	r0, #4
 800295a:	4302      	orrs	r2, r0
 800295c:	600a      	str	r2, [r1, #0]
 800295e:	2090      	movs	r0, #144	; 0x90
 8002960:	05c0      	lsls	r0, r0, #23
 8002962:	6802      	ldr	r2, [r0, #0]
 8002964:	494d      	ldr	r1, [pc, #308]	; (8002a9c <fullBrake+0x234>)
 8002966:	4011      	ands	r1, r2
 8002968:	2280      	movs	r2, #128	; 0x80
 800296a:	0392      	lsls	r2, r2, #14
 800296c:	430a      	orrs	r2, r1
 800296e:	6002      	str	r2, [r0, #0]
	if (newPhase == floating) {
 8002970:	42b3      	cmp	r3, r6
 8002972:	d114      	bne.n	800299e <fullBrake+0x136>
 8002974:	200c      	movs	r0, #12
 8002976:	4945      	ldr	r1, [pc, #276]	; (8002a8c <fullBrake+0x224>)
 8002978:	680a      	ldr	r2, [r1, #0]
 800297a:	4382      	bics	r2, r0
 800297c:	3808      	subs	r0, #8
 800297e:	4302      	orrs	r2, r0
 8002980:	600a      	str	r2, [r1, #0]
		GPIOB->BRR = GPIO_PIN_1;
 8002982:	2202      	movs	r2, #2
 8002984:	628a      	str	r2, [r1, #40]	; 0x28
 8002986:	2290      	movs	r2, #144	; 0x90
 8002988:	05d2      	lsls	r2, r2, #23
 800298a:	6811      	ldr	r1, [r2, #0]
 800298c:	4843      	ldr	r0, [pc, #268]	; (8002a9c <fullBrake+0x234>)
 800298e:	4008      	ands	r0, r1
 8002990:	2180      	movs	r1, #128	; 0x80
 8002992:	0349      	lsls	r1, r1, #13
 8002994:	4301      	orrs	r1, r0
 8002996:	6011      	str	r1, [r2, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8002998:	2180      	movs	r1, #128	; 0x80
 800299a:	00c9      	lsls	r1, r1, #3
 800299c:	6291      	str	r1, [r2, #40]	; 0x28
	if (newPhase == lowside) {
 800299e:	682a      	ldr	r2, [r5, #0]
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d1b7      	bne.n	8002914 <fullBrake+0xac>
 80029a4:	e7a1      	b.n	80028ea <fullBrake+0x82>
	if (newPhase == floating) {            // floating
 80029a6:	000a      	movs	r2, r1
 80029a8:	2190      	movs	r1, #144	; 0x90
 80029aa:	05c9      	lsls	r1, r1, #23
 80029ac:	6808      	ldr	r0, [r1, #0]
 80029ae:	4c39      	ldr	r4, [pc, #228]	; (8002a94 <fullBrake+0x22c>)
 80029b0:	4004      	ands	r4, r0
 80029b2:	2080      	movs	r0, #128	; 0x80
 80029b4:	01c0      	lsls	r0, r0, #7
 80029b6:	4320      	orrs	r0, r4
 80029b8:	6008      	str	r0, [r1, #0]
		GPIOA->BRR = GPIO_PIN_7;
 80029ba:	2080      	movs	r0, #128	; 0x80
 80029bc:	6288      	str	r0, [r1, #40]	; 0x28
 80029be:	6808      	ldr	r0, [r1, #0]
 80029c0:	4c35      	ldr	r4, [pc, #212]	; (8002a98 <fullBrake+0x230>)
 80029c2:	4004      	ands	r4, r0
 80029c4:	2080      	movs	r0, #128	; 0x80
 80029c6:	0240      	lsls	r0, r0, #9
 80029c8:	4320      	orrs	r0, r4
 80029ca:	6008      	str	r0, [r1, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80029cc:	2080      	movs	r0, #128	; 0x80
 80029ce:	0040      	lsls	r0, r0, #1
 80029d0:	6288      	str	r0, [r1, #40]	; 0x28
 80029d2:	e771      	b.n	80028b8 <fullBrake+0x50>
		if (!fastdecay){
 80029d4:	4932      	ldr	r1, [pc, #200]	; (8002aa0 <fullBrake+0x238>)
 80029d6:	7809      	ldrb	r1, [r1, #0]
 80029d8:	2900      	cmp	r1, #0
 80029da:	d044      	beq.n	8002a66 <fullBrake+0x1fe>
 80029dc:	2490      	movs	r4, #144	; 0x90
 80029de:	05e4      	lsls	r4, r4, #23
 80029e0:	6821      	ldr	r1, [r4, #0]
 80029e2:	482c      	ldr	r0, [pc, #176]	; (8002a94 <fullBrake+0x22c>)
 80029e4:	4008      	ands	r0, r1
 80029e6:	2180      	movs	r1, #128	; 0x80
 80029e8:	0209      	lsls	r1, r1, #8
 80029ea:	4301      	orrs	r1, r0
 80029ec:	6021      	str	r1, [r4, #0]
 80029ee:	2490      	movs	r4, #144	; 0x90
 80029f0:	05e4      	lsls	r4, r4, #23
 80029f2:	6821      	ldr	r1, [r4, #0]
 80029f4:	4828      	ldr	r0, [pc, #160]	; (8002a98 <fullBrake+0x230>)
 80029f6:	4008      	ands	r0, r1
 80029f8:	2180      	movs	r1, #128	; 0x80
 80029fa:	0289      	lsls	r1, r1, #10
 80029fc:	4301      	orrs	r1, r0
 80029fe:	6021      	str	r1, [r4, #0]
	if (newPhase == floating) {            // floating
 8002a00:	0019      	movs	r1, r3
 8002a02:	0013      	movs	r3, r2
 8002a04:	42b2      	cmp	r2, r6
 8002a06:	d0ce      	beq.n	80029a6 <fullBrake+0x13e>
 8002a08:	000a      	movs	r2, r1
 8002a0a:	e755      	b.n	80028b8 <fullBrake+0x50>
		if(!fastdecay){            // for future
 8002a0c:	4b24      	ldr	r3, [pc, #144]	; (8002aa0 <fullBrake+0x238>)
 8002a0e:	481f      	ldr	r0, [pc, #124]	; (8002a8c <fullBrake+0x224>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d01f      	beq.n	8002a56 <fullBrake+0x1ee>
 8002a16:	2403      	movs	r4, #3
 8002a18:	6803      	ldr	r3, [r0, #0]
 8002a1a:	43a3      	bics	r3, r4
 8002a1c:	3c01      	subs	r4, #1
 8002a1e:	4323      	orrs	r3, r4
 8002a20:	6003      	str	r3, [r0, #0]
 8002a22:	2490      	movs	r4, #144	; 0x90
 8002a24:	05e4      	lsls	r4, r4, #23
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	4819      	ldr	r0, [pc, #100]	; (8002a90 <fullBrake+0x228>)
 8002a2a:	4018      	ands	r0, r3
 8002a2c:	2380      	movs	r3, #128	; 0x80
 8002a2e:	031b      	lsls	r3, r3, #12
 8002a30:	4303      	orrs	r3, r0
 8002a32:	6023      	str	r3, [r4, #0]
	if (newPhase == floating) {
 8002a34:	4b14      	ldr	r3, [pc, #80]	; (8002a88 <fullBrake+0x220>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d000      	beq.n	8002a3e <fullBrake+0x1d6>
 8002a3c:	e720      	b.n	8002880 <fullBrake+0x18>
 8002a3e:	0016      	movs	r6, r2
 8002a40:	000b      	movs	r3, r1
 8002a42:	e769      	b.n	8002918 <fullBrake+0xb0>
 8002a44:	680a      	ldr	r2, [r1, #0]
 8002a46:	38f4      	subs	r0, #244	; 0xf4
 8002a48:	4382      	bics	r2, r0
 8002a4a:	3808      	subs	r0, #8
 8002a4c:	4302      	orrs	r2, r0
 8002a4e:	600a      	str	r2, [r1, #0]
			GPIOB->BRR = GPIO_PIN_1;
 8002a50:	2202      	movs	r2, #2
 8002a52:	628a      	str	r2, [r1, #40]	; 0x28
 8002a54:	e783      	b.n	800295e <fullBrake+0xf6>
 8002a56:	2403      	movs	r4, #3
 8002a58:	6803      	ldr	r3, [r0, #0]
 8002a5a:	43a3      	bics	r3, r4
 8002a5c:	3c02      	subs	r4, #2
 8002a5e:	4323      	orrs	r3, r4
 8002a60:	6003      	str	r3, [r0, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8002a62:	6284      	str	r4, [r0, #40]	; 0x28
 8002a64:	e7dd      	b.n	8002a22 <fullBrake+0x1ba>
 8002a66:	2190      	movs	r1, #144	; 0x90
 8002a68:	05c9      	lsls	r1, r1, #23
 8002a6a:	6808      	ldr	r0, [r1, #0]
 8002a6c:	4c09      	ldr	r4, [pc, #36]	; (8002a94 <fullBrake+0x22c>)
 8002a6e:	4004      	ands	r4, r0
 8002a70:	2080      	movs	r0, #128	; 0x80
 8002a72:	01c0      	lsls	r0, r0, #7
 8002a74:	4320      	orrs	r0, r4
 8002a76:	6008      	str	r0, [r1, #0]
			GPIOA->BRR = GPIO_PIN_7;
 8002a78:	2080      	movs	r0, #128	; 0x80
 8002a7a:	6288      	str	r0, [r1, #40]	; 0x28
 8002a7c:	e7b7      	b.n	80029ee <fullBrake+0x186>
 8002a7e:	46c0      	nop			; (mov r8, r8)
 8002a80:	2000001c 	.word	0x2000001c
 8002a84:	20000018 	.word	0x20000018
 8002a88:	2000000c 	.word	0x2000000c
 8002a8c:	48000400 	.word	0x48000400
 8002a90:	fff3ffff 	.word	0xfff3ffff
 8002a94:	ffff3fff 	.word	0xffff3fff
 8002a98:	fffcffff 	.word	0xfffcffff
 8002a9c:	ffcfffff 	.word	0xffcfffff
 8002aa0:	20000008 	.word	0x20000008

08002aa4 <commutate>:
}


void commutate() {

	if (forward == 1){
 8002aa4:	4b64      	ldr	r3, [pc, #400]	; (8002c38 <commutate+0x194>)
void commutate() {
 8002aa6:	b570      	push	{r4, r5, r6, lr}
	if (forward == 1){
 8002aa8:	681a      	ldr	r2, [r3, #0]
		step++;
 8002aaa:	4c64      	ldr	r4, [pc, #400]	; (8002c3c <commutate+0x198>)
 8002aac:	6823      	ldr	r3, [r4, #0]
	if (forward == 1){
 8002aae:	2a01      	cmp	r2, #1
 8002ab0:	d077      	beq.n	8002ba2 <commutate+0xfe>
		}
		if (step == 2 || step == 4 || step == 6) {
			rising = 0;
		}
	}
	if (forward == 0){
 8002ab2:	2a00      	cmp	r2, #0
 8002ab4:	d14d      	bne.n	8002b52 <commutate+0xae>
		step--;
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	6023      	str	r3, [r4, #0]
		if (step < 1) {
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	dd44      	ble.n	8002b48 <commutate+0xa4>
			step = 6;
		}
		if (step == 1 || step == 3 || step == 5) {
 8002abe:	2202      	movs	r2, #2
 8002ac0:	0019      	movs	r1, r3
 8002ac2:	4391      	bics	r1, r2
 8002ac4:	2901      	cmp	r1, #1
 8002ac6:	d04e      	beq.n	8002b66 <commutate+0xc2>
 8002ac8:	2b05      	cmp	r3, #5
 8002aca:	d04c      	beq.n	8002b66 <commutate+0xc2>
 8002acc:	2204      	movs	r2, #4
 8002ace:	0019      	movs	r1, r3
 8002ad0:	4391      	bics	r1, r2
			rising = 0;
		}
		if (step == 2 || step == 4 || step == 6) {
 8002ad2:	2902      	cmp	r1, #2
 8002ad4:	d03a      	beq.n	8002b4c <commutate+0xa8>
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d038      	beq.n	8002b4c <commutate+0xa8>
	if (newStep == 1) {			//A-B
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d100      	bne.n	8002ae0 <commutate+0x3c>
 8002ade:	e084      	b.n	8002bea <commutate+0x146>
	if (newStep == 3) {		// C-A
 8002ae0:	2b03      	cmp	r3, #3
 8002ae2:	d100      	bne.n	8002ae6 <commutate+0x42>
 8002ae4:	e093      	b.n	8002c0e <commutate+0x16a>
	if (newStep == 4) {    // B-A
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	d04e      	beq.n	8002b88 <commutate+0xe4>
	if (newStep == 5) {          // B-C
 8002aea:	2b05      	cmp	r3, #5
 8002aec:	d03f      	beq.n	8002b6e <commutate+0xca>
	if (newStep == 6) {       // A-C
 8002aee:	2b06      	cmp	r3, #6
 8002af0:	d100      	bne.n	8002af4 <commutate+0x50>
 8002af2:	e099      	b.n	8002c28 <commutate+0x184>
	HAL_COMP_Stop(&hcomp1);
 8002af4:	4d52      	ldr	r5, [pc, #328]	; (8002c40 <commutate+0x19c>)
 8002af6:	0028      	movs	r0, r5
 8002af8:	f7fd ffc0 	bl	8000a7c <HAL_COMP_Stop>
	if (step == 1 || step == 4) {   // c floating
 8002afc:	6823      	ldr	r3, [r4, #0]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d01f      	beq.n	8002b42 <commutate+0x9e>
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d01d      	beq.n	8002b42 <commutate+0x9e>
	if (step == 2 || step == 5) {     // a floating
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d018      	beq.n	8002b3c <commutate+0x98>
 8002b0a:	2b05      	cmp	r3, #5
 8002b0c:	d016      	beq.n	8002b3c <commutate+0x98>
	if (step == 3 || step == 6) {      // b floating
 8002b0e:	2b03      	cmp	r3, #3
 8002b10:	d007      	beq.n	8002b22 <commutate+0x7e>
 8002b12:	2b06      	cmp	r3, #6
 8002b14:	d005      	beq.n	8002b22 <commutate+0x7e>
	if (HAL_COMP_Init(&hcomp1) != HAL_OK) {
 8002b16:	0028      	movs	r0, r5
 8002b18:	f7fd ff40 	bl	800099c <HAL_COMP_Init>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	d007      	beq.n	8002b30 <commutate+0x8c>
 8002b20:	e7fe      	b.n	8002b20 <commutate+0x7c>
		hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC2;
 8002b22:	2350      	movs	r3, #80	; 0x50
	if (HAL_COMP_Init(&hcomp1) != HAL_OK) {
 8002b24:	0028      	movs	r0, r5
		hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC2;
 8002b26:	606b      	str	r3, [r5, #4]
	if (HAL_COMP_Init(&hcomp1) != HAL_OK) {
 8002b28:	f7fd ff38 	bl	800099c <HAL_COMP_Init>
 8002b2c:	2800      	cmp	r0, #0
 8002b2e:	d1f7      	bne.n	8002b20 <commutate+0x7c>
	if (HAL_COMP_Start(&hcomp1) != HAL_OK) {
 8002b30:	0028      	movs	r0, r5
 8002b32:	f7fd ff83 	bl	8000a3c <HAL_COMP_Start>
 8002b36:	2800      	cmp	r0, #0
 8002b38:	d042      	beq.n	8002bc0 <commutate+0x11c>
 8002b3a:	e7fe      	b.n	8002b3a <commutate+0x96>
		hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1;
 8002b3c:	2240      	movs	r2, #64	; 0x40
 8002b3e:	606a      	str	r2, [r5, #4]
 8002b40:	e7e5      	b.n	8002b0e <commutate+0x6a>
		hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_IO1;
 8002b42:	2260      	movs	r2, #96	; 0x60
 8002b44:	606a      	str	r2, [r5, #4]
 8002b46:	e7de      	b.n	8002b06 <commutate+0x62>
			step = 6;
 8002b48:	2306      	movs	r3, #6
 8002b4a:	6023      	str	r3, [r4, #0]
			rising = 1;
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	4a3d      	ldr	r2, [pc, #244]	; (8002c44 <commutate+0x1a0>)
 8002b50:	6011      	str	r1, [r2, #0]
	if (newStep == 1) {			//A-B
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d049      	beq.n	8002bea <commutate+0x146>
	if (newStep == 2) {			// C-B
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d1c2      	bne.n	8002ae0 <commutate+0x3c>
		phaseA(floating);
 8002b5a:	4b3b      	ldr	r3, [pc, #236]	; (8002c48 <commutate+0x1a4>)
 8002b5c:	6818      	ldr	r0, [r3, #0]
 8002b5e:	f7ff fc49 	bl	80023f4 <phaseA>
		phaseB(lowside);
 8002b62:	4b3a      	ldr	r3, [pc, #232]	; (8002c4c <commutate+0x1a8>)
 8002b64:	e058      	b.n	8002c18 <commutate+0x174>
			rising = 0;
 8002b66:	2100      	movs	r1, #0
 8002b68:	4a36      	ldr	r2, [pc, #216]	; (8002c44 <commutate+0x1a0>)
 8002b6a:	6011      	str	r1, [r2, #0]
 8002b6c:	e7ae      	b.n	8002acc <commutate+0x28>
		phaseA(floating);
 8002b6e:	4b36      	ldr	r3, [pc, #216]	; (8002c48 <commutate+0x1a4>)
 8002b70:	6818      	ldr	r0, [r3, #0]
 8002b72:	f7ff fc3f 	bl	80023f4 <phaseA>
		phaseB(pwm);
 8002b76:	4b36      	ldr	r3, [pc, #216]	; (8002c50 <commutate+0x1ac>)
		phaseB(floating);
 8002b78:	6818      	ldr	r0, [r3, #0]
 8002b7a:	f7ff fc9b 	bl	80024b4 <phaseB>
		phaseC(lowside);
 8002b7e:	4b33      	ldr	r3, [pc, #204]	; (8002c4c <commutate+0x1a8>)
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	f7ff fcff 	bl	8002584 <phaseC>
 8002b86:	e7b5      	b.n	8002af4 <commutate+0x50>
		phaseA(lowside);
 8002b88:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <commutate+0x1a8>)
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	f7ff fc32 	bl	80023f4 <phaseA>
		phaseB(pwm);
 8002b90:	4b2f      	ldr	r3, [pc, #188]	; (8002c50 <commutate+0x1ac>)
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	f7ff fc8e 	bl	80024b4 <phaseB>
		phaseC(floating);
 8002b98:	4b2b      	ldr	r3, [pc, #172]	; (8002c48 <commutate+0x1a4>)
 8002b9a:	6818      	ldr	r0, [r3, #0]
 8002b9c:	f7ff fcf2 	bl	8002584 <phaseC>
 8002ba0:	e7a8      	b.n	8002af4 <commutate+0x50>
		step++;
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	6023      	str	r3, [r4, #0]
		if (step > 6) {
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	dd25      	ble.n	8002bf6 <commutate+0x152>
		if (step == 1 || step == 3 || step == 5) {
 8002baa:	2301      	movs	r3, #1
			step = 1;
 8002bac:	6022      	str	r2, [r4, #0]
			rising = 1;
 8002bae:	2001      	movs	r0, #1
 8002bb0:	4924      	ldr	r1, [pc, #144]	; (8002c44 <commutate+0x1a0>)
 8002bb2:	6008      	str	r0, [r1, #0]
		if (step == 2 || step == 4 || step == 6) {
 8002bb4:	2a02      	cmp	r2, #2
 8002bb6:	d012      	beq.n	8002bde <commutate+0x13a>
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d010      	beq.n	8002bde <commutate+0x13a>
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	e78c      	b.n	8002ada <commutate+0x36>
	}


	comStep(step);
	changeCompInput();
	zcfound = 0;
 8002bc0:	4b24      	ldr	r3, [pc, #144]	; (8002c54 <commutate+0x1b0>)
	falseAlarm = 0;
	compCount = 0;
	upcompCount = 0;
	TIM2->CNT = 0;
	TIM2->ARR = commutation_interval;
 8002bc2:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <commutate+0x1b4>)
	zcfound = 0;
 8002bc4:	6018      	str	r0, [r3, #0]
	falseAlarm = 0;
 8002bc6:	4b25      	ldr	r3, [pc, #148]	; (8002c5c <commutate+0x1b8>)
	TIM2->ARR = commutation_interval;
 8002bc8:	6812      	ldr	r2, [r2, #0]
	falseAlarm = 0;
 8002bca:	6018      	str	r0, [r3, #0]
	compCount = 0;
 8002bcc:	4b24      	ldr	r3, [pc, #144]	; (8002c60 <commutate+0x1bc>)
 8002bce:	6018      	str	r0, [r3, #0]
	upcompCount = 0;
 8002bd0:	4b24      	ldr	r3, [pc, #144]	; (8002c64 <commutate+0x1c0>)
 8002bd2:	6018      	str	r0, [r3, #0]
	TIM2->CNT = 0;
 8002bd4:	2380      	movs	r3, #128	; 0x80
 8002bd6:	05db      	lsls	r3, r3, #23
 8002bd8:	6258      	str	r0, [r3, #36]	; 0x24
	TIM2->ARR = commutation_interval;
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002bdc:	bd70      	pop	{r4, r5, r6, pc}
			rising = 0;
 8002bde:	2200      	movs	r2, #0
 8002be0:	4b18      	ldr	r3, [pc, #96]	; (8002c44 <commutate+0x1a0>)
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	6823      	ldr	r3, [r4, #0]
	if (newStep == 1) {			//A-B
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d1b5      	bne.n	8002b56 <commutate+0xb2>
		phaseA(pwm);
 8002bea:	4b19      	ldr	r3, [pc, #100]	; (8002c50 <commutate+0x1ac>)
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	f7ff fc01 	bl	80023f4 <phaseA>
		phaseB(lowside);
 8002bf2:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <commutate+0x1a8>)
 8002bf4:	e7cd      	b.n	8002b92 <commutate+0xee>
		if (step == 1 || step == 3 || step == 5) {
 8002bf6:	2102      	movs	r1, #2
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	4388      	bics	r0, r1
 8002bfc:	2801      	cmp	r0, #1
 8002bfe:	d019      	beq.n	8002c34 <commutate+0x190>
 8002c00:	2b05      	cmp	r3, #5
 8002c02:	d0d4      	beq.n	8002bae <commutate+0x10a>
 8002c04:	2204      	movs	r2, #4
 8002c06:	0019      	movs	r1, r3
 8002c08:	4391      	bics	r1, r2
 8002c0a:	000a      	movs	r2, r1
 8002c0c:	e7d2      	b.n	8002bb4 <commutate+0x110>
		phaseA(lowside);
 8002c0e:	4b0f      	ldr	r3, [pc, #60]	; (8002c4c <commutate+0x1a8>)
 8002c10:	6818      	ldr	r0, [r3, #0]
 8002c12:	f7ff fbef 	bl	80023f4 <phaseA>
		phaseB(floating);
 8002c16:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <commutate+0x1a4>)
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	f7ff fc4b 	bl	80024b4 <phaseB>
		phaseC(pwm);
 8002c1e:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <commutate+0x1ac>)
 8002c20:	6818      	ldr	r0, [r3, #0]
 8002c22:	f7ff fcaf 	bl	8002584 <phaseC>
 8002c26:	e765      	b.n	8002af4 <commutate+0x50>
		phaseA(pwm);
 8002c28:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <commutate+0x1ac>)
 8002c2a:	6818      	ldr	r0, [r3, #0]
 8002c2c:	f7ff fbe2 	bl	80023f4 <phaseA>
		phaseB(floating);
 8002c30:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <commutate+0x1a4>)
 8002c32:	e7a1      	b.n	8002b78 <commutate+0xd4>
		if (step == 1 || step == 3 || step == 5) {
 8002c34:	001a      	movs	r2, r3
 8002c36:	e7ba      	b.n	8002bae <commutate+0x10a>
 8002c38:	20000010 	.word	0x20000010
 8002c3c:	2000007c 	.word	0x2000007c
 8002c40:	200001e8 	.word	0x200001e8
 8002c44:	20000024 	.word	0x20000024
 8002c48:	2000000c 	.word	0x2000000c
 8002c4c:	20000018 	.word	0x20000018
 8002c50:	2000001c 	.word	0x2000001c
 8002c54:	20000090 	.word	0x20000090
 8002c58:	200000cc 	.word	0x200000cc
 8002c5c:	20000124 	.word	0x20000124
 8002c60:	200000d0 	.word	0x200000d0
 8002c64:	20000170 	.word	0x20000170

08002c68 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { // for forced commutation -- open loop

	if (htim->Instance == TIM2)
 8002c68:	2280      	movs	r2, #128	; 0x80
 8002c6a:	6803      	ldr	r3, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { // for forced commutation -- open loop
 8002c6c:	b510      	push	{r4, lr}
	if (htim->Instance == TIM2)
 8002c6e:	05d2      	lsls	r2, r2, #23
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d000      	beq.n	8002c76 <HAL_TIM_PeriodElapsedCallback+0xe>
				//				falseAlarm = 0;
				//				compCount = 0;
			}
		}
	}
}
 8002c74:	bd10      	pop	{r4, pc}
		if (!sensorless) {
 8002c76:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002c78:	6812      	ldr	r2, [r2, #0]
 8002c7a:	2a00      	cmp	r2, #0
 8002c7c:	d1fa      	bne.n	8002c74 <HAL_TIM_PeriodElapsedCallback+0xc>
			waitTime = TIM2->ARR / 2;
 8002c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c80:	4a08      	ldr	r2, [pc, #32]	; (8002ca4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002c82:	085b      	lsrs	r3, r3, #1
 8002c84:	6013      	str	r3, [r2, #0]
			if (running == 1) {
 8002c86:	4b08      	ldr	r3, [pc, #32]	; (8002ca8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d1f2      	bne.n	8002c74 <HAL_TIM_PeriodElapsedCallback+0xc>
				GPIOA->BRR = GPIO_PIN_15;
 8002c8e:	2280      	movs	r2, #128	; 0x80
 8002c90:	2390      	movs	r3, #144	; 0x90
 8002c92:	0212      	lsls	r2, r2, #8
 8002c94:	05db      	lsls	r3, r3, #23
 8002c96:	629a      	str	r2, [r3, #40]	; 0x28
				commutate();
 8002c98:	f7ff ff04 	bl	8002aa4 <commutate>
}
 8002c9c:	e7ea      	b.n	8002c74 <HAL_TIM_PeriodElapsedCallback+0xc>
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	2000015c 	.word	0x2000015c
 8002ca4:	20000180 	.word	0x20000180
 8002ca8:	20000158 	.word	0x20000158

08002cac <startMotor>:



void startMotor() {
 8002cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    char decaystate = fastdecay;

	if (commutation_interval == 0){
 8002cae:	4e18      	ldr	r6, [pc, #96]	; (8002d10 <startMotor+0x64>)
    char decaystate = fastdecay;
 8002cb0:	4d18      	ldr	r5, [pc, #96]	; (8002d14 <startMotor+0x68>)
	if (commutation_interval == 0){
 8002cb2:	6833      	ldr	r3, [r6, #0]
    char decaystate = fastdecay;
 8002cb4:	782f      	ldrb	r7, [r5, #0]
	if (commutation_interval == 0){
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d11d      	bne.n	8002cf6 <startMotor+0x4a>
		fastdecay = 1;

	TIM1->CCR1 = 100;				// set duty cycle to 110 out of 999 to start.
 8002cba:	2264      	movs	r2, #100	; 0x64
//	HAL_Delay(300);
//	step = 6;



	for (int i = 8; i > 0; i--){
 8002cbc:	2408      	movs	r4, #8
		fastdecay = 1;
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	702b      	strb	r3, [r5, #0]
	TIM1->CCR1 = 100;				// set duty cycle to 110 out of 999 to start.
 8002cc2:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <startMotor+0x6c>)
 8002cc4:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 100;
 8002cc6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 100;
 8002cc8:	63da      	str	r2, [r3, #60]	; 0x3c
		//		step++;
		//		if (step > 6) {
		//		step=1;
		//		}
		//		comStep(step);
		commutate();
 8002cca:	f7ff feeb 	bl	8002aa4 <commutate>
		HAL_Delay(i);
 8002cce:	0020      	movs	r0, r4
	for (int i = 8; i > 0; i--){
 8002cd0:	3c01      	subs	r4, #1
		HAL_Delay(i);
 8002cd2:	f7fd fbbf 	bl	8000454 <HAL_Delay>
	for (int i = 8; i > 0; i--){
 8002cd6:	2c00      	cmp	r4, #0
 8002cd8:	d1f7      	bne.n	8002cca <startMotor+0x1e>
        }

//	zcfound = 1; //supress bemf detection for speedup

	TIM2->ARR = tim2_start_arr-1000;
 8002cda:	4b10      	ldr	r3, [pc, #64]	; (8002d1c <startMotor+0x70>)
 8002cdc:	4a10      	ldr	r2, [pc, #64]	; (8002d20 <startMotor+0x74>)
 8002cde:	681b      	ldr	r3, [r3, #0]
	commutation_interval = tim2_start_arr- 3000;
	HAL_Delay(5);
 8002ce0:	2005      	movs	r0, #5
	TIM2->ARR = tim2_start_arr-1000;
 8002ce2:	1899      	adds	r1, r3, r2
 8002ce4:	2280      	movs	r2, #128	; 0x80
 8002ce6:	05d2      	lsls	r2, r2, #23
 8002ce8:	62d1      	str	r1, [r2, #44]	; 0x2c
	commutation_interval = tim2_start_arr- 3000;
 8002cea:	4a0e      	ldr	r2, [pc, #56]	; (8002d24 <startMotor+0x78>)
 8002cec:	4694      	mov	ip, r2
 8002cee:	4463      	add	r3, ip
 8002cf0:	6033      	str	r3, [r6, #0]
	HAL_Delay(5);
 8002cf2:	f7fd fbaf 	bl	8000454 <HAL_Delay>
	}

	fastdecay = decaystate;    // return to normal

	TIM2->CNT = 0;
 8002cf6:	2280      	movs	r2, #128	; 0x80
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	05d2      	lsls	r2, r2, #23
	fastdecay = decaystate;    // return to normal
 8002cfc:	702f      	strb	r7, [r5, #0]
	TIM2->CNT = 0;
 8002cfe:	6253      	str	r3, [r2, #36]	; 0x24
	running = 1;
 8002d00:	2201      	movs	r2, #1
 8002d02:	4909      	ldr	r1, [pc, #36]	; (8002d28 <startMotor+0x7c>)
 8002d04:	600a      	str	r2, [r1, #0]
	sensorless = 1;
 8002d06:	4909      	ldr	r1, [pc, #36]	; (8002d2c <startMotor+0x80>)
 8002d08:	600a      	str	r2, [r1, #0]
	startupcountdown =0;
 8002d0a:	4a09      	ldr	r2, [pc, #36]	; (8002d30 <startMotor+0x84>)
 8002d0c:	6013      	str	r3, [r2, #0]

	//					sensorless = 1;
}
 8002d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d10:	200000cc 	.word	0x200000cc
 8002d14:	20000008 	.word	0x20000008
 8002d18:	40012c00 	.word	0x40012c00
 8002d1c:	20000084 	.word	0x20000084
 8002d20:	fffffc18 	.word	0xfffffc18
 8002d24:	fffff448 	.word	0xfffff448
 8002d28:	20000158 	.word	0x20000158
 8002d2c:	2000015c 	.word	0x2000015c
 8002d30:	20000168 	.word	0x20000168

08002d34 <HAL_COMP_TriggerCallback>:


void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp) {          // not used
	/* Turn On LED3 */

	if (TIM1->CNT > duty_cycle) {
 8002d34:	4b09      	ldr	r3, [pc, #36]	; (8002d5c <HAL_COMP_TriggerCallback+0x28>)
 8002d36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d38:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <HAL_COMP_TriggerCallback+0x2c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d90c      	bls.n	8002d5a <HAL_COMP_TriggerCallback+0x26>
		GPIOA->BSRR = GPIO_PIN_15;
 8002d40:	2280      	movs	r2, #128	; 0x80
 8002d42:	2390      	movs	r3, #144	; 0x90
 8002d44:	0212      	lsls	r2, r2, #8
 8002d46:	05db      	lsls	r3, r3, #23
 8002d48:	619a      	str	r2, [r3, #24]

		if (!zcfound) {
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <HAL_COMP_TriggerCallback+0x30>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d103      	bne.n	8002d5a <HAL_COMP_TriggerCallback+0x26>
			compCount++;
 8002d52:	4a05      	ldr	r2, [pc, #20]	; (8002d68 <HAL_COMP_TriggerCallback+0x34>)
 8002d54:	6813      	ldr	r3, [r2, #0]
 8002d56:	3301      	adds	r3, #1
 8002d58:	6013      	str	r3, [r2, #0]
		}
	}
}
 8002d5a:	4770      	bx	lr
 8002d5c:	40012c00 	.word	0x40012c00
 8002d60:	20000004 	.word	0x20000004
 8002d64:	20000090 	.word	0x20000090
 8002d68:	200000d0 	.word	0x200000d0

08002d6c <playStartupTune>:

void playStartupTune(){
 8002d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d6e:	46de      	mov	lr, fp
 8002d70:	4657      	mov	r7, sl
 8002d72:	464e      	mov	r6, r9
 8002d74:	4645      	mov	r5, r8
	TIM1->PSC = 75;
 8002d76:	234b      	movs	r3, #75	; 0x4b
 8002d78:	4c8c      	ldr	r4, [pc, #560]	; (8002fac <playStartupTune+0x240>)
void playStartupTune(){
 8002d7a:	b5e0      	push	{r5, r6, r7, lr}
		phaseA(pwm);
 8002d7c:	4f8c      	ldr	r7, [pc, #560]	; (8002fb0 <playStartupTune+0x244>)
	TIM1->PSC = 75;
 8002d7e:	62a3      	str	r3, [r4, #40]	; 0x28
	TIM1->CCR1 = 5;
 8002d80:	3b46      	subs	r3, #70	; 0x46
 8002d82:	6363      	str	r3, [r4, #52]	; 0x34
		phaseA(pwm);
 8002d84:	6838      	ldr	r0, [r7, #0]
	TIM1->CCR2 = 5;
 8002d86:	63a3      	str	r3, [r4, #56]	; 0x38
	TIM1->CCR3 = 5;
 8002d88:	63e3      	str	r3, [r4, #60]	; 0x3c
		phaseA(pwm);
 8002d8a:	f7ff fb33 	bl	80023f4 <phaseA>
		phaseB(lowside);
 8002d8e:	4e89      	ldr	r6, [pc, #548]	; (8002fb4 <playStartupTune+0x248>)
 8002d90:	6830      	ldr	r0, [r6, #0]
 8002d92:	f7ff fb8f 	bl	80024b4 <phaseB>
		phaseC(floating);
 8002d96:	4d88      	ldr	r5, [pc, #544]	; (8002fb8 <playStartupTune+0x24c>)
 8002d98:	6828      	ldr	r0, [r5, #0]
 8002d9a:	f7ff fbf3 	bl	8002584 <phaseC>
	comStep(1);
	HAL_Delay(100);
 8002d9e:	2064      	movs	r0, #100	; 0x64
 8002da0:	f7fd fb58 	bl	8000454 <HAL_Delay>
	TIM1->PSC = 50;
 8002da4:	2332      	movs	r3, #50	; 0x32
	HAL_Delay(100);
 8002da6:	2064      	movs	r0, #100	; 0x64
	TIM1->PSC = 50;
 8002da8:	62a3      	str	r3, [r4, #40]	; 0x28
	HAL_Delay(100);
 8002daa:	f7fd fb53 	bl	8000454 <HAL_Delay>
	TIM1->PSC = 25;
 8002dae:	2319      	movs	r3, #25
	HAL_Delay(100);
 8002db0:	2064      	movs	r0, #100	; 0x64
	TIM1->PSC = 25;
 8002db2:	62a3      	str	r3, [r4, #40]	; 0x28
	HAL_Delay(100);
 8002db4:	f7fd fb4e 	bl	8000454 <HAL_Delay>
	phaseA(floating);
 8002db8:	682a      	ldr	r2, [r5, #0]
	if (newPhase == pwm) {
 8002dba:	6838      	ldr	r0, [r7, #0]
 8002dbc:	4282      	cmp	r2, r0
 8002dbe:	d100      	bne.n	8002dc2 <playStartupTune+0x56>
 8002dc0:	e0c1      	b.n	8002f46 <playStartupTune+0x1da>
 8002dc2:	2403      	movs	r4, #3
 8002dc4:	2790      	movs	r7, #144	; 0x90
 8002dc6:	497d      	ldr	r1, [pc, #500]	; (8002fbc <playStartupTune+0x250>)
 8002dc8:	46a0      	mov	r8, r4
 8002dca:	680b      	ldr	r3, [r1, #0]
 8002dcc:	05ff      	lsls	r7, r7, #23
 8002dce:	43a3      	bics	r3, r4
 8002dd0:	3c02      	subs	r4, #2
 8002dd2:	4323      	orrs	r3, r4
 8002dd4:	600b      	str	r3, [r1, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8002dd6:	628c      	str	r4, [r1, #40]	; 0x28
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	46a4      	mov	ip, r4
 8002ddc:	4c78      	ldr	r4, [pc, #480]	; (8002fc0 <playStartupTune+0x254>)
 8002dde:	4023      	ands	r3, r4
 8002de0:	46a1      	mov	r9, r4
 8002de2:	2480      	movs	r4, #128	; 0x80
 8002de4:	02e4      	lsls	r4, r4, #11
 8002de6:	4323      	orrs	r3, r4
 8002de8:	603b      	str	r3, [r7, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8002dea:	2380      	movs	r3, #128	; 0x80
 8002dec:	46a2      	mov	sl, r4
	if (newPhase == lowside) {          // low mosfet on
 8002dee:	6834      	ldr	r4, [r6, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	469b      	mov	fp, r3
 8002df4:	62bb      	str	r3, [r7, #40]	; 0x28
	if (newPhase == lowside) {          // low mosfet on
 8002df6:	42a2      	cmp	r2, r4
 8002df8:	d10e      	bne.n	8002e18 <playStartupTune+0xac>
 8002dfa:	4646      	mov	r6, r8
 8002dfc:	680b      	ldr	r3, [r1, #0]
 8002dfe:	43b3      	bics	r3, r6
 8002e00:	4666      	mov	r6, ip
 8002e02:	4333      	orrs	r3, r6
 8002e04:	600b      	str	r3, [r1, #0]
		GPIOB->BSRR = GPIO_PIN_0;
 8002e06:	618e      	str	r6, [r1, #24]
 8002e08:	4649      	mov	r1, r9
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	400b      	ands	r3, r1
 8002e0e:	4651      	mov	r1, sl
 8002e10:	4319      	orrs	r1, r3
		GPIOA->BRR = GPIO_PIN_9;
 8002e12:	465b      	mov	r3, fp
 8002e14:	6039      	str	r1, [r7, #0]
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
	if (newPhase == pwm) {  // pwm
 8002e18:	0016      	movs	r6, r2
 8002e1a:	4282      	cmp	r2, r0
 8002e1c:	d100      	bne.n	8002e20 <playStartupTune+0xb4>
 8002e1e:	e079      	b.n	8002f14 <playStartupTune+0x1a8>
 8002e20:	2390      	movs	r3, #144	; 0x90
 8002e22:	05db      	lsls	r3, r3, #23
 8002e24:	6819      	ldr	r1, [r3, #0]
 8002e26:	4f67      	ldr	r7, [pc, #412]	; (8002fc4 <playStartupTune+0x258>)
 8002e28:	4039      	ands	r1, r7
 8002e2a:	46bb      	mov	fp, r7
 8002e2c:	2780      	movs	r7, #128	; 0x80
 8002e2e:	01ff      	lsls	r7, r7, #7
 8002e30:	4339      	orrs	r1, r7
 8002e32:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 8002e34:	2180      	movs	r1, #128	; 0x80
 8002e36:	6299      	str	r1, [r3, #40]	; 0x28
 8002e38:	46bc      	mov	ip, r7
 8002e3a:	4689      	mov	r9, r1
 8002e3c:	4f62      	ldr	r7, [pc, #392]	; (8002fc8 <playStartupTune+0x25c>)
 8002e3e:	6819      	ldr	r1, [r3, #0]
 8002e40:	46b8      	mov	r8, r7
 8002e42:	4039      	ands	r1, r7
 8002e44:	2780      	movs	r7, #128	; 0x80
 8002e46:	027f      	lsls	r7, r7, #9
 8002e48:	4339      	orrs	r1, r7
 8002e4a:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8002e4c:	2180      	movs	r1, #128	; 0x80
 8002e4e:	0049      	lsls	r1, r1, #1
 8002e50:	46ba      	mov	sl, r7
 8002e52:	6299      	str	r1, [r3, #40]	; 0x28
	if (newPhase == lowside) {              // lowside
 8002e54:	42a2      	cmp	r2, r4
 8002e56:	d10e      	bne.n	8002e76 <playStartupTune+0x10a>
 8002e58:	465f      	mov	r7, fp
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	4017      	ands	r7, r2
 8002e5e:	4662      	mov	r2, ip
 8002e60:	433a      	orrs	r2, r7
 8002e62:	601a      	str	r2, [r3, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 8002e64:	464a      	mov	r2, r9
 8002e66:	4647      	mov	r7, r8
 8002e68:	619a      	str	r2, [r3, #24]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	403a      	ands	r2, r7
 8002e6e:	4657      	mov	r7, sl
 8002e70:	4317      	orrs	r7, r2
 8002e72:	601f      	str	r7, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8002e74:	6299      	str	r1, [r3, #40]	; 0x28
	if (newPhase == pwm) {
 8002e76:	4286      	cmp	r6, r0
 8002e78:	d034      	beq.n	8002ee4 <playStartupTune+0x178>
 8002e7a:	210c      	movs	r1, #12
 8002e7c:	4a4f      	ldr	r2, [pc, #316]	; (8002fbc <playStartupTune+0x250>)
 8002e7e:	6813      	ldr	r3, [r2, #0]
 8002e80:	438b      	bics	r3, r1
 8002e82:	3908      	subs	r1, #8
 8002e84:	430b      	orrs	r3, r1
 8002e86:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_1;
 8002e88:	2302      	movs	r3, #2
 8002e8a:	6293      	str	r3, [r2, #40]	; 0x28
 8002e8c:	2390      	movs	r3, #144	; 0x90
 8002e8e:	05db      	lsls	r3, r3, #23
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	494e      	ldr	r1, [pc, #312]	; (8002fcc <playStartupTune+0x260>)
 8002e94:	4011      	ands	r1, r2
 8002e96:	2280      	movs	r2, #128	; 0x80
 8002e98:	0352      	lsls	r2, r2, #13
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8002e9e:	2280      	movs	r2, #128	; 0x80
 8002ea0:	00d2      	lsls	r2, r2, #3
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
	if (newPhase == lowside) {
 8002ea4:	42a6      	cmp	r6, r4
 8002ea6:	d114      	bne.n	8002ed2 <playStartupTune+0x166>
 8002ea8:	210c      	movs	r1, #12
 8002eaa:	4a44      	ldr	r2, [pc, #272]	; (8002fbc <playStartupTune+0x250>)
 8002eac:	6813      	ldr	r3, [r2, #0]
 8002eae:	438b      	bics	r3, r1
 8002eb0:	3908      	subs	r1, #8
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	6013      	str	r3, [r2, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	6193      	str	r3, [r2, #24]
 8002eba:	2390      	movs	r3, #144	; 0x90
 8002ebc:	05db      	lsls	r3, r3, #23
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4942      	ldr	r1, [pc, #264]	; (8002fcc <playStartupTune+0x260>)
 8002ec2:	4011      	ands	r1, r2
 8002ec4:	2280      	movs	r2, #128	; 0x80
 8002ec6:	0352      	lsls	r2, r2, #13
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8002ecc:	2280      	movs	r2, #128	; 0x80
 8002ece:	00d2      	lsls	r2, r2, #3
 8002ed0:	629a      	str	r2, [r3, #40]	; 0x28
	allOff();
	TIM1->PSC = 0;
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	4b35      	ldr	r3, [pc, #212]	; (8002fac <playStartupTune+0x240>)
 8002ed6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ed8:	bc3c      	pop	{r2, r3, r4, r5}
 8002eda:	4690      	mov	r8, r2
 8002edc:	4699      	mov	r9, r3
 8002ede:	46a2      	mov	sl, r4
 8002ee0:	46ab      	mov	fp, r5
 8002ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fastdecay){
 8002ee4:	4b3a      	ldr	r3, [pc, #232]	; (8002fd0 <playStartupTune+0x264>)
 8002ee6:	4a35      	ldr	r2, [pc, #212]	; (8002fbc <playStartupTune+0x250>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d054      	beq.n	8002f98 <playStartupTune+0x22c>
 8002eee:	210c      	movs	r1, #12
 8002ef0:	6813      	ldr	r3, [r2, #0]
 8002ef2:	438b      	bics	r3, r1
 8002ef4:	3904      	subs	r1, #4
 8002ef6:	430b      	orrs	r3, r1
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	2190      	movs	r1, #144	; 0x90
 8002efc:	05c9      	lsls	r1, r1, #23
 8002efe:	680b      	ldr	r3, [r1, #0]
 8002f00:	4a32      	ldr	r2, [pc, #200]	; (8002fcc <playStartupTune+0x260>)
 8002f02:	401a      	ands	r2, r3
 8002f04:	2380      	movs	r3, #128	; 0x80
 8002f06:	039b      	lsls	r3, r3, #14
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	600b      	str	r3, [r1, #0]
	if (newPhase == floating) {
 8002f0c:	682b      	ldr	r3, [r5, #0]
 8002f0e:	429e      	cmp	r6, r3
 8002f10:	d1c8      	bne.n	8002ea4 <playStartupTune+0x138>
 8002f12:	e7b2      	b.n	8002e7a <playStartupTune+0x10e>
		if (!fastdecay){
 8002f14:	4b2e      	ldr	r3, [pc, #184]	; (8002fd0 <playStartupTune+0x264>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d031      	beq.n	8002f80 <playStartupTune+0x214>
 8002f1c:	2690      	movs	r6, #144	; 0x90
 8002f1e:	05f6      	lsls	r6, r6, #23
 8002f20:	6833      	ldr	r3, [r6, #0]
 8002f22:	4928      	ldr	r1, [pc, #160]	; (8002fc4 <playStartupTune+0x258>)
 8002f24:	4019      	ands	r1, r3
 8002f26:	2380      	movs	r3, #128	; 0x80
 8002f28:	021b      	lsls	r3, r3, #8
 8002f2a:	430b      	orrs	r3, r1
 8002f2c:	6033      	str	r3, [r6, #0]
 8002f2e:	2690      	movs	r6, #144	; 0x90
 8002f30:	05f6      	lsls	r6, r6, #23
 8002f32:	6833      	ldr	r3, [r6, #0]
 8002f34:	4924      	ldr	r1, [pc, #144]	; (8002fc8 <playStartupTune+0x25c>)
 8002f36:	4019      	ands	r1, r3
 8002f38:	2380      	movs	r3, #128	; 0x80
 8002f3a:	029b      	lsls	r3, r3, #10
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	6033      	str	r3, [r6, #0]
 8002f40:	0006      	movs	r6, r0
 8002f42:	0010      	movs	r0, r2
 8002f44:	e76c      	b.n	8002e20 <playStartupTune+0xb4>
		if(!fastdecay){            // for future
 8002f46:	4b22      	ldr	r3, [pc, #136]	; (8002fd0 <playStartupTune+0x264>)
 8002f48:	491c      	ldr	r1, [pc, #112]	; (8002fbc <playStartupTune+0x250>)
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00f      	beq.n	8002f70 <playStartupTune+0x204>
 8002f50:	2403      	movs	r4, #3
 8002f52:	680b      	ldr	r3, [r1, #0]
 8002f54:	43a3      	bics	r3, r4
 8002f56:	3c01      	subs	r4, #1
 8002f58:	4323      	orrs	r3, r4
 8002f5a:	600b      	str	r3, [r1, #0]
 8002f5c:	2490      	movs	r4, #144	; 0x90
 8002f5e:	05e4      	lsls	r4, r4, #23
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	4917      	ldr	r1, [pc, #92]	; (8002fc0 <playStartupTune+0x254>)
 8002f64:	4019      	ands	r1, r3
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	031b      	lsls	r3, r3, #12
 8002f6a:	430b      	orrs	r3, r1
 8002f6c:	6023      	str	r3, [r4, #0]
 8002f6e:	e728      	b.n	8002dc2 <playStartupTune+0x56>
 8002f70:	2403      	movs	r4, #3
 8002f72:	680b      	ldr	r3, [r1, #0]
 8002f74:	43a3      	bics	r3, r4
 8002f76:	3c02      	subs	r4, #2
 8002f78:	4323      	orrs	r3, r4
 8002f7a:	600b      	str	r3, [r1, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8002f7c:	628c      	str	r4, [r1, #40]	; 0x28
 8002f7e:	e7ed      	b.n	8002f5c <playStartupTune+0x1f0>
 8002f80:	2390      	movs	r3, #144	; 0x90
 8002f82:	05db      	lsls	r3, r3, #23
 8002f84:	6819      	ldr	r1, [r3, #0]
 8002f86:	4e0f      	ldr	r6, [pc, #60]	; (8002fc4 <playStartupTune+0x258>)
 8002f88:	400e      	ands	r6, r1
 8002f8a:	2180      	movs	r1, #128	; 0x80
 8002f8c:	01c9      	lsls	r1, r1, #7
 8002f8e:	4331      	orrs	r1, r6
 8002f90:	6019      	str	r1, [r3, #0]
			GPIOA->BRR = GPIO_PIN_7;
 8002f92:	2180      	movs	r1, #128	; 0x80
 8002f94:	6299      	str	r1, [r3, #40]	; 0x28
 8002f96:	e7ca      	b.n	8002f2e <playStartupTune+0x1c2>
 8002f98:	210c      	movs	r1, #12
 8002f9a:	6813      	ldr	r3, [r2, #0]
 8002f9c:	438b      	bics	r3, r1
 8002f9e:	3908      	subs	r1, #8
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	6293      	str	r3, [r2, #40]	; 0x28
 8002fa8:	e7a7      	b.n	8002efa <playStartupTune+0x18e>
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	40012c00 	.word	0x40012c00
 8002fb0:	2000001c 	.word	0x2000001c
 8002fb4:	20000018 	.word	0x20000018
 8002fb8:	2000000c 	.word	0x2000000c
 8002fbc:	48000400 	.word	0x48000400
 8002fc0:	fff3ffff 	.word	0xfff3ffff
 8002fc4:	ffff3fff 	.word	0xffff3fff
 8002fc8:	fffcffff 	.word	0xfffcffff
 8002fcc:	ffcfffff 	.word	0xffcfffff
 8002fd0:	20000008 	.word	0x20000008

08002fd4 <playInputTune>:

void playInputTune(){
 8002fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd6:	46de      	mov	lr, fp
 8002fd8:	4657      	mov	r7, sl
 8002fda:	464e      	mov	r6, r9
 8002fdc:	4645      	mov	r5, r8
	TIM1->PSC = 100;
 8002fde:	2364      	movs	r3, #100	; 0x64
void playInputTune(){
 8002fe0:	b5e0      	push	{r5, r6, r7, lr}
	TIM1->PSC = 100;
 8002fe2:	4e89      	ldr	r6, [pc, #548]	; (8003208 <playInputTune+0x234>)
		phaseA(pwm);
 8002fe4:	4f89      	ldr	r7, [pc, #548]	; (800320c <playInputTune+0x238>)
	TIM1->PSC = 100;
 8002fe6:	62b3      	str	r3, [r6, #40]	; 0x28
	TIM1->CCR1 = 5;
 8002fe8:	3b5f      	subs	r3, #95	; 0x5f
 8002fea:	6373      	str	r3, [r6, #52]	; 0x34
		phaseA(pwm);
 8002fec:	6838      	ldr	r0, [r7, #0]
	TIM1->CCR2 = 5;
 8002fee:	63b3      	str	r3, [r6, #56]	; 0x38
	TIM1->CCR3 = 5;
 8002ff0:	63f3      	str	r3, [r6, #60]	; 0x3c
		phaseA(pwm);
 8002ff2:	f7ff f9ff 	bl	80023f4 <phaseA>
		phaseB(lowside);
 8002ff6:	4d86      	ldr	r5, [pc, #536]	; (8003210 <playInputTune+0x23c>)
 8002ff8:	6828      	ldr	r0, [r5, #0]
 8002ffa:	f7ff fa5b 	bl	80024b4 <phaseB>
		phaseC(floating);
 8002ffe:	4b85      	ldr	r3, [pc, #532]	; (8003214 <playInputTune+0x240>)
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	469b      	mov	fp, r3
 8003004:	f7ff fabe 	bl	8002584 <phaseC>
	comStep(1);
	HAL_Delay(100);
 8003008:	2064      	movs	r0, #100	; 0x64
 800300a:	f7fd fa23 	bl	8000454 <HAL_Delay>
	TIM1->PSC = 50;
 800300e:	2332      	movs	r3, #50	; 0x32
	HAL_Delay(100);
 8003010:	2064      	movs	r0, #100	; 0x64
	TIM1->PSC = 50;
 8003012:	62b3      	str	r3, [r6, #40]	; 0x28
	HAL_Delay(100);
 8003014:	f7fd fa1e 	bl	8000454 <HAL_Delay>
	phaseA(floating);
 8003018:	465b      	mov	r3, fp
	if (newPhase == pwm) {
 800301a:	6838      	ldr	r0, [r7, #0]
	phaseA(floating);
 800301c:	681a      	ldr	r2, [r3, #0]
	if (newPhase == pwm) {
 800301e:	4282      	cmp	r2, r0
 8003020:	d100      	bne.n	8003024 <playInputTune+0x50>
 8003022:	e0be      	b.n	80031a2 <playInputTune+0x1ce>
 8003024:	2603      	movs	r6, #3
 8003026:	497c      	ldr	r1, [pc, #496]	; (8003218 <playInputTune+0x244>)
 8003028:	2701      	movs	r7, #1
 800302a:	680b      	ldr	r3, [r1, #0]
 800302c:	46b4      	mov	ip, r6
 800302e:	43b3      	bics	r3, r6
 8003030:	2690      	movs	r6, #144	; 0x90
 8003032:	433b      	orrs	r3, r7
 8003034:	600b      	str	r3, [r1, #0]
 8003036:	05f6      	lsls	r6, r6, #23
		GPIOB->BRR = GPIO_PIN_0;
 8003038:	628f      	str	r7, [r1, #40]	; 0x28
 800303a:	6833      	ldr	r3, [r6, #0]
 800303c:	4c77      	ldr	r4, [pc, #476]	; (800321c <playInputTune+0x248>)
	if (newPhase == lowside) {          // low mosfet on
 800303e:	682d      	ldr	r5, [r5, #0]
 8003040:	4023      	ands	r3, r4
 8003042:	46a0      	mov	r8, r4
 8003044:	2480      	movs	r4, #128	; 0x80
 8003046:	02e4      	lsls	r4, r4, #11
 8003048:	4323      	orrs	r3, r4
 800304a:	6033      	str	r3, [r6, #0]
		GPIOA->BRR = GPIO_PIN_9;
 800304c:	2380      	movs	r3, #128	; 0x80
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	46a1      	mov	r9, r4
 8003052:	469a      	mov	sl, r3
 8003054:	62b3      	str	r3, [r6, #40]	; 0x28
	if (newPhase == lowside) {          // low mosfet on
 8003056:	42aa      	cmp	r2, r5
 8003058:	d10d      	bne.n	8003076 <playInputTune+0xa2>
 800305a:	4664      	mov	r4, ip
 800305c:	680b      	ldr	r3, [r1, #0]
 800305e:	43a3      	bics	r3, r4
 8003060:	433b      	orrs	r3, r7
 8003062:	600b      	str	r3, [r1, #0]
		GPIOB->BSRR = GPIO_PIN_0;
 8003064:	618f      	str	r7, [r1, #24]
 8003066:	4641      	mov	r1, r8
 8003068:	6833      	ldr	r3, [r6, #0]
 800306a:	400b      	ands	r3, r1
 800306c:	4649      	mov	r1, r9
 800306e:	4319      	orrs	r1, r3
		GPIOA->BRR = GPIO_PIN_9;
 8003070:	4653      	mov	r3, sl
 8003072:	6031      	str	r1, [r6, #0]
 8003074:	62b3      	str	r3, [r6, #40]	; 0x28
	if (newPhase == pwm) {  // pwm
 8003076:	0016      	movs	r6, r2
 8003078:	4282      	cmp	r2, r0
 800307a:	d100      	bne.n	800307e <playInputTune+0xaa>
 800307c:	e078      	b.n	8003170 <playInputTune+0x19c>
 800307e:	2390      	movs	r3, #144	; 0x90
 8003080:	2480      	movs	r4, #128	; 0x80
 8003082:	05db      	lsls	r3, r3, #23
 8003084:	6819      	ldr	r1, [r3, #0]
 8003086:	4f66      	ldr	r7, [pc, #408]	; (8003220 <playInputTune+0x24c>)
 8003088:	01e4      	lsls	r4, r4, #7
 800308a:	4039      	ands	r1, r7
 800308c:	4321      	orrs	r1, r4
 800308e:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 8003090:	2180      	movs	r1, #128	; 0x80
 8003092:	6299      	str	r1, [r3, #40]	; 0x28
 8003094:	46a4      	mov	ip, r4
 8003096:	4689      	mov	r9, r1
 8003098:	4c62      	ldr	r4, [pc, #392]	; (8003224 <playInputTune+0x250>)
 800309a:	6819      	ldr	r1, [r3, #0]
 800309c:	46a0      	mov	r8, r4
 800309e:	4021      	ands	r1, r4
 80030a0:	2480      	movs	r4, #128	; 0x80
 80030a2:	0264      	lsls	r4, r4, #9
 80030a4:	4321      	orrs	r1, r4
 80030a6:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80030a8:	2180      	movs	r1, #128	; 0x80
 80030aa:	0049      	lsls	r1, r1, #1
 80030ac:	46a2      	mov	sl, r4
 80030ae:	6299      	str	r1, [r3, #40]	; 0x28
	if (newPhase == lowside) {              // lowside
 80030b0:	42aa      	cmp	r2, r5
 80030b2:	d10d      	bne.n	80030d0 <playInputTune+0xfc>
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	4644      	mov	r4, r8
 80030b8:	4017      	ands	r7, r2
 80030ba:	4662      	mov	r2, ip
 80030bc:	433a      	orrs	r2, r7
 80030be:	601a      	str	r2, [r3, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 80030c0:	464a      	mov	r2, r9
 80030c2:	619a      	str	r2, [r3, #24]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	4022      	ands	r2, r4
 80030c8:	4654      	mov	r4, sl
 80030ca:	4314      	orrs	r4, r2
 80030cc:	601c      	str	r4, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80030ce:	6299      	str	r1, [r3, #40]	; 0x28
	if (newPhase == pwm) {
 80030d0:	4286      	cmp	r6, r0
 80030d2:	d034      	beq.n	800313e <playInputTune+0x16a>
 80030d4:	210c      	movs	r1, #12
 80030d6:	4a50      	ldr	r2, [pc, #320]	; (8003218 <playInputTune+0x244>)
 80030d8:	6813      	ldr	r3, [r2, #0]
 80030da:	438b      	bics	r3, r1
 80030dc:	3908      	subs	r1, #8
 80030de:	430b      	orrs	r3, r1
 80030e0:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_1;
 80030e2:	2302      	movs	r3, #2
 80030e4:	6293      	str	r3, [r2, #40]	; 0x28
 80030e6:	2390      	movs	r3, #144	; 0x90
 80030e8:	05db      	lsls	r3, r3, #23
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	494e      	ldr	r1, [pc, #312]	; (8003228 <playInputTune+0x254>)
 80030ee:	4011      	ands	r1, r2
 80030f0:	2280      	movs	r2, #128	; 0x80
 80030f2:	0352      	lsls	r2, r2, #13
 80030f4:	430a      	orrs	r2, r1
 80030f6:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 80030f8:	2280      	movs	r2, #128	; 0x80
 80030fa:	00d2      	lsls	r2, r2, #3
 80030fc:	629a      	str	r2, [r3, #40]	; 0x28
	if (newPhase == lowside) {
 80030fe:	42ae      	cmp	r6, r5
 8003100:	d114      	bne.n	800312c <playInputTune+0x158>
 8003102:	210c      	movs	r1, #12
 8003104:	4a44      	ldr	r2, [pc, #272]	; (8003218 <playInputTune+0x244>)
 8003106:	6813      	ldr	r3, [r2, #0]
 8003108:	438b      	bics	r3, r1
 800310a:	3908      	subs	r1, #8
 800310c:	430b      	orrs	r3, r1
 800310e:	6013      	str	r3, [r2, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 8003110:	2302      	movs	r3, #2
 8003112:	6193      	str	r3, [r2, #24]
 8003114:	2390      	movs	r3, #144	; 0x90
 8003116:	05db      	lsls	r3, r3, #23
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	4943      	ldr	r1, [pc, #268]	; (8003228 <playInputTune+0x254>)
 800311c:	4011      	ands	r1, r2
 800311e:	2280      	movs	r2, #128	; 0x80
 8003120:	0352      	lsls	r2, r2, #13
 8003122:	430a      	orrs	r2, r1
 8003124:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8003126:	2280      	movs	r2, #128	; 0x80
 8003128:	00d2      	lsls	r2, r2, #3
 800312a:	629a      	str	r2, [r3, #40]	; 0x28
	allOff();
	TIM1->PSC = 0;
 800312c:	2200      	movs	r2, #0
 800312e:	4b36      	ldr	r3, [pc, #216]	; (8003208 <playInputTune+0x234>)
 8003130:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003132:	bc3c      	pop	{r2, r3, r4, r5}
 8003134:	4690      	mov	r8, r2
 8003136:	4699      	mov	r9, r3
 8003138:	46a2      	mov	sl, r4
 800313a:	46ab      	mov	fp, r5
 800313c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fastdecay){
 800313e:	4b3b      	ldr	r3, [pc, #236]	; (800322c <playInputTune+0x258>)
 8003140:	4a35      	ldr	r2, [pc, #212]	; (8003218 <playInputTune+0x244>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d055      	beq.n	80031f4 <playInputTune+0x220>
 8003148:	210c      	movs	r1, #12
 800314a:	6813      	ldr	r3, [r2, #0]
 800314c:	438b      	bics	r3, r1
 800314e:	3904      	subs	r1, #4
 8003150:	430b      	orrs	r3, r1
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	2190      	movs	r1, #144	; 0x90
 8003156:	05c9      	lsls	r1, r1, #23
 8003158:	680b      	ldr	r3, [r1, #0]
 800315a:	4a33      	ldr	r2, [pc, #204]	; (8003228 <playInputTune+0x254>)
 800315c:	401a      	ands	r2, r3
 800315e:	2380      	movs	r3, #128	; 0x80
 8003160:	039b      	lsls	r3, r3, #14
 8003162:	4313      	orrs	r3, r2
 8003164:	600b      	str	r3, [r1, #0]
	if (newPhase == floating) {
 8003166:	465b      	mov	r3, fp
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	429e      	cmp	r6, r3
 800316c:	d1c7      	bne.n	80030fe <playInputTune+0x12a>
 800316e:	e7b1      	b.n	80030d4 <playInputTune+0x100>
		if (!fastdecay){
 8003170:	4b2e      	ldr	r3, [pc, #184]	; (800322c <playInputTune+0x258>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d031      	beq.n	80031dc <playInputTune+0x208>
 8003178:	2690      	movs	r6, #144	; 0x90
 800317a:	05f6      	lsls	r6, r6, #23
 800317c:	6833      	ldr	r3, [r6, #0]
 800317e:	4928      	ldr	r1, [pc, #160]	; (8003220 <playInputTune+0x24c>)
 8003180:	4019      	ands	r1, r3
 8003182:	2380      	movs	r3, #128	; 0x80
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	430b      	orrs	r3, r1
 8003188:	6033      	str	r3, [r6, #0]
 800318a:	2690      	movs	r6, #144	; 0x90
 800318c:	05f6      	lsls	r6, r6, #23
 800318e:	6833      	ldr	r3, [r6, #0]
 8003190:	4924      	ldr	r1, [pc, #144]	; (8003224 <playInputTune+0x250>)
 8003192:	4019      	ands	r1, r3
 8003194:	2380      	movs	r3, #128	; 0x80
 8003196:	029b      	lsls	r3, r3, #10
 8003198:	430b      	orrs	r3, r1
 800319a:	6033      	str	r3, [r6, #0]
 800319c:	0006      	movs	r6, r0
 800319e:	0010      	movs	r0, r2
 80031a0:	e76d      	b.n	800307e <playInputTune+0xaa>
		if(!fastdecay){            // for future
 80031a2:	4b22      	ldr	r3, [pc, #136]	; (800322c <playInputTune+0x258>)
 80031a4:	491c      	ldr	r1, [pc, #112]	; (8003218 <playInputTune+0x244>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00f      	beq.n	80031cc <playInputTune+0x1f8>
 80031ac:	2603      	movs	r6, #3
 80031ae:	680b      	ldr	r3, [r1, #0]
 80031b0:	43b3      	bics	r3, r6
 80031b2:	3e01      	subs	r6, #1
 80031b4:	4333      	orrs	r3, r6
 80031b6:	600b      	str	r3, [r1, #0]
 80031b8:	2690      	movs	r6, #144	; 0x90
 80031ba:	05f6      	lsls	r6, r6, #23
 80031bc:	6833      	ldr	r3, [r6, #0]
 80031be:	4917      	ldr	r1, [pc, #92]	; (800321c <playInputTune+0x248>)
 80031c0:	4019      	ands	r1, r3
 80031c2:	2380      	movs	r3, #128	; 0x80
 80031c4:	031b      	lsls	r3, r3, #12
 80031c6:	430b      	orrs	r3, r1
 80031c8:	6033      	str	r3, [r6, #0]
 80031ca:	e72b      	b.n	8003024 <playInputTune+0x50>
 80031cc:	2603      	movs	r6, #3
 80031ce:	680b      	ldr	r3, [r1, #0]
 80031d0:	43b3      	bics	r3, r6
 80031d2:	3e02      	subs	r6, #2
 80031d4:	4333      	orrs	r3, r6
 80031d6:	600b      	str	r3, [r1, #0]
		GPIOB->BRR = GPIO_PIN_0;
 80031d8:	628e      	str	r6, [r1, #40]	; 0x28
 80031da:	e7ed      	b.n	80031b8 <playInputTune+0x1e4>
 80031dc:	2390      	movs	r3, #144	; 0x90
 80031de:	05db      	lsls	r3, r3, #23
 80031e0:	6819      	ldr	r1, [r3, #0]
 80031e2:	4e0f      	ldr	r6, [pc, #60]	; (8003220 <playInputTune+0x24c>)
 80031e4:	400e      	ands	r6, r1
 80031e6:	2180      	movs	r1, #128	; 0x80
 80031e8:	01c9      	lsls	r1, r1, #7
 80031ea:	4331      	orrs	r1, r6
 80031ec:	6019      	str	r1, [r3, #0]
			GPIOA->BRR = GPIO_PIN_7;
 80031ee:	2180      	movs	r1, #128	; 0x80
 80031f0:	6299      	str	r1, [r3, #40]	; 0x28
 80031f2:	e7ca      	b.n	800318a <playInputTune+0x1b6>
 80031f4:	210c      	movs	r1, #12
 80031f6:	6813      	ldr	r3, [r2, #0]
 80031f8:	438b      	bics	r3, r1
 80031fa:	3908      	subs	r1, #8
 80031fc:	430b      	orrs	r3, r1
 80031fe:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 8003200:	2302      	movs	r3, #2
 8003202:	6293      	str	r3, [r2, #40]	; 0x28
 8003204:	e7a6      	b.n	8003154 <playInputTune+0x180>
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	40012c00 	.word	0x40012c00
 800320c:	2000001c 	.word	0x2000001c
 8003210:	20000018 	.word	0x20000018
 8003214:	2000000c 	.word	0x2000000c
 8003218:	48000400 	.word	0x48000400
 800321c:	fff3ffff 	.word	0xfff3ffff
 8003220:	ffff3fff 	.word	0xffff3fff
 8003224:	fffcffff 	.word	0xfffcffff
 8003228:	ffcfffff 	.word	0xffcfffff
 800322c:	20000008 	.word	0x20000008

08003230 <HAL_ADC_ConvCpltCallback>:

void getADCs(){
	voltageraw = ADC1ConvertedValues[0];
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <HAL_ADC_ConvCpltCallback+0x10>)
 8003232:	4a04      	ldr	r2, [pc, #16]	; (8003244 <HAL_ADC_ConvCpltCallback+0x14>)
 8003234:	6819      	ldr	r1, [r3, #0]
 8003236:	6011      	str	r1, [r2, #0]
	currentraw = ADC1ConvertedValues[1];
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	4b03      	ldr	r3, [pc, #12]	; (8003248 <HAL_ADC_ConvCpltCallback+0x18>)
 800323c:	601a      	str	r2, [r3, #0]


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
	getADCs();
}
 800323e:	4770      	bx	lr
 8003240:	200000b4 	.word	0x200000b4
 8003244:	2000017c 	.word	0x2000017c
 8003248:	200000d8 	.word	0x200000d8

0800324c <detectInput>:


void detectInput(){
 800324c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800324e:	464e      	mov	r6, r9
 8003250:	4645      	mov	r5, r8
 8003252:	46de      	mov	lr, fp
 8003254:	4657      	mov	r7, sl
	smallestnumber = 20000;
 8003256:	4b46      	ldr	r3, [pc, #280]	; (8003370 <detectInput+0x124>)
void detectInput(){
 8003258:	b5e0      	push	{r5, r6, r7, lr}
	smallestnumber = 20000;
 800325a:	4e46      	ldr	r6, [pc, #280]	; (8003374 <detectInput+0x128>)
 800325c:	469b      	mov	fp, r3
 800325e:	601e      	str	r6, [r3, #0]
	dshot = 0;
 8003260:	4b45      	ldr	r3, [pc, #276]	; (8003378 <detectInput+0x12c>)
 8003262:	469a      	mov	sl, r3
 8003264:	2300      	movs	r3, #0
 8003266:	4652      	mov	r2, sl
 8003268:	7013      	strb	r3, [r2, #0]
	proshot = 0;
 800326a:	4a44      	ldr	r2, [pc, #272]	; (800337c <detectInput+0x130>)
 800326c:	7013      	strb	r3, [r2, #0]
 800326e:	4691      	mov	r9, r2
	multishot = 0;
 8003270:	4a43      	ldr	r2, [pc, #268]	; (8003380 <detectInput+0x134>)
 8003272:	7013      	strb	r3, [r2, #0]
 8003274:	4690      	mov	r8, r2
	oneshot42 = 0;
 8003276:	4a43      	ldr	r2, [pc, #268]	; (8003384 <detectInput+0x138>)
 8003278:	7013      	strb	r3, [r2, #0]
	oneshot125 = 0;
 800327a:	4a43      	ldr	r2, [pc, #268]	; (8003388 <detectInput+0x13c>)
 800327c:	7013      	strb	r3, [r2, #0]
	servoPwm = 0;
 800327e:	4a43      	ldr	r2, [pc, #268]	; (800338c <detectInput+0x140>)
 8003280:	7013      	strb	r3, [r2, #0]
	int lastnumber = dma_buffer[0];
	for ( int j = 1 ; j < input_buffer_size; j++){
 8003282:	4a43      	ldr	r2, [pc, #268]	; (8003390 <detectInput+0x144>)
	int lastnumber = dma_buffer[0];
 8003284:	4b43      	ldr	r3, [pc, #268]	; (8003394 <detectInput+0x148>)
	for ( int j = 1 ; j < input_buffer_size; j++){
 8003286:	6815      	ldr	r5, [r2, #0]
	int lastnumber = dma_buffer[0];
 8003288:	681b      	ldr	r3, [r3, #0]
	for ( int j = 1 ; j < input_buffer_size; j++){
 800328a:	2d01      	cmp	r5, #1
 800328c:	dd69      	ble.n	8003362 <detectInput+0x116>
 800328e:	4941      	ldr	r1, [pc, #260]	; (8003394 <detectInput+0x148>)
 8003290:	2700      	movs	r7, #0
 8003292:	468c      	mov	ip, r1
 8003294:	0031      	movs	r1, r6
 8003296:	4a3f      	ldr	r2, [pc, #252]	; (8003394 <detectInput+0x148>)
 8003298:	00ad      	lsls	r5, r5, #2
 800329a:	3204      	adds	r2, #4
 800329c:	4465      	add	r5, ip

		if((dma_buffer[j] - lastnumber) < smallestnumber){ // blank space
 800329e:	6810      	ldr	r0, [r2, #0]
 80032a0:	000c      	movs	r4, r1
 80032a2:	1ac3      	subs	r3, r0, r3
 80032a4:	428b      	cmp	r3, r1
 80032a6:	d203      	bcs.n	80032b0 <detectInput+0x64>
			smallestnumber = dma_buffer[j] - lastnumber;
 80032a8:	0019      	movs	r1, r3
 80032aa:	001c      	movs	r4, r3
 80032ac:	001e      	movs	r6, r3
 80032ae:	2701      	movs	r7, #1
 80032b0:	3204      	adds	r2, #4

		}
		lastnumber = dma_buffer[j];
 80032b2:	0003      	movs	r3, r0
	for ( int j = 1 ; j < input_buffer_size; j++){
 80032b4:	42aa      	cmp	r2, r5
 80032b6:	d1f2      	bne.n	800329e <detectInput+0x52>
 80032b8:	2f00      	cmp	r7, #0
 80032ba:	d156      	bne.n	800336a <detectInput+0x11e>
	}

	if ((smallestnumber > 3)&&(smallestnumber < 22)){
 80032bc:	1f23      	subs	r3, r4, #4
 80032be:	2b11      	cmp	r3, #17
 80032c0:	d83e      	bhi.n	8003340 <detectInput+0xf4>
		dshot = 1;
 80032c2:	2301      	movs	r3, #1
 80032c4:	4652      	mov	r2, sl
 80032c6:	0025      	movs	r5, r4
 80032c8:	7013      	strb	r3, [r2, #0]
 80032ca:	4b33      	ldr	r3, [pc, #204]	; (8003398 <detectInput+0x14c>)
 80032cc:	3d65      	subs	r5, #101	; 0x65
 80032ce:	18e0      	adds	r0, r4, r3
 80032d0:	4b32      	ldr	r3, [pc, #200]	; (800339c <detectInput+0x150>)
 80032d2:	18e2      	adds	r2, r4, r3
	if ((smallestnumber > 40 )&&(smallestnumber < 80)){
		proshot = 1;
		TIM15->PSC=1;
		TIM15->CNT = 0xffff;
	}
	if ((smallestnumber > 100 )&&(smallestnumber < 400)){
 80032d4:	2395      	movs	r3, #149	; 0x95
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	429d      	cmp	r5, r3
 80032da:	d803      	bhi.n	80032e4 <detectInput+0x98>
		multishot = 1;
 80032dc:	4644      	mov	r4, r8
 80032de:	3b2a      	subs	r3, #42	; 0x2a
 80032e0:	3bff      	subs	r3, #255	; 0xff
 80032e2:	7023      	strb	r3, [r4, #0]
	}
	if ((smallestnumber > 2000 )&&(smallestnumber < 3000)){
 80032e4:	4b2e      	ldr	r3, [pc, #184]	; (80033a0 <detectInput+0x154>)
 80032e6:	4298      	cmp	r0, r3
 80032e8:	d802      	bhi.n	80032f0 <detectInput+0xa4>
		oneshot42 = 1;
 80032ea:	2301      	movs	r3, #1
 80032ec:	4825      	ldr	r0, [pc, #148]	; (8003384 <detectInput+0x138>)
 80032ee:	7003      	strb	r3, [r0, #0]
	}
	if ((smallestnumber > 3000 )&&(smallestnumber < 15000)){
 80032f0:	4b2c      	ldr	r3, [pc, #176]	; (80033a4 <detectInput+0x158>)
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d812      	bhi.n	800331c <detectInput+0xd0>
		oneshot125 = 1;
 80032f6:	2301      	movs	r3, #1
 80032f8:	4a23      	ldr	r2, [pc, #140]	; (8003388 <detectInput+0x13c>)
 80032fa:	7013      	strb	r3, [r2, #0]
		servoPwm = 1;
		TIM15->PSC = 47;
		TIM15->CNT = 0xffff;
	}

	if (smallestnumber == 0){
 80032fc:	2900      	cmp	r1, #0
 80032fe:	d118      	bne.n	8003332 <detectInput+0xe6>
		inputSet = 0;
 8003300:	4b29      	ldr	r3, [pc, #164]	; (80033a8 <detectInput+0x15c>)
 8003302:	7019      	strb	r1, [r3, #0]
		inputSet = 1;

		HAL_Delay(50);
		//	playInputTune();
	}
	HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 64);
 8003304:	2340      	movs	r3, #64	; 0x40
 8003306:	4a23      	ldr	r2, [pc, #140]	; (8003394 <detectInput+0x148>)
 8003308:	2100      	movs	r1, #0
 800330a:	4828      	ldr	r0, [pc, #160]	; (80033ac <detectInput+0x160>)
 800330c:	f7fe fb50 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
}
 8003310:	bc3c      	pop	{r2, r3, r4, r5}
 8003312:	4690      	mov	r8, r2
 8003314:	4699      	mov	r9, r3
 8003316:	46a2      	mov	sl, r4
 8003318:	46ab      	mov	fp, r5
 800331a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (smallestnumber > 15000 ){
 800331c:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <detectInput+0x164>)
 800331e:	4299      	cmp	r1, r3
 8003320:	ddec      	ble.n	80032fc <detectInput+0xb0>
		servoPwm = 1;
 8003322:	2301      	movs	r3, #1
 8003324:	4a19      	ldr	r2, [pc, #100]	; (800338c <detectInput+0x140>)
 8003326:	7013      	strb	r3, [r2, #0]
		TIM15->PSC = 47;
 8003328:	222f      	movs	r2, #47	; 0x2f
 800332a:	4b22      	ldr	r3, [pc, #136]	; (80033b4 <detectInput+0x168>)
 800332c:	629a      	str	r2, [r3, #40]	; 0x28
		TIM15->CNT = 0xffff;
 800332e:	4a22      	ldr	r2, [pc, #136]	; (80033b8 <detectInput+0x16c>)
 8003330:	625a      	str	r2, [r3, #36]	; 0x24
		inputSet = 1;
 8003332:	2201      	movs	r2, #1
 8003334:	4b1c      	ldr	r3, [pc, #112]	; (80033a8 <detectInput+0x15c>)
		HAL_Delay(50);
 8003336:	2032      	movs	r0, #50	; 0x32
		inputSet = 1;
 8003338:	701a      	strb	r2, [r3, #0]
		HAL_Delay(50);
 800333a:	f7fd f88b 	bl	8000454 <HAL_Delay>
 800333e:	e7e1      	b.n	8003304 <detectInput+0xb8>
 8003340:	0025      	movs	r5, r4
 8003342:	4b15      	ldr	r3, [pc, #84]	; (8003398 <detectInput+0x14c>)
 8003344:	3d65      	subs	r5, #101	; 0x65
 8003346:	18e0      	adds	r0, r4, r3
 8003348:	4b14      	ldr	r3, [pc, #80]	; (800339c <detectInput+0x150>)
 800334a:	18e2      	adds	r2, r4, r3
	if ((smallestnumber > 40 )&&(smallestnumber < 80)){
 800334c:	3c29      	subs	r4, #41	; 0x29
 800334e:	2c26      	cmp	r4, #38	; 0x26
 8003350:	d8c0      	bhi.n	80032d4 <detectInput+0x88>
		proshot = 1;
 8003352:	2401      	movs	r4, #1
 8003354:	464b      	mov	r3, r9
 8003356:	701c      	strb	r4, [r3, #0]
		TIM15->PSC=1;
 8003358:	4b16      	ldr	r3, [pc, #88]	; (80033b4 <detectInput+0x168>)
 800335a:	629c      	str	r4, [r3, #40]	; 0x28
		TIM15->CNT = 0xffff;
 800335c:	4c16      	ldr	r4, [pc, #88]	; (80033b8 <detectInput+0x16c>)
 800335e:	625c      	str	r4, [r3, #36]	; 0x24
 8003360:	e7b8      	b.n	80032d4 <detectInput+0x88>
	for ( int j = 1 ; j < input_buffer_size; j++){
 8003362:	4a16      	ldr	r2, [pc, #88]	; (80033bc <detectInput+0x170>)
 8003364:	4816      	ldr	r0, [pc, #88]	; (80033c0 <detectInput+0x174>)
	if ((smallestnumber > 3)&&(smallestnumber < 22)){
 8003366:	0031      	movs	r1, r6
 8003368:	e7bc      	b.n	80032e4 <detectInput+0x98>
 800336a:	465b      	mov	r3, fp
 800336c:	601e      	str	r6, [r3, #0]
 800336e:	e7a5      	b.n	80032bc <detectInput+0x70>
 8003370:	20000078 	.word	0x20000078
 8003374:	00004e20 	.word	0x00004e20
 8003378:	2000011c 	.word	0x2000011c
 800337c:	20000150 	.word	0x20000150
 8003380:	20000134 	.word	0x20000134
 8003384:	2000013d 	.word	0x2000013d
 8003388:	2000013c 	.word	0x2000013c
 800338c:	20000160 	.word	0x20000160
 8003390:	20000014 	.word	0x20000014
 8003394:	20000254 	.word	0x20000254
 8003398:	fffff82f 	.word	0xfffff82f
 800339c:	fffff447 	.word	0xfffff447
 80033a0:	000003e6 	.word	0x000003e6
 80033a4:	00002ede 	.word	0x00002ede
 80033a8:	2000012c 	.word	0x2000012c
 80033ac:	2000018c 	.word	0x2000018c
 80033b0:	00003a98 	.word	0x00003a98
 80033b4:	40014000 	.word	0x40014000
 80033b8:	0000ffff 	.word	0x0000ffff
 80033bc:	00004267 	.word	0x00004267
 80033c0:	0000464f 	.word	0x0000464f

080033c4 <computeProshotDMA>:

void computeProshotDMA(){
 80033c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033c6:	46d6      	mov	lr, sl
 80033c8:	464f      	mov	r7, r9
 80033ca:	4646      	mov	r6, r8
	int lastnumber = dma_buffer[0];
	for ( int j = 1 ; j < 9; j++){

		if(((dma_buffer[j] - lastnumber) > 1500) && ((dma_buffer[j] - lastnumber) < 50000)){ // blank space
 80033cc:	4c67      	ldr	r4, [pc, #412]	; (800356c <computeProshotDMA+0x1a8>)
 80033ce:	4a68      	ldr	r2, [pc, #416]	; (8003570 <computeProshotDMA+0x1ac>)
 80033d0:	6863      	ldr	r3, [r4, #4]
void computeProshotDMA(){
 80033d2:	b5c0      	push	{r6, r7, lr}
		if(((dma_buffer[j] - lastnumber) > 1500) && ((dma_buffer[j] - lastnumber) < 50000)){ // blank space
 80033d4:	1899      	adds	r1, r3, r2
 80033d6:	6822      	ldr	r2, [r4, #0]
 80033d8:	1a89      	subs	r1, r1, r2
 80033da:	4a66      	ldr	r2, [pc, #408]	; (8003574 <computeProshotDMA+0x1b0>)
 80033dc:	4291      	cmp	r1, r2
 80033de:	d935      	bls.n	800344c <computeProshotDMA+0x88>
 80033e0:	68a0      	ldr	r0, [r4, #8]
 80033e2:	4963      	ldr	r1, [pc, #396]	; (8003570 <computeProshotDMA+0x1ac>)
 80033e4:	1841      	adds	r1, r0, r1
 80033e6:	1acb      	subs	r3, r1, r3
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d800      	bhi.n	80033ee <computeProshotDMA+0x2a>
 80033ec:	e0a3      	b.n	8003536 <computeProshotDMA+0x172>
 80033ee:	68e3      	ldr	r3, [r4, #12]
 80033f0:	495f      	ldr	r1, [pc, #380]	; (8003570 <computeProshotDMA+0x1ac>)
 80033f2:	1859      	adds	r1, r3, r1
 80033f4:	1a09      	subs	r1, r1, r0
 80033f6:	4291      	cmp	r1, r2
 80033f8:	d800      	bhi.n	80033fc <computeProshotDMA+0x38>
 80033fa:	e09f      	b.n	800353c <computeProshotDMA+0x178>
 80033fc:	6920      	ldr	r0, [r4, #16]
 80033fe:	495c      	ldr	r1, [pc, #368]	; (8003570 <computeProshotDMA+0x1ac>)
 8003400:	1841      	adds	r1, r0, r1
 8003402:	1acb      	subs	r3, r1, r3
 8003404:	4293      	cmp	r3, r2
 8003406:	d800      	bhi.n	800340a <computeProshotDMA+0x46>
 8003408:	e09a      	b.n	8003540 <computeProshotDMA+0x17c>
 800340a:	6963      	ldr	r3, [r4, #20]
 800340c:	4958      	ldr	r1, [pc, #352]	; (8003570 <computeProshotDMA+0x1ac>)
 800340e:	1859      	adds	r1, r3, r1
 8003410:	1a09      	subs	r1, r1, r0
 8003412:	4291      	cmp	r1, r2
 8003414:	d800      	bhi.n	8003418 <computeProshotDMA+0x54>
 8003416:	e096      	b.n	8003546 <computeProshotDMA+0x182>
 8003418:	69a0      	ldr	r0, [r4, #24]
 800341a:	4955      	ldr	r1, [pc, #340]	; (8003570 <computeProshotDMA+0x1ac>)
 800341c:	1841      	adds	r1, r0, r1
 800341e:	1acb      	subs	r3, r1, r3
 8003420:	4293      	cmp	r3, r2
 8003422:	d800      	bhi.n	8003426 <computeProshotDMA+0x62>
 8003424:	e091      	b.n	800354a <computeProshotDMA+0x186>
 8003426:	69e3      	ldr	r3, [r4, #28]
 8003428:	4951      	ldr	r1, [pc, #324]	; (8003570 <computeProshotDMA+0x1ac>)
 800342a:	1859      	adds	r1, r3, r1
 800342c:	1a09      	subs	r1, r1, r0
 800342e:	4291      	cmp	r1, r2
 8003430:	d800      	bhi.n	8003434 <computeProshotDMA+0x70>
 8003432:	e08d      	b.n	8003550 <computeProshotDMA+0x18c>
 8003434:	6a20      	ldr	r0, [r4, #32]
 8003436:	494e      	ldr	r1, [pc, #312]	; (8003570 <computeProshotDMA+0x1ac>)
 8003438:	1841      	adds	r1, r0, r1
 800343a:	1acb      	subs	r3, r1, r3
 800343c:	4293      	cmp	r3, r2
 800343e:	d800      	bhi.n	8003442 <computeProshotDMA+0x7e>
 8003440:	e088      	b.n	8003554 <computeProshotDMA+0x190>
            }
			break;
		}
		lastnumber = dma_buffer[j];
	}
}
 8003442:	bc1c      	pop	{r2, r3, r4}
 8003444:	4690      	mov	r8, r2
 8003446:	4699      	mov	r9, r3
 8003448:	46a2      	mov	sl, r4
 800344a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for ( int j = 1 ; j < 9; j++){
 800344c:	2501      	movs	r5, #1
			if ((dma_buffer[j+7] - dma_buffer[j])<10000){
 800344e:	1dea      	adds	r2, r5, #7
 8003450:	0092      	lsls	r2, r2, #2
 8003452:	58a7      	ldr	r7, [r4, r2]
 8003454:	4a48      	ldr	r2, [pc, #288]	; (8003578 <computeProshotDMA+0x1b4>)
 8003456:	1afb      	subs	r3, r7, r3
 8003458:	4293      	cmp	r3, r2
 800345a:	d921      	bls.n	80034a0 <computeProshotDMA+0xdc>
 800345c:	4b47      	ldr	r3, [pc, #284]	; (800357c <computeProshotDMA+0x1b8>)
 800345e:	781a      	ldrb	r2, [r3, #0]
 8003460:	4b47      	ldr	r3, [pc, #284]	; (8003580 <computeProshotDMA+0x1bc>)
 8003462:	781b      	ldrb	r3, [r3, #0]
            if (calcCRC == checkCRC){
 8003464:	429a      	cmp	r2, r3
 8003466:	d1ec      	bne.n	8003442 <computeProshotDMA+0x7e>
			int tocheck = ((propulse[0]<<7 | propulse[1]<<3 | propulse[2]>>1));
 8003468:	4a46      	ldr	r2, [pc, #280]	; (8003584 <computeProshotDMA+0x1c0>)
 800346a:	6813      	ldr	r3, [r2, #0]
 800346c:	6851      	ldr	r1, [r2, #4]
 800346e:	6892      	ldr	r2, [r2, #8]
 8003470:	01db      	lsls	r3, r3, #7
 8003472:	00c9      	lsls	r1, r1, #3
 8003474:	1052      	asrs	r2, r2, #1
 8003476:	430b      	orrs	r3, r1
 8003478:	4313      	orrs	r3, r2
			if (tocheck > 2047 || tocheck < 0){
 800347a:	4a43      	ldr	r2, [pc, #268]	; (8003588 <computeProshotDMA+0x1c4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d8e0      	bhi.n	8003442 <computeProshotDMA+0x7e>
				if(tocheck > 47){
 8003480:	2b2f      	cmp	r3, #47	; 0x2f
 8003482:	dd04      	ble.n	800348e <computeProshotDMA+0xca>
					dshotcommand = 0;
 8003484:	2100      	movs	r1, #0
					newinput = tocheck;
 8003486:	4a41      	ldr	r2, [pc, #260]	; (800358c <computeProshotDMA+0x1c8>)
 8003488:	6013      	str	r3, [r2, #0]
					dshotcommand = 0;
 800348a:	4a41      	ldr	r2, [pc, #260]	; (8003590 <computeProshotDMA+0x1cc>)
 800348c:	6011      	str	r1, [r2, #0]
				if ((tocheck <= 47)&& (tocheck > 0)){
 800348e:	1e5a      	subs	r2, r3, #1
 8003490:	2a2e      	cmp	r2, #46	; 0x2e
 8003492:	d862      	bhi.n	800355a <computeProshotDMA+0x196>
					newinput = 0;
 8003494:	2100      	movs	r1, #0
 8003496:	4a3d      	ldr	r2, [pc, #244]	; (800358c <computeProshotDMA+0x1c8>)
 8003498:	6011      	str	r1, [r2, #0]
					dshotcommand = tocheck;    //  todo
 800349a:	4a3d      	ldr	r2, [pc, #244]	; (8003590 <computeProshotDMA+0x1cc>)
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e7d0      	b.n	8003442 <computeProshotDMA+0x7e>
					propulse[i] = (((dma_buffer[j + i*2 +1] - dma_buffer[j + i*2])) - 23)/3;
 80034a0:	1c6b      	adds	r3, r5, #1
 80034a2:	00aa      	lsls	r2, r5, #2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	58e0      	ldr	r0, [r4, r3]
 80034a8:	58a3      	ldr	r3, [r4, r2]
 80034aa:	2103      	movs	r1, #3
 80034ac:	1ac0      	subs	r0, r0, r3
 80034ae:	3817      	subs	r0, #23
 80034b0:	f7fc fe2a 	bl	8000108 <__udivsi3>
 80034b4:	4b33      	ldr	r3, [pc, #204]	; (8003584 <computeProshotDMA+0x1c0>)
 80034b6:	1cea      	adds	r2, r5, #3
 80034b8:	4698      	mov	r8, r3
 80034ba:	6018      	str	r0, [r3, #0]
 80034bc:	1cab      	adds	r3, r5, #2
 80034be:	0092      	lsls	r2, r2, #2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	58e3      	ldr	r3, [r4, r3]
 80034c4:	4682      	mov	sl, r0
 80034c6:	58a0      	ldr	r0, [r4, r2]
 80034c8:	2103      	movs	r1, #3
 80034ca:	1ac0      	subs	r0, r0, r3
 80034cc:	3817      	subs	r0, #23
 80034ce:	f7fc fe1b 	bl	8000108 <__udivsi3>
 80034d2:	4643      	mov	r3, r8
 80034d4:	1d6a      	adds	r2, r5, #5
 80034d6:	6058      	str	r0, [r3, #4]
 80034d8:	1d2b      	adds	r3, r5, #4
 80034da:	0092      	lsls	r2, r2, #2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	58e3      	ldr	r3, [r4, r3]
 80034e0:	0006      	movs	r6, r0
 80034e2:	58a0      	ldr	r0, [r4, r2]
 80034e4:	2103      	movs	r1, #3
 80034e6:	1ac0      	subs	r0, r0, r3
 80034e8:	3817      	subs	r0, #23
 80034ea:	f7fc fe0d 	bl	8000108 <__udivsi3>
 80034ee:	4643      	mov	r3, r8
 80034f0:	3506      	adds	r5, #6
 80034f2:	00ad      	lsls	r5, r5, #2
 80034f4:	6098      	str	r0, [r3, #8]
 80034f6:	4681      	mov	r9, r0
 80034f8:	5960      	ldr	r0, [r4, r5]
 80034fa:	2103      	movs	r1, #3
 80034fc:	1a38      	subs	r0, r7, r0
 80034fe:	3817      	subs	r0, #23
 8003500:	f7fc fe02 	bl	8000108 <__udivsi3>
 8003504:	4643      	mov	r3, r8
 8003506:	60d8      	str	r0, [r3, #12]
				calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003508:	4653      	mov	r3, sl
 800350a:	405e      	eors	r6, r3
 800350c:	464b      	mov	r3, r9
 800350e:	405e      	eors	r6, r3
						|(propulse[0]^propulse[1]^propulse[2])<<2
 8003510:	00b3      	lsls	r3, r6, #2
				calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003512:	00f2      	lsls	r2, r6, #3
						|(propulse[0]^propulse[1]^propulse[2])<<2
 8003514:	431a      	orrs	r2, r3
						|(propulse[0]^propulse[1]^propulse[2]));
 8003516:	4332      	orrs	r2, r6
						|(propulse[0]^propulse[1]^propulse[2])<<1
 8003518:	0076      	lsls	r6, r6, #1
				calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 800351a:	4b18      	ldr	r3, [pc, #96]	; (800357c <computeProshotDMA+0x1b8>)
						|(propulse[0]^propulse[1]^propulse[2]));
 800351c:	4332      	orrs	r2, r6
 800351e:	b2d2      	uxtb	r2, r2
				checkCRC = (propulse[3]<<3 | propulse[3]<<2 | propulse[3]<<1 | propulse[3]);
 8003520:	0081      	lsls	r1, r0, #2
				calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003522:	701a      	strb	r2, [r3, #0]
				checkCRC = (propulse[3]<<3 | propulse[3]<<2 | propulse[3]<<1 | propulse[3]);
 8003524:	00c3      	lsls	r3, r0, #3
 8003526:	430b      	orrs	r3, r1
 8003528:	4303      	orrs	r3, r0
 800352a:	0040      	lsls	r0, r0, #1
 800352c:	4303      	orrs	r3, r0
 800352e:	4914      	ldr	r1, [pc, #80]	; (8003580 <computeProshotDMA+0x1bc>)
 8003530:	b2db      	uxtb	r3, r3
 8003532:	700b      	strb	r3, [r1, #0]
 8003534:	e796      	b.n	8003464 <computeProshotDMA+0xa0>
		if(((dma_buffer[j] - lastnumber) > 1500) && ((dma_buffer[j] - lastnumber) < 50000)){ // blank space
 8003536:	0003      	movs	r3, r0
	for ( int j = 1 ; j < 9; j++){
 8003538:	2502      	movs	r5, #2
 800353a:	e788      	b.n	800344e <computeProshotDMA+0x8a>
 800353c:	2503      	movs	r5, #3
 800353e:	e786      	b.n	800344e <computeProshotDMA+0x8a>
		if(((dma_buffer[j] - lastnumber) > 1500) && ((dma_buffer[j] - lastnumber) < 50000)){ // blank space
 8003540:	0003      	movs	r3, r0
	for ( int j = 1 ; j < 9; j++){
 8003542:	2504      	movs	r5, #4
 8003544:	e783      	b.n	800344e <computeProshotDMA+0x8a>
 8003546:	2505      	movs	r5, #5
 8003548:	e781      	b.n	800344e <computeProshotDMA+0x8a>
		if(((dma_buffer[j] - lastnumber) > 1500) && ((dma_buffer[j] - lastnumber) < 50000)){ // blank space
 800354a:	0003      	movs	r3, r0
	for ( int j = 1 ; j < 9; j++){
 800354c:	2506      	movs	r5, #6
 800354e:	e77e      	b.n	800344e <computeProshotDMA+0x8a>
 8003550:	2507      	movs	r5, #7
 8003552:	e77c      	b.n	800344e <computeProshotDMA+0x8a>
		if(((dma_buffer[j] - lastnumber) > 1500) && ((dma_buffer[j] - lastnumber) < 50000)){ // blank space
 8003554:	0003      	movs	r3, r0
	for ( int j = 1 ; j < 9; j++){
 8003556:	2508      	movs	r5, #8
 8003558:	e779      	b.n	800344e <computeProshotDMA+0x8a>
				if (tocheck == 0){
 800355a:	2b00      	cmp	r3, #0
 800355c:	d000      	beq.n	8003560 <computeProshotDMA+0x19c>
 800355e:	e770      	b.n	8003442 <computeProshotDMA+0x7e>
					newinput = 0;
 8003560:	4a0a      	ldr	r2, [pc, #40]	; (800358c <computeProshotDMA+0x1c8>)
 8003562:	6013      	str	r3, [r2, #0]
					dshotcommand = 0;
 8003564:	4a0a      	ldr	r2, [pc, #40]	; (8003590 <computeProshotDMA+0x1cc>)
 8003566:	6013      	str	r3, [r2, #0]
}
 8003568:	e76b      	b.n	8003442 <computeProshotDMA+0x7e>
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	20000254 	.word	0x20000254
 8003570:	fffffa23 	.word	0xfffffa23
 8003574:	0000bd72 	.word	0x0000bd72
 8003578:	0000270f 	.word	0x0000270f
 800357c:	200001cc 	.word	0x200001cc
 8003580:	200001e0 	.word	0x200001e0
 8003584:	20000140 	.word	0x20000140
 8003588:	000007ff 	.word	0x000007ff
 800358c:	20000138 	.word	0x20000138
 8003590:	20000120 	.word	0x20000120

08003594 <computeDshotDMA>:
		lastnumber = dma_buffer[j];
	}
}


void computeDshotDMA(){
 8003594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003596:	464e      	mov	r6, r9
 8003598:	4645      	mov	r5, r8
 800359a:	46de      	mov	lr, fp
 800359c:	4657      	mov	r7, sl
 800359e:	b5e0      	push	{r5, r6, r7, lr}

	int lastnumber = dma_buffer[0];
	for ( int j = 1 ; j < input_buffer_size; j++){
 80035a0:	4baf      	ldr	r3, [pc, #700]	; (8003860 <computeDshotDMA+0x2cc>)
	int lastnumber = dma_buffer[0];
 80035a2:	4db0      	ldr	r5, [pc, #704]	; (8003864 <computeDshotDMA+0x2d0>)
	for ( int j = 1 ; j < input_buffer_size; j++){
 80035a4:	681e      	ldr	r6, [r3, #0]
void computeDshotDMA(){
 80035a6:	b08b      	sub	sp, #44	; 0x2c
	int lastnumber = dma_buffer[0];
 80035a8:	6829      	ldr	r1, [r5, #0]
	for ( int j = 1 ; j < input_buffer_size; j++){
 80035aa:	2e01      	cmp	r6, #1
 80035ac:	dd15      	ble.n	80035da <computeDshotDMA+0x46>

		if(((dma_buffer[j] - lastnumber) > 50) && ((dma_buffer[j] - lastnumber) < 65000)){ // blank space
 80035ae:	686b      	ldr	r3, [r5, #4]
 80035b0:	48ad      	ldr	r0, [pc, #692]	; (8003868 <computeDshotDMA+0x2d4>)
 80035b2:	001a      	movs	r2, r3
 80035b4:	3a33      	subs	r2, #51	; 0x33
 80035b6:	1a52      	subs	r2, r2, r1
 80035b8:	4282      	cmp	r2, r0
 80035ba:	d915      	bls.n	80035e8 <computeDshotDMA+0x54>
 80035bc:	0029      	movs	r1, r5
 80035be:	2733      	movs	r7, #51	; 0x33
 80035c0:	3108      	adds	r1, #8
 80035c2:	2401      	movs	r4, #1
 80035c4:	427f      	negs	r7, r7
 80035c6:	e005      	b.n	80035d4 <computeDshotDMA+0x40>
 80035c8:	c904      	ldmia	r1!, {r2}
 80035ca:	1afb      	subs	r3, r7, r3
 80035cc:	189b      	adds	r3, r3, r2
 80035ce:	4283      	cmp	r3, r0
 80035d0:	d90b      	bls.n	80035ea <computeDshotDMA+0x56>
 80035d2:	0013      	movs	r3, r2
	for ( int j = 1 ; j < input_buffer_size; j++){
 80035d4:	3401      	adds	r4, #1
 80035d6:	42b4      	cmp	r4, r6
 80035d8:	d1f6      	bne.n	80035c8 <computeDshotDMA+0x34>

			break;
		}
		lastnumber = dma_buffer[j];
	}
}
 80035da:	b00b      	add	sp, #44	; 0x2c
 80035dc:	bc3c      	pop	{r2, r3, r4, r5}
 80035de:	4690      	mov	r8, r2
 80035e0:	4699      	mov	r9, r3
 80035e2:	46a2      	mov	sl, r4
 80035e4:	46ab      	mov	fp, r5
 80035e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for ( int j = 1 ; j < input_buffer_size; j++){
 80035e8:	2401      	movs	r4, #1
				dpulse[i] = ((dma_buffer[j + i*2 +1] - dma_buffer[j + i*2]) / 13) - 1;
 80035ea:	1c63      	adds	r3, r4, #1
 80035ec:	00a2      	lsls	r2, r4, #2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	58e8      	ldr	r0, [r5, r3]
 80035f2:	58ab      	ldr	r3, [r5, r2]
 80035f4:	210d      	movs	r1, #13
 80035f6:	1ac0      	subs	r0, r0, r3
 80035f8:	f7fc fd86 	bl	8000108 <__udivsi3>
 80035fc:	1ce2      	adds	r2, r4, #3
 80035fe:	1ca3      	adds	r3, r4, #2
 8003600:	0092      	lsls	r2, r2, #2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4f99      	ldr	r7, [pc, #612]	; (800386c <computeDshotDMA+0x2d8>)
 8003606:	1e46      	subs	r6, r0, #1
 8003608:	58eb      	ldr	r3, [r5, r3]
 800360a:	58a8      	ldr	r0, [r5, r2]
 800360c:	603e      	str	r6, [r7, #0]
 800360e:	1ac0      	subs	r0, r0, r3
 8003610:	210d      	movs	r1, #13
 8003612:	f7fc fd79 	bl	8000108 <__udivsi3>
 8003616:	1e43      	subs	r3, r0, #1
 8003618:	607b      	str	r3, [r7, #4]
 800361a:	9302      	str	r3, [sp, #8]
 800361c:	1d62      	adds	r2, r4, #5
 800361e:	1d23      	adds	r3, r4, #4
 8003620:	0092      	lsls	r2, r2, #2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	58a8      	ldr	r0, [r5, r2]
 8003626:	58eb      	ldr	r3, [r5, r3]
 8003628:	210d      	movs	r1, #13
 800362a:	1ac0      	subs	r0, r0, r3
 800362c:	f7fc fd6c 	bl	8000108 <__udivsi3>
 8003630:	1e42      	subs	r2, r0, #1
 8003632:	4691      	mov	r9, r2
 8003634:	60ba      	str	r2, [r7, #8]
 8003636:	1da3      	adds	r3, r4, #6
 8003638:	1de2      	adds	r2, r4, #7
 800363a:	0092      	lsls	r2, r2, #2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	58a8      	ldr	r0, [r5, r2]
 8003640:	58eb      	ldr	r3, [r5, r3]
 8003642:	210d      	movs	r1, #13
 8003644:	1ac0      	subs	r0, r0, r3
 8003646:	f7fc fd5f 	bl	8000108 <__udivsi3>
 800364a:	0021      	movs	r1, r4
 800364c:	1e42      	subs	r2, r0, #1
 800364e:	3109      	adds	r1, #9
 8003650:	60fa      	str	r2, [r7, #12]
 8003652:	9203      	str	r2, [sp, #12]
 8003654:	008a      	lsls	r2, r1, #2
 8003656:	3901      	subs	r1, #1
 8003658:	008b      	lsls	r3, r1, #2
 800365a:	58a8      	ldr	r0, [r5, r2]
 800365c:	58eb      	ldr	r3, [r5, r3]
 800365e:	210d      	movs	r1, #13
 8003660:	1ac0      	subs	r0, r0, r3
 8003662:	f7fc fd51 	bl	8000108 <__udivsi3>
 8003666:	1e41      	subs	r1, r0, #1
 8003668:	0020      	movs	r0, r4
 800366a:	300b      	adds	r0, #11
 800366c:	0082      	lsls	r2, r0, #2
 800366e:	3801      	subs	r0, #1
 8003670:	0083      	lsls	r3, r0, #2
 8003672:	58eb      	ldr	r3, [r5, r3]
 8003674:	58a8      	ldr	r0, [r5, r2]
 8003676:	6139      	str	r1, [r7, #16]
 8003678:	9104      	str	r1, [sp, #16]
 800367a:	1ac0      	subs	r0, r0, r3
 800367c:	210d      	movs	r1, #13
 800367e:	f7fc fd43 	bl	8000108 <__udivsi3>
 8003682:	0022      	movs	r2, r4
 8003684:	0023      	movs	r3, r4
 8003686:	320d      	adds	r2, #13
 8003688:	330c      	adds	r3, #12
 800368a:	3801      	subs	r0, #1
 800368c:	0092      	lsls	r2, r2, #2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	58eb      	ldr	r3, [r5, r3]
 8003692:	6178      	str	r0, [r7, #20]
 8003694:	9005      	str	r0, [sp, #20]
 8003696:	58a8      	ldr	r0, [r5, r2]
 8003698:	210d      	movs	r1, #13
 800369a:	1ac0      	subs	r0, r0, r3
 800369c:	f7fc fd34 	bl	8000108 <__udivsi3>
 80036a0:	1e43      	subs	r3, r0, #1
 80036a2:	4698      	mov	r8, r3
 80036a4:	61bb      	str	r3, [r7, #24]
 80036a6:	0022      	movs	r2, r4
 80036a8:	0023      	movs	r3, r4
 80036aa:	320f      	adds	r2, #15
 80036ac:	330e      	adds	r3, #14
 80036ae:	0092      	lsls	r2, r2, #2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	58a8      	ldr	r0, [r5, r2]
 80036b4:	58eb      	ldr	r3, [r5, r3]
 80036b6:	210d      	movs	r1, #13
 80036b8:	1ac0      	subs	r0, r0, r3
 80036ba:	f7fc fd25 	bl	8000108 <__udivsi3>
 80036be:	1e43      	subs	r3, r0, #1
 80036c0:	469a      	mov	sl, r3
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	0022      	movs	r2, r4
 80036c6:	0023      	movs	r3, r4
 80036c8:	3211      	adds	r2, #17
 80036ca:	3310      	adds	r3, #16
 80036cc:	0092      	lsls	r2, r2, #2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	58a8      	ldr	r0, [r5, r2]
 80036d2:	58eb      	ldr	r3, [r5, r3]
 80036d4:	210d      	movs	r1, #13
 80036d6:	1ac0      	subs	r0, r0, r3
 80036d8:	f7fc fd16 	bl	8000108 <__udivsi3>
 80036dc:	0022      	movs	r2, r4
 80036de:	1e43      	subs	r3, r0, #1
 80036e0:	0020      	movs	r0, r4
 80036e2:	3213      	adds	r2, #19
 80036e4:	3012      	adds	r0, #18
 80036e6:	623b      	str	r3, [r7, #32]
 80036e8:	0092      	lsls	r2, r2, #2
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	0083      	lsls	r3, r0, #2
 80036ee:	58eb      	ldr	r3, [r5, r3]
 80036f0:	58a8      	ldr	r0, [r5, r2]
 80036f2:	210d      	movs	r1, #13
 80036f4:	1ac0      	subs	r0, r0, r3
 80036f6:	f7fc fd07 	bl	8000108 <__udivsi3>
 80036fa:	1e42      	subs	r2, r0, #1
 80036fc:	0020      	movs	r0, r4
 80036fe:	3015      	adds	r0, #21
 8003700:	627a      	str	r2, [r7, #36]	; 0x24
 8003702:	9201      	str	r2, [sp, #4]
 8003704:	0082      	lsls	r2, r0, #2
 8003706:	3801      	subs	r0, #1
 8003708:	0083      	lsls	r3, r0, #2
 800370a:	58eb      	ldr	r3, [r5, r3]
 800370c:	58a8      	ldr	r0, [r5, r2]
 800370e:	210d      	movs	r1, #13
 8003710:	1ac0      	subs	r0, r0, r3
 8003712:	f7fc fcf9 	bl	8000108 <__udivsi3>
 8003716:	3801      	subs	r0, #1
 8003718:	4683      	mov	fp, r0
 800371a:	62b8      	str	r0, [r7, #40]	; 0x28
 800371c:	0020      	movs	r0, r4
 800371e:	3017      	adds	r0, #23
 8003720:	0082      	lsls	r2, r0, #2
 8003722:	3801      	subs	r0, #1
 8003724:	0083      	lsls	r3, r0, #2
 8003726:	58eb      	ldr	r3, [r5, r3]
 8003728:	58a8      	ldr	r0, [r5, r2]
 800372a:	210d      	movs	r1, #13
 800372c:	1ac0      	subs	r0, r0, r3
 800372e:	f7fc fceb 	bl	8000108 <__udivsi3>
 8003732:	0022      	movs	r2, r4
 8003734:	0023      	movs	r3, r4
 8003736:	3219      	adds	r2, #25
 8003738:	3318      	adds	r3, #24
 800373a:	3801      	subs	r0, #1
 800373c:	0092      	lsls	r2, r2, #2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	58eb      	ldr	r3, [r5, r3]
 8003742:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003744:	9006      	str	r0, [sp, #24]
 8003746:	58a8      	ldr	r0, [r5, r2]
 8003748:	210d      	movs	r1, #13
 800374a:	1ac0      	subs	r0, r0, r3
 800374c:	f7fc fcdc 	bl	8000108 <__udivsi3>
 8003750:	0022      	movs	r2, r4
 8003752:	0023      	movs	r3, r4
 8003754:	321b      	adds	r2, #27
 8003756:	331a      	adds	r3, #26
 8003758:	0092      	lsls	r2, r2, #2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	1e41      	subs	r1, r0, #1
 800375e:	58eb      	ldr	r3, [r5, r3]
 8003760:	58a8      	ldr	r0, [r5, r2]
 8003762:	6339      	str	r1, [r7, #48]	; 0x30
 8003764:	9107      	str	r1, [sp, #28]
 8003766:	1ac0      	subs	r0, r0, r3
 8003768:	210d      	movs	r1, #13
 800376a:	f7fc fccd 	bl	8000108 <__udivsi3>
 800376e:	1e43      	subs	r3, r0, #1
 8003770:	637b      	str	r3, [r7, #52]	; 0x34
 8003772:	9308      	str	r3, [sp, #32]
 8003774:	0022      	movs	r2, r4
 8003776:	0023      	movs	r3, r4
 8003778:	321d      	adds	r2, #29
 800377a:	331c      	adds	r3, #28
 800377c:	0092      	lsls	r2, r2, #2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	58a8      	ldr	r0, [r5, r2]
 8003782:	58eb      	ldr	r3, [r5, r3]
 8003784:	210d      	movs	r1, #13
 8003786:	1ac0      	subs	r0, r0, r3
 8003788:	f7fc fcbe 	bl	8000108 <__udivsi3>
 800378c:	0023      	movs	r3, r4
 800378e:	341e      	adds	r4, #30
 8003790:	331f      	adds	r3, #31
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	00a4      	lsls	r4, r4, #2
 8003796:	1e42      	subs	r2, r0, #1
 8003798:	58e8      	ldr	r0, [r5, r3]
 800379a:	592b      	ldr	r3, [r5, r4]
 800379c:	63ba      	str	r2, [r7, #56]	; 0x38
 800379e:	1ac0      	subs	r0, r0, r3
 80037a0:	210d      	movs	r1, #13
 80037a2:	9209      	str	r2, [sp, #36]	; 0x24
 80037a4:	f7fc fcb0 	bl	8000108 <__udivsi3>
			int tocheck = (
 80037a8:	465d      	mov	r5, fp
				dpulse[i] = ((dma_buffer[j + i*2 +1] - dma_buffer[j + i*2]) / 13) - 1;
 80037aa:	1e42      	subs	r2, r0, #1
					dpulse[0]<<10 | dpulse[1]<<9 | dpulse[2]<<8 | dpulse[3]<<7
 80037ac:	9802      	ldr	r0, [sp, #8]
 80037ae:	02b3      	lsls	r3, r6, #10
 80037b0:	0241      	lsls	r1, r0, #9
 80037b2:	430b      	orrs	r3, r1
			int tocheck = (
 80037b4:	432b      	orrs	r3, r5
					dpulse[0]<<10 | dpulse[1]<<9 | dpulse[2]<<8 | dpulse[3]<<7
 80037b6:	464d      	mov	r5, r9
 80037b8:	9c03      	ldr	r4, [sp, #12]
 80037ba:	0229      	lsls	r1, r5, #8
					| dpulse[4]<<6 | dpulse[5]<<5 | dpulse[6]<<4 | dpulse[7]<<3
 80037bc:	9d04      	ldr	r5, [sp, #16]
				dpulse[i] = ((dma_buffer[j + i*2 +1] - dma_buffer[j + i*2]) / 13) - 1;
 80037be:	63fa      	str	r2, [r7, #60]	; 0x3c
			int tocheck = (
 80037c0:	430b      	orrs	r3, r1
					| dpulse[4]<<6 | dpulse[5]<<5 | dpulse[6]<<4 | dpulse[7]<<3
 80037c2:	9f05      	ldr	r7, [sp, #20]
					dpulse[0]<<10 | dpulse[1]<<9 | dpulse[2]<<8 | dpulse[3]<<7
 80037c4:	01e1      	lsls	r1, r4, #7
			int tocheck = (
 80037c6:	430b      	orrs	r3, r1
					| dpulse[4]<<6 | dpulse[5]<<5 | dpulse[6]<<4 | dpulse[7]<<3
 80037c8:	01a9      	lsls	r1, r5, #6
			int tocheck = (
 80037ca:	430b      	orrs	r3, r1
					| dpulse[4]<<6 | dpulse[5]<<5 | dpulse[6]<<4 | dpulse[7]<<3
 80037cc:	0179      	lsls	r1, r7, #5
			int tocheck = (
 80037ce:	430b      	orrs	r3, r1
					| dpulse[4]<<6 | dpulse[5]<<5 | dpulse[6]<<4 | dpulse[7]<<3
 80037d0:	4641      	mov	r1, r8
 80037d2:	0109      	lsls	r1, r1, #4
			int tocheck = (
 80037d4:	430b      	orrs	r3, r1
					| dpulse[4]<<6 | dpulse[5]<<5 | dpulse[6]<<4 | dpulse[7]<<3
 80037d6:	4651      	mov	r1, sl
 80037d8:	00c9      	lsls	r1, r1, #3
			int tocheck = (
 80037da:	430b      	orrs	r3, r1
					| dpulse[8]<<2 | dpulse[9]<<1 | dpulse[10]);
 80037dc:	9900      	ldr	r1, [sp, #0]
					|(dpulse[1]^dpulse[5]^dpulse[9])<<2
 80037de:	4078      	eors	r0, r7
					| dpulse[8]<<2 | dpulse[9]<<1 | dpulse[10]);
 80037e0:	0089      	lsls	r1, r1, #2
			int tocheck = (
 80037e2:	430b      	orrs	r3, r1
					| dpulse[8]<<2 | dpulse[9]<<1 | dpulse[10]);
 80037e4:	9901      	ldr	r1, [sp, #4]
 80037e6:	0049      	lsls	r1, r1, #1
			int tocheck = (
 80037e8:	430b      	orrs	r3, r1
			uint8_t calcCRC = ((dpulse[0]^dpulse[4]^dpulse[8])<<3
 80037ea:	0029      	movs	r1, r5
 80037ec:	9d00      	ldr	r5, [sp, #0]
 80037ee:	4071      	eors	r1, r6
 80037f0:	4069      	eors	r1, r5
					|(dpulse[1]^dpulse[5]^dpulse[9])<<2
 80037f2:	9d01      	ldr	r5, [sp, #4]
			uint8_t calcCRC = ((dpulse[0]^dpulse[4]^dpulse[8])<<3
 80037f4:	00c9      	lsls	r1, r1, #3
					|(dpulse[1]^dpulse[5]^dpulse[9])<<2
 80037f6:	4068      	eors	r0, r5
 80037f8:	0080      	lsls	r0, r0, #2
 80037fa:	4301      	orrs	r1, r0
					|(dpulse[3]^dpulse[7]^dpulse[11])
 80037fc:	4655      	mov	r5, sl
 80037fe:	0020      	movs	r0, r4
					|(dpulse[2]^dpulse[6]^dpulse[10])<<1
 8003800:	4646      	mov	r6, r8
					|(dpulse[3]^dpulse[7]^dpulse[11])
 8003802:	4068      	eors	r0, r5
					|(dpulse[2]^dpulse[6]^dpulse[10])<<1
 8003804:	464d      	mov	r5, r9
					|(dpulse[3]^dpulse[7]^dpulse[11])
 8003806:	9c06      	ldr	r4, [sp, #24]
					|(dpulse[2]^dpulse[6]^dpulse[10])<<1
 8003808:	4075      	eors	r5, r6
					|(dpulse[3]^dpulse[7]^dpulse[11])
 800380a:	4060      	eors	r0, r4
 800380c:	4301      	orrs	r1, r0
					|(dpulse[2]^dpulse[6]^dpulse[10])<<1
 800380e:	0028      	movs	r0, r5
 8003810:	465d      	mov	r5, fp
 8003812:	4068      	eors	r0, r5
 8003814:	0040      	lsls	r0, r0, #1
					|(dpulse[3]^dpulse[7]^dpulse[11])
 8003816:	4301      	orrs	r1, r0
			uint8_t checkCRC = (dpulse[12]<<3 | dpulse[13]<<2 | dpulse[14]<<1 | dpulse[15]);
 8003818:	9c08      	ldr	r4, [sp, #32]
 800381a:	9807      	ldr	r0, [sp, #28]
 800381c:	00a4      	lsls	r4, r4, #2
 800381e:	00c0      	lsls	r0, r0, #3
 8003820:	4320      	orrs	r0, r4
 8003822:	4302      	orrs	r2, r0
 8003824:	9809      	ldr	r0, [sp, #36]	; 0x24
			if(calcCRC == checkCRC){
 8003826:	b249      	sxtb	r1, r1
			uint8_t checkCRC = (dpulse[12]<<3 | dpulse[13]<<2 | dpulse[14]<<1 | dpulse[15]);
 8003828:	0040      	lsls	r0, r0, #1
 800382a:	4302      	orrs	r2, r0
			if(calcCRC == checkCRC){
 800382c:	b252      	sxtb	r2, r2
 800382e:	4291      	cmp	r1, r2
 8003830:	d00e      	beq.n	8003850 <computeDshotDMA+0x2bc>
			if ((tocheck <= 47)&& (tocheck > 0)){
 8003832:	1e5a      	subs	r2, r3, #1
 8003834:	2a2e      	cmp	r2, #46	; 0x2e
 8003836:	d805      	bhi.n	8003844 <computeDshotDMA+0x2b0>
				newinput = 0;
 8003838:	2100      	movs	r1, #0
 800383a:	4a0d      	ldr	r2, [pc, #52]	; (8003870 <computeDshotDMA+0x2dc>)
 800383c:	6011      	str	r1, [r2, #0]
				dshotcommand = tocheck;    //  todo
 800383e:	4a0d      	ldr	r2, [pc, #52]	; (8003874 <computeDshotDMA+0x2e0>)
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	e6ca      	b.n	80035da <computeDshotDMA+0x46>
			if (tocheck == 0){
 8003844:	2b00      	cmp	r3, #0
 8003846:	d000      	beq.n	800384a <computeDshotDMA+0x2b6>
 8003848:	e6c7      	b.n	80035da <computeDshotDMA+0x46>
				newinput = 0;
 800384a:	4a09      	ldr	r2, [pc, #36]	; (8003870 <computeDshotDMA+0x2dc>)
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	e6c4      	b.n	80035da <computeDshotDMA+0x46>
				if (tocheck > 47){
 8003850:	2b2f      	cmp	r3, #47	; 0x2f
 8003852:	ddee      	ble.n	8003832 <computeDshotDMA+0x29e>
                    dshotcommand = 0;
 8003854:	2100      	movs	r1, #0
					newinput = tocheck;
 8003856:	4a06      	ldr	r2, [pc, #24]	; (8003870 <computeDshotDMA+0x2dc>)
 8003858:	6013      	str	r3, [r2, #0]
                    dshotcommand = 0;
 800385a:	4a06      	ldr	r2, [pc, #24]	; (8003874 <computeDshotDMA+0x2e0>)
 800385c:	6011      	str	r1, [r2, #0]
 800385e:	e7e8      	b.n	8003832 <computeDshotDMA+0x29e>
 8003860:	20000014 	.word	0x20000014
 8003864:	20000254 	.word	0x20000254
 8003868:	0000fdb4 	.word	0x0000fdb4
 800386c:	200000dc 	.word	0x200000dc
 8003870:	20000138 	.word	0x20000138
 8003874:	20000120 	.word	0x20000120

08003878 <transferComplete>:

void transferComplete(){
 8003878:	b510      	push	{r4, lr}
	//	TIM15->CNT = 1;

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 800387a:	2108      	movs	r1, #8
 800387c:	4864      	ldr	r0, [pc, #400]	; (8003a10 <transferComplete+0x198>)
 800387e:	f7fd fb5d 	bl	8000f3c <HAL_GPIO_TogglePin>


	if (inputSet == 1){
 8003882:	4b64      	ldr	r3, [pc, #400]	; (8003a14 <transferComplete+0x19c>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d000      	beq.n	800388c <transferComplete+0x14>
			computeOS42Input();
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 3);

		}
	}
}
 800388a:	bd10      	pop	{r4, pc}
		if (dshot == 1){
 800388c:	4b62      	ldr	r3, [pc, #392]	; (8003a18 <transferComplete+0x1a0>)
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d063      	beq.n	800395c <transferComplete+0xe4>
		if (proshot == 1){
 8003894:	4b61      	ldr	r3, [pc, #388]	; (8003a1c <transferComplete+0x1a4>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d056      	beq.n	800394a <transferComplete+0xd2>
		if  (servoPwm == 1){
 800389c:	4b60      	ldr	r3, [pc, #384]	; (8003a20 <transferComplete+0x1a8>)
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d03b      	beq.n	800391c <transferComplete+0xa4>
		if  (multishot){
 80038a4:	4b5f      	ldr	r3, [pc, #380]	; (8003a24 <transferComplete+0x1ac>)
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d127      	bne.n	80038fc <transferComplete+0x84>
		if  (oneshot125){
 80038ac:	4b5e      	ldr	r3, [pc, #376]	; (8003a28 <transferComplete+0x1b0>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d113      	bne.n	80038dc <transferComplete+0x64>
		if  (oneshot42){
 80038b4:	4b5d      	ldr	r3, [pc, #372]	; (8003a2c <transferComplete+0x1b4>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0e6      	beq.n	800388a <transferComplete+0x12>
	int lastnumber = dma_buffer[0];
 80038bc:	4c5c      	ldr	r4, [pc, #368]	; (8003a30 <transferComplete+0x1b8>)
		if(((dma_buffer[j] - lastnumber) < 4500) && ((dma_buffer[j] - lastnumber) > 0)){ // blank space
 80038be:	485d      	ldr	r0, [pc, #372]	; (8003a34 <transferComplete+0x1bc>)
	int lastnumber = dma_buffer[0];
 80038c0:	6823      	ldr	r3, [r4, #0]
		if(((dma_buffer[j] - lastnumber) < 4500) && ((dma_buffer[j] - lastnumber) > 0)){ // blank space
 80038c2:	6862      	ldr	r2, [r4, #4]
 80038c4:	1ad1      	subs	r1, r2, r3
 80038c6:	4281      	cmp	r1, r0
 80038c8:	d801      	bhi.n	80038ce <transferComplete+0x56>
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d164      	bne.n	8003998 <transferComplete+0x120>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 3);
 80038ce:	2303      	movs	r3, #3
 80038d0:	0022      	movs	r2, r4
 80038d2:	2100      	movs	r1, #0
 80038d4:	4858      	ldr	r0, [pc, #352]	; (8003a38 <transferComplete+0x1c0>)
 80038d6:	f7fe f86b 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
}
 80038da:	e7d6      	b.n	800388a <transferComplete+0x12>
	int lastnumber = dma_buffer[0];
 80038dc:	4c54      	ldr	r4, [pc, #336]	; (8003a30 <transferComplete+0x1b8>)
		if(((dma_buffer[j] - lastnumber) < 12300) && ((dma_buffer[j] - lastnumber) > 0)){ // blank space
 80038de:	4857      	ldr	r0, [pc, #348]	; (8003a3c <transferComplete+0x1c4>)
	int lastnumber = dma_buffer[0];
 80038e0:	6822      	ldr	r2, [r4, #0]
		if(((dma_buffer[j] - lastnumber) < 12300) && ((dma_buffer[j] - lastnumber) > 0)){ // blank space
 80038e2:	6863      	ldr	r3, [r4, #4]
 80038e4:	1a99      	subs	r1, r3, r2
 80038e6:	4281      	cmp	r1, r0
 80038e8:	d801      	bhi.n	80038ee <transferComplete+0x76>
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d17b      	bne.n	80039e6 <transferComplete+0x16e>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 3);
 80038ee:	2303      	movs	r3, #3
 80038f0:	0022      	movs	r2, r4
 80038f2:	2100      	movs	r1, #0
 80038f4:	4850      	ldr	r0, [pc, #320]	; (8003a38 <transferComplete+0x1c0>)
 80038f6:	f7fe f85b 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
 80038fa:	e7db      	b.n	80038b4 <transferComplete+0x3c>
	int lastnumber = dma_buffer[0];
 80038fc:	4c4c      	ldr	r4, [pc, #304]	; (8003a30 <transferComplete+0x1b8>)
		if(((dma_buffer[j] - lastnumber) < 1500) && ((dma_buffer[j] - lastnumber) > 0)){ // blank space
 80038fe:	4850      	ldr	r0, [pc, #320]	; (8003a40 <transferComplete+0x1c8>)
	int lastnumber = dma_buffer[0];
 8003900:	6822      	ldr	r2, [r4, #0]
		if(((dma_buffer[j] - lastnumber) < 1500) && ((dma_buffer[j] - lastnumber) > 0)){ // blank space
 8003902:	6863      	ldr	r3, [r4, #4]
 8003904:	1a99      	subs	r1, r3, r2
 8003906:	4281      	cmp	r1, r0
 8003908:	d801      	bhi.n	800390e <transferComplete+0x96>
 800390a:	429a      	cmp	r2, r3
 800390c:	d159      	bne.n	80039c2 <transferComplete+0x14a>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 3);
 800390e:	2303      	movs	r3, #3
 8003910:	0022      	movs	r2, r4
 8003912:	2100      	movs	r1, #0
 8003914:	4848      	ldr	r0, [pc, #288]	; (8003a38 <transferComplete+0x1c0>)
 8003916:	f7fe f84b 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
 800391a:	e7c7      	b.n	80038ac <transferComplete+0x34>
		if(((dma_buffer[j] - lastnumber) >1000 ) && ((dma_buffer[j] - lastnumber) < 2010)){ // blank space
 800391c:	4c44      	ldr	r4, [pc, #272]	; (8003a30 <transferComplete+0x1b8>)
 800391e:	4a49      	ldr	r2, [pc, #292]	; (8003a44 <transferComplete+0x1cc>)
 8003920:	6861      	ldr	r1, [r4, #4]
 8003922:	6823      	ldr	r3, [r4, #0]
 8003924:	1acb      	subs	r3, r1, r3
 8003926:	1898      	adds	r0, r3, r2
 8003928:	22fc      	movs	r2, #252	; 0xfc
 800392a:	0092      	lsls	r2, r2, #2
 800392c:	4290      	cmp	r0, r2
 800392e:	d91e      	bls.n	800396e <transferComplete+0xf6>
 8003930:	68a3      	ldr	r3, [r4, #8]
 8003932:	1a5b      	subs	r3, r3, r1
 8003934:	4943      	ldr	r1, [pc, #268]	; (8003a44 <transferComplete+0x1cc>)
 8003936:	1859      	adds	r1, r3, r1
 8003938:	4291      	cmp	r1, r2
 800393a:	d918      	bls.n	800396e <transferComplete+0xf6>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 3);
 800393c:	2303      	movs	r3, #3
 800393e:	0022      	movs	r2, r4
 8003940:	2100      	movs	r1, #0
 8003942:	483d      	ldr	r0, [pc, #244]	; (8003a38 <transferComplete+0x1c0>)
 8003944:	f7fe f834 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
 8003948:	e7ac      	b.n	80038a4 <transferComplete+0x2c>
			computeProshotDMA();
 800394a:	f7ff fd3b 	bl	80033c4 <computeProshotDMA>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 16);
 800394e:	2310      	movs	r3, #16
 8003950:	4a37      	ldr	r2, [pc, #220]	; (8003a30 <transferComplete+0x1b8>)
 8003952:	2100      	movs	r1, #0
 8003954:	4838      	ldr	r0, [pc, #224]	; (8003a38 <transferComplete+0x1c0>)
 8003956:	f7fe f82b 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
 800395a:	e79f      	b.n	800389c <transferComplete+0x24>
			computeDshotDMA();
 800395c:	f7ff fe1a 	bl	8003594 <computeDshotDMA>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 64);
 8003960:	2340      	movs	r3, #64	; 0x40
 8003962:	4a33      	ldr	r2, [pc, #204]	; (8003a30 <transferComplete+0x1b8>)
 8003964:	2100      	movs	r1, #0
 8003966:	4834      	ldr	r0, [pc, #208]	; (8003a38 <transferComplete+0x1c0>)
 8003968:	f7fe f822 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
 800396c:	e792      	b.n	8003894 <transferComplete+0x1c>
	if (x < in_min){
 800396e:	4a36      	ldr	r2, [pc, #216]	; (8003a48 <transferComplete+0x1d0>)
 8003970:	2000      	movs	r0, #0
 8003972:	4293      	cmp	r3, r2
 8003974:	d90d      	bls.n	8003992 <transferComplete+0x11a>
 8003976:	22fa      	movs	r2, #250	; 0xfa
 8003978:	00d2      	lsls	r2, r2, #3
 800397a:	4293      	cmp	r3, r2
 800397c:	dd00      	ble.n	8003980 <transferComplete+0x108>
 800397e:	0013      	movs	r3, r2
 8003980:	4a32      	ldr	r2, [pc, #200]	; (8003a4c <transferComplete+0x1d4>)
 8003982:	20fa      	movs	r0, #250	; 0xfa
 8003984:	4694      	mov	ip, r2
 8003986:	00c0      	lsls	r0, r0, #3
 8003988:	4463      	add	r3, ip
 800398a:	4358      	muls	r0, r3
 800398c:	4930      	ldr	r1, [pc, #192]	; (8003a50 <transferComplete+0x1d8>)
 800398e:	f7fc fc45 	bl	800021c <__divsi3>
			newinput = map((dma_buffer[j] - lastnumber), 1090, 2000, 0, 2000);
 8003992:	4b30      	ldr	r3, [pc, #192]	; (8003a54 <transferComplete+0x1dc>)
 8003994:	6018      	str	r0, [r3, #0]
 8003996:	e7d1      	b.n	800393c <transferComplete+0xc4>
	if (x < in_min){
 8003998:	4b2f      	ldr	r3, [pc, #188]	; (8003a58 <transferComplete+0x1e0>)
 800399a:	2000      	movs	r0, #0
 800399c:	4299      	cmp	r1, r3
 800399e:	d90d      	bls.n	80039bc <transferComplete+0x144>
 80039a0:	23fc      	movs	r3, #252	; 0xfc
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	4299      	cmp	r1, r3
 80039a6:	dd00      	ble.n	80039aa <transferComplete+0x132>
 80039a8:	0019      	movs	r1, r3
 80039aa:	4b2c      	ldr	r3, [pc, #176]	; (8003a5c <transferComplete+0x1e4>)
 80039ac:	20fa      	movs	r0, #250	; 0xfa
 80039ae:	469c      	mov	ip, r3
 80039b0:	00c0      	lsls	r0, r0, #3
 80039b2:	4461      	add	r1, ip
 80039b4:	4348      	muls	r0, r1
 80039b6:	492a      	ldr	r1, [pc, #168]	; (8003a60 <transferComplete+0x1e8>)
 80039b8:	f7fc fc30 	bl	800021c <__divsi3>
			newinput = map((dma_buffer[j] - lastnumber),2020, 4032, 0, 2000);
 80039bc:	4b25      	ldr	r3, [pc, #148]	; (8003a54 <transferComplete+0x1dc>)
 80039be:	6018      	str	r0, [r3, #0]
 80039c0:	e785      	b.n	80038ce <transferComplete+0x56>
	if (x < in_min){
 80039c2:	2000      	movs	r0, #0
 80039c4:	29f2      	cmp	r1, #242	; 0xf2
 80039c6:	d90b      	bls.n	80039e0 <transferComplete+0x168>
 80039c8:	2396      	movs	r3, #150	; 0x96
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4299      	cmp	r1, r3
 80039ce:	dd00      	ble.n	80039d2 <transferComplete+0x15a>
 80039d0:	0019      	movs	r1, r3
 80039d2:	20fa      	movs	r0, #250	; 0xfa
 80039d4:	39f3      	subs	r1, #243	; 0xf3
 80039d6:	00c0      	lsls	r0, r0, #3
 80039d8:	4348      	muls	r0, r1
 80039da:	4922      	ldr	r1, [pc, #136]	; (8003a64 <transferComplete+0x1ec>)
 80039dc:	f7fc fc1e 	bl	800021c <__divsi3>
			newinput = map((dma_buffer[j] - lastnumber),243,1200, 0, 2000);
 80039e0:	4b1c      	ldr	r3, [pc, #112]	; (8003a54 <transferComplete+0x1dc>)
 80039e2:	6018      	str	r0, [r3, #0]
 80039e4:	e793      	b.n	800390e <transferComplete+0x96>
	if (x < in_min){
 80039e6:	4b20      	ldr	r3, [pc, #128]	; (8003a68 <transferComplete+0x1f0>)
 80039e8:	2000      	movs	r0, #0
 80039ea:	4299      	cmp	r1, r3
 80039ec:	d90c      	bls.n	8003a08 <transferComplete+0x190>
 80039ee:	4b1f      	ldr	r3, [pc, #124]	; (8003a6c <transferComplete+0x1f4>)
 80039f0:	4299      	cmp	r1, r3
 80039f2:	dd00      	ble.n	80039f6 <transferComplete+0x17e>
 80039f4:	0019      	movs	r1, r3
 80039f6:	4b1e      	ldr	r3, [pc, #120]	; (8003a70 <transferComplete+0x1f8>)
 80039f8:	20fa      	movs	r0, #250	; 0xfa
 80039fa:	469c      	mov	ip, r3
 80039fc:	00c0      	lsls	r0, r0, #3
 80039fe:	4461      	add	r1, ip
 8003a00:	4348      	muls	r0, r1
 8003a02:	491c      	ldr	r1, [pc, #112]	; (8003a74 <transferComplete+0x1fc>)
 8003a04:	f7fc fc0a 	bl	800021c <__divsi3>
			newinput = map((dma_buffer[j] - lastnumber),6500,12000, 0, 2000);
 8003a08:	4b12      	ldr	r3, [pc, #72]	; (8003a54 <transferComplete+0x1dc>)
 8003a0a:	6018      	str	r0, [r3, #0]
 8003a0c:	e76f      	b.n	80038ee <transferComplete+0x76>
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	48000800 	.word	0x48000800
 8003a14:	2000012c 	.word	0x2000012c
 8003a18:	2000011c 	.word	0x2000011c
 8003a1c:	20000150 	.word	0x20000150
 8003a20:	20000160 	.word	0x20000160
 8003a24:	20000134 	.word	0x20000134
 8003a28:	2000013c 	.word	0x2000013c
 8003a2c:	2000013d 	.word	0x2000013d
 8003a30:	20000254 	.word	0x20000254
 8003a34:	00001193 	.word	0x00001193
 8003a38:	2000018c 	.word	0x2000018c
 8003a3c:	0000300b 	.word	0x0000300b
 8003a40:	000005db 	.word	0x000005db
 8003a44:	fffffc17 	.word	0xfffffc17
 8003a48:	00000441 	.word	0x00000441
 8003a4c:	fffffbbe 	.word	0xfffffbbe
 8003a50:	0000038e 	.word	0x0000038e
 8003a54:	20000138 	.word	0x20000138
 8003a58:	000007e3 	.word	0x000007e3
 8003a5c:	fffff81c 	.word	0xfffff81c
 8003a60:	000007dc 	.word	0x000007dc
 8003a64:	000003bd 	.word	0x000003bd
 8003a68:	00001963 	.word	0x00001963
 8003a6c:	00002ee0 	.word	0x00002ee0
 8003a70:	ffffe69c 	.word	0xffffe69c
 8003a74:	0000157c 	.word	0x0000157c

08003a78 <changeDutyCycleWithSin>:


void changeDutyCycleWithSin(){

	if (rising){
	duty_cycle = (duty_cycle * sine_array[((TIM2->CNT*10)/TIM2->ARR)+9])/100;          // last ten elements in sin array
 8003a78:	2280      	movs	r2, #128	; 0x80
	if (rising){
 8003a7a:	4b12      	ldr	r3, [pc, #72]	; (8003ac4 <changeDutyCycleWithSin+0x4c>)
void changeDutyCycleWithSin(){
 8003a7c:	b510      	push	{r4, lr}
	if (rising){
 8003a7e:	681b      	ldr	r3, [r3, #0]
	duty_cycle = (duty_cycle * sine_array[((TIM2->CNT*10)/TIM2->ARR)+9])/100;          // last ten elements in sin array
 8003a80:	05d2      	lsls	r2, r2, #23
	if (rising){
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d115      	bne.n	8003ab2 <changeDutyCycleWithSin+0x3a>
	}else{
	duty_cycle = (duty_cycle * sine_array[(TIM2->CNT*10)/TIM2->ARR])/100;           // first ten elements in sin array
 8003a86:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003a88:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003a8a:	0098      	lsls	r0, r3, #2
 8003a8c:	18c0      	adds	r0, r0, r3
 8003a8e:	0040      	lsls	r0, r0, #1
 8003a90:	f7fc fb3a 	bl	8000108 <__udivsi3>
 8003a94:	4c0c      	ldr	r4, [pc, #48]	; (8003ac8 <changeDutyCycleWithSin+0x50>)
 8003a96:	4b0d      	ldr	r3, [pc, #52]	; (8003acc <changeDutyCycleWithSin+0x54>)
 8003a98:	0080      	lsls	r0, r0, #2
 8003a9a:	58c0      	ldr	r0, [r0, r3]
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	2164      	movs	r1, #100	; 0x64
 8003aa0:	4358      	muls	r0, r3
 8003aa2:	f7fc fbbb 	bl	800021c <__divsi3>
	}

	TIM1->CCR1 = duty_cycle;
 8003aa6:	4b0a      	ldr	r3, [pc, #40]	; (8003ad0 <changeDutyCycleWithSin+0x58>)
 8003aa8:	6020      	str	r0, [r4, #0]
 8003aaa:	6358      	str	r0, [r3, #52]	; 0x34
	TIM1->CCR2 = duty_cycle;
 8003aac:	6398      	str	r0, [r3, #56]	; 0x38
    TIM1->CCR3 = duty_cycle;
 8003aae:	63d8      	str	r0, [r3, #60]	; 0x3c

}
 8003ab0:	bd10      	pop	{r4, pc}
	duty_cycle = (duty_cycle * sine_array[((TIM2->CNT*10)/TIM2->ARR)+9])/100;          // last ten elements in sin array
 8003ab2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003ab4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003ab6:	0098      	lsls	r0, r3, #2
 8003ab8:	18c0      	adds	r0, r0, r3
 8003aba:	0040      	lsls	r0, r0, #1
 8003abc:	f7fc fb24 	bl	8000108 <__udivsi3>
 8003ac0:	3009      	adds	r0, #9
 8003ac2:	e7e7      	b.n	8003a94 <changeDutyCycleWithSin+0x1c>
 8003ac4:	20000024 	.word	0x20000024
 8003ac8:	20000004 	.word	0x20000004
 8003acc:	20000028 	.word	0x20000028
 8003ad0:	40012c00 	.word	0x40012c00

08003ad4 <SystemClock_Config>:
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_LSI
 8003ad4:	2319      	movs	r3, #25
{
 8003ad6:	b510      	push	{r4, lr}
 8003ad8:	b090      	sub	sp, #64	; 0x40
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_LSI
 8003ada:	9304      	str	r3, [sp, #16]
			|RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003adc:	3b18      	subs	r3, #24
 8003ade:	9305      	str	r3, [sp, #20]
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003ae0:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003ae2:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ae4:	2380      	movs	r3, #128	; 0x80
 8003ae6:	025b      	lsls	r3, r3, #9
 8003ae8:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003aea:	2380      	movs	r3, #128	; 0x80
 8003aec:	035b      	lsls	r3, r3, #13
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003aee:	2210      	movs	r2, #16
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003af0:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003af2:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003af4:	2300      	movs	r3, #0
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003af6:	a804      	add	r0, sp, #16
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003af8:	920a      	str	r2, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003afa:	940c      	str	r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003afc:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003afe:	f7fd fa57 	bl	8000fb0 <HAL_RCC_OscConfig>
 8003b02:	2800      	cmp	r0, #0
 8003b04:	d000      	beq.n	8003b08 <SystemClock_Config+0x34>
 8003b06:	e7fe      	b.n	8003b06 <SystemClock_Config+0x32>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b08:	2307      	movs	r3, #7
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b0a:	9002      	str	r0, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003b0c:	9003      	str	r0, [sp, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b12:	9300      	str	r3, [sp, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b14:	9401      	str	r4, [sp, #4]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003b16:	f7fd fc83 	bl	8001420 <HAL_RCC_ClockConfig>
 8003b1a:	2800      	cmp	r0, #0
 8003b1c:	d000      	beq.n	8003b20 <SystemClock_Config+0x4c>
 8003b1e:	e7fe      	b.n	8003b1e <SystemClock_Config+0x4a>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003b20:	f7fd fd50 	bl	80015c4 <HAL_RCC_GetHCLKFreq>
 8003b24:	21fa      	movs	r1, #250	; 0xfa
 8003b26:	0089      	lsls	r1, r1, #2
 8003b28:	f7fc faee 	bl	8000108 <__udivsi3>
 8003b2c:	f7fd f830 	bl	8000b90 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003b30:	2004      	movs	r0, #4
 8003b32:	f7fd f849 	bl	8000bc8 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003b36:	2001      	movs	r0, #1
 8003b38:	2200      	movs	r2, #0
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	4240      	negs	r0, r0
 8003b3e:	f7fc ffe9 	bl	8000b14 <HAL_NVIC_SetPriority>
}
 8003b42:	b010      	add	sp, #64	; 0x40
 8003b44:	bd10      	pop	{r4, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)

08003b48 <main>:
{
 8003b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b4a:	46de      	mov	lr, fp
 8003b4c:	4657      	mov	r7, sl
 8003b4e:	464e      	mov	r6, r9
 8003b50:	4645      	mov	r5, r8
 8003b52:	b5e0      	push	{r5, r6, r7, lr}
 8003b54:	b09b      	sub	sp, #108	; 0x6c
	HAL_Init();
 8003b56:	f7fc fc5f 	bl	8000418 <HAL_Init>
	SystemClock_Config();
 8003b5a:	f7ff ffbb 	bl	8003ad4 <SystemClock_Config>
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8003b5e:	2180      	movs	r1, #128	; 0x80
 8003b60:	4cd3      	ldr	r4, [pc, #844]	; (8003eb0 <main+0x368>)
 8003b62:	03c9      	lsls	r1, r1, #15
 8003b64:	6962      	ldr	r2, [r4, #20]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8003b66:	2090      	movs	r0, #144	; 0x90
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	6162      	str	r2, [r4, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003b6c:	6963      	ldr	r3, [r4, #20]
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_15);

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003b6e:	2500      	movs	r5, #0
 8003b70:	400b      	ands	r3, r1
  SET_BIT(RCC->AHBENR, Periphs);
 8003b72:	2180      	movs	r1, #128	; 0x80
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003b74:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8003b76:	9b03      	ldr	r3, [sp, #12]
  SET_BIT(RCC->AHBENR, Periphs);
 8003b78:	6962      	ldr	r2, [r4, #20]
 8003b7a:	0289      	lsls	r1, r1, #10
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	6162      	str	r2, [r4, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003b80:	6963      	ldr	r3, [r4, #20]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003b82:	2701      	movs	r7, #1
 8003b84:	400b      	ands	r3, r1
  SET_BIT(RCC->AHBENR, Periphs);
 8003b86:	2180      	movs	r1, #128	; 0x80
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003b88:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8003b8a:	9b04      	ldr	r3, [sp, #16]
  SET_BIT(RCC->AHBENR, Periphs);
 8003b8c:	6962      	ldr	r2, [r4, #20]
 8003b8e:	02c9      	lsls	r1, r1, #11
 8003b90:	430a      	orrs	r2, r1
 8003b92:	6162      	str	r2, [r4, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003b94:	6963      	ldr	r3, [r4, #20]
 8003b96:	05c0      	lsls	r0, r0, #23
 8003b98:	400b      	ands	r3, r1
 8003b9a:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8003b9c:	9b05      	ldr	r3, [sp, #20]
 8003b9e:	2380      	movs	r3, #128	; 0x80
 8003ba0:	021b      	lsls	r3, r3, #8
 8003ba2:	6283      	str	r3, [r0, #40]	; 0x28
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba4:	a913      	add	r1, sp, #76	; 0x4c
	GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003ba6:	9313      	str	r3, [sp, #76]	; 0x4c
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003ba8:	9714      	str	r7, [sp, #80]	; 0x50
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003baa:	9515      	str	r5, [sp, #84]	; 0x54
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003bac:	9516      	str	r5, [sp, #88]	; 0x58
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003bae:	9517      	str	r5, [sp, #92]	; 0x5c
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb0:	f7fe fb9c 	bl	80022ec <LL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003bb4:	6963      	ldr	r3, [r4, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003bb6:	2200      	movs	r2, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003bb8:	433b      	orrs	r3, r7
 8003bba:	6163      	str	r3, [r4, #20]
 8003bbc:	6963      	ldr	r3, [r4, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003bbe:	2100      	movs	r1, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003bc0:	403b      	ands	r3, r7
 8003bc2:	9302      	str	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003bc4:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003bc6:	9b02      	ldr	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003bc8:	f7fc ffa4 	bl	8000b14 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003bcc:	2009      	movs	r0, #9
 8003bce:	f7fc ffd5 	bl	8000b7c <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	200b      	movs	r0, #11
 8003bd8:	f7fc ff9c 	bl	8000b14 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8003bdc:	200b      	movs	r0, #11
 8003bde:	f7fc ffcd 	bl	8000b7c <HAL_NVIC_EnableIRQ>
	hadc.Instance = ADC1;
 8003be2:	4eb4      	ldr	r6, [pc, #720]	; (8003eb4 <main+0x36c>)
 8003be4:	4bb4      	ldr	r3, [pc, #720]	; (8003eb8 <main+0x370>)
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003be6:	0030      	movs	r0, r6
	hadc.Instance = ADC1;
 8003be8:	6033      	str	r3, [r6, #0]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003bea:	2308      	movs	r3, #8
 8003bec:	6173      	str	r3, [r6, #20]
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC4;
 8003bee:	3338      	adds	r3, #56	; 0x38
 8003bf0:	62b3      	str	r3, [r6, #40]	; 0x28
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003bf2:	2380      	movs	r3, #128	; 0x80
 8003bf4:	00db      	lsls	r3, r3, #3
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003bf6:	6075      	str	r5, [r6, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003bf8:	60b5      	str	r5, [r6, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003bfa:	60f5      	str	r5, [r6, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003bfc:	6137      	str	r7, [r6, #16]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8003bfe:	61b5      	str	r5, [r6, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003c00:	61f5      	str	r5, [r6, #28]
	hadc.Init.ContinuousConvMode = DISABLE;
 8003c02:	6235      	str	r5, [r6, #32]
	hadc.Init.DiscontinuousConvMode = ENABLE;
 8003c04:	6277      	str	r7, [r6, #36]	; 0x24
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003c06:	62f3      	str	r3, [r6, #44]	; 0x2c
	hadc.Init.DMAContinuousRequests = ENABLE;
 8003c08:	6337      	str	r7, [r6, #48]	; 0x30
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003c0a:	6377      	str	r7, [r6, #52]	; 0x34
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003c0c:	f7fc fc88 	bl	8000520 <HAL_ADC_Init>
 8003c10:	2800      	cmp	r0, #0
 8003c12:	d000      	beq.n	8003c16 <main+0xce>
 8003c14:	e7fe      	b.n	8003c14 <main+0xcc>
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003c16:	2780      	movs	r7, #128	; 0x80
	sConfig.Channel = ADC_CHANNEL_3;
 8003c18:	2403      	movs	r4, #3
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003c1a:	2307      	movs	r3, #7
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003c1c:	017f      	lsls	r7, r7, #5
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003c1e:	a913      	add	r1, sp, #76	; 0x4c
 8003c20:	0030      	movs	r0, r6
	sConfig.Channel = ADC_CHANNEL_3;
 8003c22:	9413      	str	r4, [sp, #76]	; 0x4c
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003c24:	9714      	str	r7, [sp, #80]	; 0x50
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003c26:	9315      	str	r3, [sp, #84]	; 0x54
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003c28:	f7fc fe2e 	bl	8000888 <HAL_ADC_ConfigChannel>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d000      	beq.n	8003c32 <main+0xea>
 8003c30:	e7fe      	b.n	8003c30 <main+0xe8>
	sConfig.Channel = ADC_CHANNEL_6;
 8003c32:	2306      	movs	r3, #6
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003c34:	a913      	add	r1, sp, #76	; 0x4c
 8003c36:	0030      	movs	r0, r6
	sConfig.Channel = ADC_CHANNEL_6;
 8003c38:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003c3a:	f7fc fe25 	bl	8000888 <HAL_ADC_ConfigChannel>
 8003c3e:	2800      	cmp	r0, #0
 8003c40:	d000      	beq.n	8003c44 <main+0xfc>
 8003c42:	e7fe      	b.n	8003c42 <main+0xfa>
	hcomp1.Instance = COMP1;
 8003c44:	4d9d      	ldr	r5, [pc, #628]	; (8003ebc <main+0x374>)
 8003c46:	4b9e      	ldr	r3, [pc, #632]	; (8003ec0 <main+0x378>)
	hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8003c48:	60a8      	str	r0, [r5, #8]
	hcomp1.Instance = COMP1;
 8003c4a:	602b      	str	r3, [r5, #0]
	hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC2;
 8003c4c:	2350      	movs	r3, #80	; 0x50
	hcomp1.Init.Output = COMP_OUTPUT_NONE;
 8003c4e:	60e8      	str	r0, [r5, #12]
	hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8003c50:	6128      	str	r0, [r5, #16]
	hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003c52:	6168      	str	r0, [r5, #20]
	hcomp1.Init.Mode = COMP_MODE_HIGHSPEED;
 8003c54:	61a8      	str	r0, [r5, #24]
	hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8003c56:	61e8      	str	r0, [r5, #28]
	if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8003c58:	0028      	movs	r0, r5
	hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC2;
 8003c5a:	606b      	str	r3, [r5, #4]
	hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8003c5c:	622c      	str	r4, [r5, #32]
	if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8003c5e:	f7fc fe9d 	bl	800099c <HAL_COMP_Init>
 8003c62:	2800      	cmp	r0, #0
 8003c64:	d000      	beq.n	8003c68 <main+0x120>
 8003c66:	e7fe      	b.n	8003c66 <main+0x11e>
	htim1.Instance = TIM1;
 8003c68:	4c96      	ldr	r4, [pc, #600]	; (8003ec4 <main+0x37c>)
 8003c6a:	4b97      	ldr	r3, [pc, #604]	; (8003ec8 <main+0x380>)
	htim1.Init.Prescaler = 0;
 8003c6c:	6060      	str	r0, [r4, #4]
	htim1.Instance = TIM1;
 8003c6e:	6023      	str	r3, [r4, #0]
	htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003c70:	2320      	movs	r3, #32
 8003c72:	60a3      	str	r3, [r4, #8]
	htim1.Init.Period = 999;
 8003c74:	4b95      	ldr	r3, [pc, #596]	; (8003ecc <main+0x384>)
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c76:	6120      	str	r0, [r4, #16]
	htim1.Init.RepetitionCounter = 0;
 8003c78:	6160      	str	r0, [r4, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c7a:	61a0      	str	r0, [r4, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003c7c:	0020      	movs	r0, r4
	htim1.Init.Period = 999;
 8003c7e:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003c80:	f7fd fca6 	bl	80015d0 <HAL_TIM_Base_Init>
 8003c84:	2800      	cmp	r0, #0
 8003c86:	d000      	beq.n	8003c8a <main+0x142>
 8003c88:	e7fe      	b.n	8003c88 <main+0x140>
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003c8a:	a908      	add	r1, sp, #32
 8003c8c:	0020      	movs	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c8e:	9708      	str	r7, [sp, #32]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003c90:	f7fe f916 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
 8003c94:	2800      	cmp	r0, #0
 8003c96:	d000      	beq.n	8003c9a <main+0x152>
 8003c98:	e7fe      	b.n	8003c98 <main+0x150>
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	f7fd fd6c 	bl	8001778 <HAL_TIM_PWM_Init>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d000      	beq.n	8003ca6 <main+0x15e>
 8003ca4:	e7fe      	b.n	8003ca4 <main+0x15c>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8003ca6:	2370      	movs	r3, #112	; 0x70
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ca8:	9007      	str	r0, [sp, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003caa:	a906      	add	r1, sp, #24
 8003cac:	0020      	movs	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8003cae:	9306      	str	r3, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003cb0:	f7fe fabc 	bl	800222c <HAL_TIMEx_MasterConfigSynchronization>
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	d000      	beq.n	8003cba <main+0x172>
 8003cb8:	e7fe      	b.n	8003cb8 <main+0x170>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cba:	2360      	movs	r3, #96	; 0x60
	sConfigOC.Pulse = 0;
 8003cbc:	900d      	str	r0, [sp, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cbe:	900e      	str	r0, [sp, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003cc0:	900f      	str	r0, [sp, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cc2:	9010      	str	r0, [sp, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003cc4:	9011      	str	r0, [sp, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003cc6:	9012      	str	r0, [sp, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	a90c      	add	r1, sp, #48	; 0x30
 8003ccc:	0020      	movs	r0, r4
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cce:	930c      	str	r3, [sp, #48]	; 0x30
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003cd0:	f7fd ffc0 	bl	8001c54 <HAL_TIM_PWM_ConfigChannel>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d000      	beq.n	8003cda <main+0x192>
 8003cd8:	e7fe      	b.n	8003cd8 <main+0x190>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cda:	2204      	movs	r2, #4
 8003cdc:	a90c      	add	r1, sp, #48	; 0x30
 8003cde:	0020      	movs	r0, r4
 8003ce0:	f7fd ffb8 	bl	8001c54 <HAL_TIM_PWM_ConfigChannel>
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	d000      	beq.n	8003cea <main+0x1a2>
 8003ce8:	e7fe      	b.n	8003ce8 <main+0x1a0>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003cea:	2208      	movs	r2, #8
 8003cec:	a90c      	add	r1, sp, #48	; 0x30
 8003cee:	0020      	movs	r0, r4
 8003cf0:	f7fd ffb0 	bl	8001c54 <HAL_TIM_PWM_ConfigChannel>
 8003cf4:	2800      	cmp	r0, #0
 8003cf6:	d000      	beq.n	8003cfa <main+0x1b2>
 8003cf8:	e7fe      	b.n	8003cf8 <main+0x1b0>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003cfa:	220c      	movs	r2, #12
 8003cfc:	a90c      	add	r1, sp, #48	; 0x30
 8003cfe:	0020      	movs	r0, r4
 8003d00:	f7fd ffa8 	bl	8001c54 <HAL_TIM_PWM_ConfigChannel>
 8003d04:	2800      	cmp	r0, #0
 8003d06:	d000      	beq.n	8003d0a <main+0x1c2>
 8003d08:	e7fe      	b.n	8003d08 <main+0x1c0>
	sBreakDeadTimeConfig.DeadTime = 60;
 8003d0a:	233c      	movs	r3, #60	; 0x3c
 8003d0c:	9316      	str	r3, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d0e:	2380      	movs	r3, #128	; 0x80
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003d10:	9013      	str	r0, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003d12:	9014      	str	r0, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003d14:	9015      	str	r0, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003d16:	9017      	str	r0, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d18:	019b      	lsls	r3, r3, #6
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003d1a:	9019      	str	r0, [sp, #100]	; 0x64
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003d1c:	a913      	add	r1, sp, #76	; 0x4c
 8003d1e:	0020      	movs	r0, r4
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d20:	9318      	str	r3, [sp, #96]	; 0x60
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003d22:	f7fe faa3 	bl	800226c <HAL_TIMEx_ConfigBreakDeadTime>
 8003d26:	1e07      	subs	r7, r0, #0
 8003d28:	d000      	beq.n	8003d2c <main+0x1e4>
 8003d2a:	e7fe      	b.n	8003d2a <main+0x1e2>
	HAL_TIM_MspPostInit(&htim1);
 8003d2c:	0020      	movs	r0, r4
 8003d2e:	f000 fcd3 	bl	80046d8 <HAL_TIM_MspPostInit>
	htim2.Instance = TIM2;
 8003d32:	4b67      	ldr	r3, [pc, #412]	; (8003ed0 <main+0x388>)
 8003d34:	4699      	mov	r9, r3
 8003d36:	2380      	movs	r3, #128	; 0x80
 8003d38:	464a      	mov	r2, r9
 8003d3a:	05db      	lsls	r3, r3, #23
 8003d3c:	6013      	str	r3, [r2, #0]
	htim2.Init.Prescaler = 10;
 8003d3e:	230a      	movs	r3, #10
 8003d40:	469a      	mov	sl, r3
 8003d42:	464b      	mov	r3, r9
 8003d44:	4652      	mov	r2, sl
 8003d46:	605a      	str	r2, [r3, #4]
	htim2.Init.Period = 50000;
 8003d48:	464a      	mov	r2, r9
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d4a:	609f      	str	r7, [r3, #8]
	htim2.Init.Period = 50000;
 8003d4c:	4b61      	ldr	r3, [pc, #388]	; (8003ed4 <main+0x38c>)
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003d4e:	4648      	mov	r0, r9
	htim2.Init.Period = 50000;
 8003d50:	60d3      	str	r3, [r2, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d52:	6117      	str	r7, [r2, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d54:	6197      	str	r7, [r2, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003d56:	f7fd fc3b 	bl	80015d0 <HAL_TIM_Base_Init>
 8003d5a:	2800      	cmp	r0, #0
 8003d5c:	d000      	beq.n	8003d60 <main+0x218>
 8003d5e:	e7fe      	b.n	8003d5e <main+0x216>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d60:	2780      	movs	r7, #128	; 0x80
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003d62:	a913      	add	r1, sp, #76	; 0x4c
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d64:	017f      	lsls	r7, r7, #5
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003d66:	4648      	mov	r0, r9
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d68:	9713      	str	r7, [sp, #76]	; 0x4c
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003d6a:	f7fe f8a9 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d000      	beq.n	8003d74 <main+0x22c>
 8003d72:	e7fe      	b.n	8003d72 <main+0x22a>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d74:	900c      	str	r0, [sp, #48]	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d76:	900d      	str	r0, [sp, #52]	; 0x34
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d78:	a90c      	add	r1, sp, #48	; 0x30
 8003d7a:	4648      	mov	r0, r9
 8003d7c:	f7fe fa56 	bl	800222c <HAL_TIMEx_MasterConfigSynchronization>
 8003d80:	2800      	cmp	r0, #0
 8003d82:	d000      	beq.n	8003d86 <main+0x23e>
 8003d84:	e7fe      	b.n	8003d84 <main+0x23c>
	htim3.Instance = TIM3;
 8003d86:	4b54      	ldr	r3, [pc, #336]	; (8003ed8 <main+0x390>)
 8003d88:	4698      	mov	r8, r3
 8003d8a:	4642      	mov	r2, r8
 8003d8c:	4b53      	ldr	r3, [pc, #332]	; (8003edc <main+0x394>)
 8003d8e:	6013      	str	r3, [r2, #0]
	htim3.Init.Prescaler = 10;
 8003d90:	4643      	mov	r3, r8
 8003d92:	4652      	mov	r2, sl
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d94:	6098      	str	r0, [r3, #8]
	htim3.Init.Prescaler = 10;
 8003d96:	605a      	str	r2, [r3, #4]
	htim3.Init.Period = 65535;
 8003d98:	4b51      	ldr	r3, [pc, #324]	; (8003ee0 <main+0x398>)
 8003d9a:	469a      	mov	sl, r3
 8003d9c:	4643      	mov	r3, r8
 8003d9e:	4652      	mov	r2, sl
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003da0:	6118      	str	r0, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003da2:	6198      	str	r0, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003da4:	4640      	mov	r0, r8
	htim3.Init.Period = 65535;
 8003da6:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003da8:	f7fd fc12 	bl	80015d0 <HAL_TIM_Base_Init>
 8003dac:	2800      	cmp	r0, #0
 8003dae:	d000      	beq.n	8003db2 <main+0x26a>
 8003db0:	e7fe      	b.n	8003db0 <main+0x268>
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003db2:	a913      	add	r1, sp, #76	; 0x4c
 8003db4:	4640      	mov	r0, r8
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003db6:	9713      	str	r7, [sp, #76]	; 0x4c
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003db8:	f7fe f882 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
 8003dbc:	2800      	cmp	r0, #0
 8003dbe:	d000      	beq.n	8003dc2 <main+0x27a>
 8003dc0:	e7fe      	b.n	8003dc0 <main+0x278>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dc2:	900c      	str	r0, [sp, #48]	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dc4:	900d      	str	r0, [sp, #52]	; 0x34
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003dc6:	a90c      	add	r1, sp, #48	; 0x30
 8003dc8:	4640      	mov	r0, r8
 8003dca:	f7fe fa2f 	bl	800222c <HAL_TIMEx_MasterConfigSynchronization>
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	d000      	beq.n	8003dd4 <main+0x28c>
 8003dd2:	e7fe      	b.n	8003dd2 <main+0x28a>
	htim15.Instance = TIM15;
 8003dd4:	4f43      	ldr	r7, [pc, #268]	; (8003ee4 <main+0x39c>)
 8003dd6:	4b44      	ldr	r3, [pc, #272]	; (8003ee8 <main+0x3a0>)
	htim15.Init.Prescaler = 0;
 8003dd8:	6078      	str	r0, [r7, #4]
	htim15.Instance = TIM15;
 8003dda:	603b      	str	r3, [r7, #0]
	htim15.Init.Period = 0xffff;
 8003ddc:	4653      	mov	r3, sl
	htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dde:	60b8      	str	r0, [r7, #8]
	htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003de0:	6138      	str	r0, [r7, #16]
	htim15.Init.RepetitionCounter = 0;
 8003de2:	6178      	str	r0, [r7, #20]
	htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003de4:	61b8      	str	r0, [r7, #24]
	if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003de6:	0038      	movs	r0, r7
	htim15.Init.Period = 0xffff;
 8003de8:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003dea:	f7fd fbf1 	bl	80015d0 <HAL_TIM_Base_Init>
 8003dee:	2800      	cmp	r0, #0
 8003df0:	d000      	beq.n	8003df4 <main+0x2ac>
 8003df2:	e7fe      	b.n	8003df2 <main+0x2aa>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003df4:	2380      	movs	r3, #128	; 0x80
	if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003df6:	a90c      	add	r1, sp, #48	; 0x30
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003df8:	015b      	lsls	r3, r3, #5
	if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003dfa:	0038      	movs	r0, r7
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003dfc:	930c      	str	r3, [sp, #48]	; 0x30
	if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003dfe:	f7fe f85f 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
 8003e02:	2800      	cmp	r0, #0
 8003e04:	d000      	beq.n	8003e08 <main+0x2c0>
 8003e06:	e7fe      	b.n	8003e06 <main+0x2be>
	if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8003e08:	0038      	movs	r0, r7
 8003e0a:	f7fd fd59 	bl	80018c0 <HAL_TIM_IC_Init>
 8003e0e:	2800      	cmp	r0, #0
 8003e10:	d000      	beq.n	8003e14 <main+0x2cc>
 8003e12:	e7fe      	b.n	8003e12 <main+0x2ca>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e14:	9008      	str	r0, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e16:	9009      	str	r0, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003e18:	a908      	add	r1, sp, #32
 8003e1a:	0038      	movs	r0, r7
 8003e1c:	f7fe fa06 	bl	800222c <HAL_TIMEx_MasterConfigSynchronization>
 8003e20:	2800      	cmp	r0, #0
 8003e22:	d000      	beq.n	8003e26 <main+0x2de>
 8003e24:	e7fe      	b.n	8003e24 <main+0x2dc>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003e26:	230a      	movs	r3, #10
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003e28:	9015      	str	r0, [sp, #84]	; 0x54
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003e2a:	9313      	str	r3, [sp, #76]	; 0x4c
	sConfigIC.ICFilter = 0;
 8003e2c:	9016      	str	r0, [sp, #88]	; 0x58
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003e2e:	3b09      	subs	r3, #9
	if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003e30:	2200      	movs	r2, #0
 8003e32:	a913      	add	r1, sp, #76	; 0x4c
 8003e34:	0038      	movs	r0, r7
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003e36:	9314      	str	r3, [sp, #80]	; 0x50
	if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003e38:	f7fd fe2e 	bl	8001a98 <HAL_TIM_IC_ConfigChannel>
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	d000      	beq.n	8003e42 <main+0x2fa>
 8003e40:	e7fe      	b.n	8003e40 <main+0x2f8>
	hiwdg.Instance = IWDG;
 8003e42:	4a2a      	ldr	r2, [pc, #168]	; (8003eec <main+0x3a4>)
 8003e44:	4b2a      	ldr	r3, [pc, #168]	; (8003ef0 <main+0x3a8>)
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003e46:	0010      	movs	r0, r2
	hiwdg.Instance = IWDG;
 8003e48:	6013      	str	r3, [r2, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	6053      	str	r3, [r2, #4]
	hiwdg.Init.Window = IWDG_WINDOW_DISABLE;
 8003e4e:	4b29      	ldr	r3, [pc, #164]	; (8003ef4 <main+0x3ac>)
 8003e50:	60d3      	str	r3, [r2, #12]
	hiwdg.Init.Reload = 1000;
 8003e52:	23fa      	movs	r3, #250	; 0xfa
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	6093      	str	r3, [r2, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003e58:	f7fd f874 	bl	8000f44 <HAL_IWDG_Init>
 8003e5c:	2800      	cmp	r0, #0
 8003e5e:	d000      	beq.n	8003e62 <main+0x31a>
 8003e60:	e7fe      	b.n	8003e60 <main+0x318>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003e62:	2100      	movs	r1, #0
 8003e64:	0020      	movs	r0, r4
 8003e66:	f7fd fcff 	bl	8001868 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	0020      	movs	r0, r4
 8003e6e:	f7fe f9c9 	bl	8002204 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003e72:	2104      	movs	r1, #4
 8003e74:	0020      	movs	r0, r4
 8003e76:	f7fd fcf7 	bl	8001868 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8003e7a:	2104      	movs	r1, #4
 8003e7c:	0020      	movs	r0, r4
 8003e7e:	f7fe f9c1 	bl	8002204 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003e82:	2108      	movs	r1, #8
 8003e84:	0020      	movs	r0, r4
 8003e86:	f7fd fcef 	bl	8001868 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8003e8a:	2108      	movs	r1, #8
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	f7fe f9b9 	bl	8002204 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 8003e92:	4648      	mov	r0, r9
 8003e94:	f7fd fc20 	bl	80016d8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim3);
 8003e98:	4640      	mov	r0, r8
 8003e9a:	f7fd fc11 	bl	80016c0 <HAL_TIM_Base_Start>
	playStartupTune();
 8003e9e:	f7fe ff65 	bl	8002d6c <playStartupTune>
	if (HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_4) != HAL_OK)
 8003ea2:	210c      	movs	r1, #12
 8003ea4:	0020      	movs	r0, r4
 8003ea6:	f7fd fc21 	bl	80016ec <HAL_TIM_OC_Start_IT>
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d024      	beq.n	8003ef8 <main+0x3b0>
 8003eae:	e7fe      	b.n	8003eae <main+0x366>
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	20000460 	.word	0x20000460
 8003eb8:	40012400 	.word	0x40012400
 8003ebc:	200001e8 	.word	0x200001e8
 8003ec0:	4001001c 	.word	0x4001001c
 8003ec4:	2000039c 	.word	0x2000039c
 8003ec8:	40012c00 	.word	0x40012c00
 8003ecc:	000003e7 	.word	0x000003e7
 8003ed0:	200003dc 	.word	0x200003dc
 8003ed4:	0000c350 	.word	0x0000c350
 8003ed8:	20000214 	.word	0x20000214
 8003edc:	40000400 	.word	0x40000400
 8003ee0:	0000ffff 	.word	0x0000ffff
 8003ee4:	2000018c 	.word	0x2000018c
 8003ee8:	40014000 	.word	0x40014000
 8003eec:	200001d0 	.word	0x200001d0
 8003ef0:	40003000 	.word	0x40003000
 8003ef4:	00000fff 	.word	0x00000fff
	HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 64);
 8003ef8:	4aa7      	ldr	r2, [pc, #668]	; (8004198 <main+0x650>)
 8003efa:	2100      	movs	r1, #0
 8003efc:	2340      	movs	r3, #64	; 0x40
 8003efe:	0038      	movs	r0, r7
 8003f00:	f7fd fd56 	bl	80019b0 <HAL_TIM_IC_Start_DMA>
	if (HAL_ADC_Start_DMA(&hadc, (uint32_t*)ADC1ConvertedValues, 2) != HAL_OK)
 8003f04:	2202      	movs	r2, #2
 8003f06:	49a5      	ldr	r1, [pc, #660]	; (800419c <main+0x654>)
 8003f08:	0030      	movs	r0, r6
 8003f0a:	f7fc fbb1 	bl	8000670 <HAL_ADC_Start_DMA>
 8003f0e:	2800      	cmp	r0, #0
 8003f10:	d007      	beq.n	8003f22 <main+0x3da>
}
 8003f12:	2000      	movs	r0, #0
 8003f14:	b01b      	add	sp, #108	; 0x6c
 8003f16:	bc3c      	pop	{r2, r3, r4, r5}
 8003f18:	4690      	mov	r8, r2
 8003f1a:	4699      	mov	r9, r3
 8003f1c:	46a2      	mov	sl, r4
 8003f1e:	46ab      	mov	fp, r5
 8003f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(HAL_COMP_Start(&hcomp1) != HAL_OK)
 8003f22:	0028      	movs	r0, r5
 8003f24:	f7fc fd8a 	bl	8000a3c <HAL_COMP_Start>
 8003f28:	2800      	cmp	r0, #0
 8003f2a:	d000      	beq.n	8003f2e <main+0x3e6>
 8003f2c:	e7fe      	b.n	8003f2c <main+0x3e4>
	if(HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003f2e:	489c      	ldr	r0, [pc, #624]	; (80041a0 <main+0x658>)
 8003f30:	f7fd f808 	bl	8000f44 <HAL_IWDG_Init>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d000      	beq.n	8003f3a <main+0x3f2>
 8003f38:	e7fe      	b.n	8003f38 <main+0x3f0>
	TIM1->CCR1 = duty_cycle;												// set duty cycle to 50 out of 768 to start.
 8003f3a:	4b9a      	ldr	r3, [pc, #616]	; (80041a4 <main+0x65c>)
 8003f3c:	4f9a      	ldr	r7, [pc, #616]	; (80041a8 <main+0x660>)
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4b9a      	ldr	r3, [pc, #616]	; (80041ac <main+0x664>)
 8003f42:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = duty_cycle;
 8003f44:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = duty_cycle;
 8003f46:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = 800;
 8003f48:	22c8      	movs	r2, #200	; 0xc8
 8003f4a:	0092      	lsls	r2, r2, #2
 8003f4c:	641a      	str	r2, [r3, #64]	; 0x40
 8003f4e:	4b98      	ldr	r3, [pc, #608]	; (80041b0 <main+0x668>)
 8003f50:	4698      	mov	r8, r3
 8003f52:	4b98      	ldr	r3, [pc, #608]	; (80041b4 <main+0x66c>)
 8003f54:	469a      	mov	sl, r3
 8003f56:	4b98      	ldr	r3, [pc, #608]	; (80041b8 <main+0x670>)
 8003f58:	4699      	mov	r9, r3
 8003f5a:	4b98      	ldr	r3, [pc, #608]	; (80041bc <main+0x674>)
 8003f5c:	469b      	mov	fp, r3
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8003f5e:	2180      	movs	r1, #128	; 0x80
 8003f60:	2090      	movs	r0, #144	; 0x90
 8003f62:	0209      	lsls	r1, r1, #8
 8003f64:	05c0      	lsls	r0, r0, #23
 8003f66:	f7fc ffe9 	bl	8000f3c <HAL_GPIO_TogglePin>
		if(HAL_IWDG_Refresh(&hiwdg) != HAL_OK)                   // watchdog refresh
 8003f6a:	488d      	ldr	r0, [pc, #564]	; (80041a0 <main+0x658>)
 8003f6c:	f7fd f818 	bl	8000fa0 <HAL_IWDG_Refresh>
 8003f70:	2800      	cmp	r0, #0
 8003f72:	d000      	beq.n	8003f76 <main+0x42e>
 8003f74:	e262      	b.n	800443c <main+0x8f4>
		if (dshotcommand > 0){
 8003f76:	4b92      	ldr	r3, [pc, #584]	; (80041c0 <main+0x678>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	dd07      	ble.n	8003f8e <main+0x446>
			if (dshotcommand == 21){
 8003f7e:	2b15      	cmp	r3, #21
 8003f80:	d100      	bne.n	8003f84 <main+0x43c>
 8003f82:	e258      	b.n	8004436 <main+0x8ee>
			if (dshotcommand == 20){
 8003f84:	2b14      	cmp	r3, #20
 8003f86:	d102      	bne.n	8003f8e <main+0x446>
				forward = 1;
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4b8e      	ldr	r3, [pc, #568]	; (80041c4 <main+0x67c>)
 8003f8c:	601a      	str	r2, [r3, #0]
		if (newinput > 100){
 8003f8e:	4b8e      	ldr	r3, [pc, #568]	; (80041c8 <main+0x680>)
 8003f90:	681e      	ldr	r6, [r3, #0]
 8003f92:	2e64      	cmp	r6, #100	; 0x64
 8003f94:	dc00      	bgt.n	8003f98 <main+0x450>
 8003f96:	e0fc      	b.n	8004192 <main+0x64a>
			if (newinput > 2000){
 8003f98:	23fa      	movs	r3, #250	; 0xfa
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	429e      	cmp	r6, r3
 8003f9e:	dd02      	ble.n	8003fa6 <main+0x45e>
				newinput = 2000;
 8003fa0:	001e      	movs	r6, r3
 8003fa2:	4a89      	ldr	r2, [pc, #548]	; (80041c8 <main+0x680>)
 8003fa4:	6013      	str	r3, [r2, #0]
			if (newinput > input){
 8003fa6:	683c      	ldr	r4, [r7, #0]
 8003fa8:	42b4      	cmp	r4, r6
 8003faa:	da2b      	bge.n	8004004 <main+0x4bc>
				if (newinput - input > 25){
 8003fac:	1b33      	subs	r3, r6, r4
 8003fae:	2b19      	cmp	r3, #25
 8003fb0:	dc00      	bgt.n	8003fb4 <main+0x46c>
 8003fb2:	e22b      	b.n	800440c <main+0x8c4>
					upthreshold = 1; // needs two bemf counts for fast acceleration up.. more stable
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	4b85      	ldr	r3, [pc, #532]	; (80041cc <main+0x684>)
					blanktime = TIM2->ARR / 5;
 8003fb8:	2105      	movs	r1, #5
					upthreshold = 1; // needs two bemf counts for fast acceleration up.. more stable
 8003fba:	601a      	str	r2, [r3, #0]
					threshold = 0;
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	4b84      	ldr	r3, [pc, #528]	; (80041d0 <main+0x688>)
 8003fc0:	601a      	str	r2, [r3, #0]
					blanktime = TIM2->ARR / 5;
 8003fc2:	2380      	movs	r3, #128	; 0x80
 8003fc4:	05db      	lsls	r3, r3, #23
 8003fc6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003fc8:	f7fc f89e 	bl	8000108 <__udivsi3>
 8003fcc:	4b81      	ldr	r3, [pc, #516]	; (80041d4 <main+0x68c>)
					count++;
 8003fce:	4a82      	ldr	r2, [pc, #520]	; (80041d8 <main+0x690>)
					blanktime = TIM2->ARR / 5;
 8003fd0:	6018      	str	r0, [r3, #0]
					count++;
 8003fd2:	4b81      	ldr	r3, [pc, #516]	; (80041d8 <main+0x690>)
					if (commutation_interval > 600){
 8003fd4:	4641      	mov	r1, r8
					count++;
 8003fd6:	681b      	ldr	r3, [r3, #0]
					if (commutation_interval > 600){
 8003fd8:	6809      	ldr	r1, [r1, #0]
					count++;
 8003fda:	9301      	str	r3, [sp, #4]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	6013      	str	r3, [r2, #0]
					if (commutation_interval > 600){
 8003fe0:	2296      	movs	r2, #150	; 0x96
 8003fe2:	0092      	lsls	r2, r2, #2
 8003fe4:	4291      	cmp	r1, r2
 8003fe6:	dc00      	bgt.n	8003fea <main+0x4a2>
 8003fe8:	e208      	b.n	80043fc <main+0x8b4>
						if (count > 5){
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	dd04      	ble.n	8003ff8 <main+0x4b0>
						count = 0;
 8003fee:	2200      	movs	r2, #0
 8003ff0:	4b79      	ldr	r3, [pc, #484]	; (80041d8 <main+0x690>)
						input += 1;
 8003ff2:	3401      	adds	r4, #1
 8003ff4:	603c      	str	r4, [r7, #0]
						count = 0;
 8003ff6:	601a      	str	r2, [r3, #0]
						advancedivisor = 6;
 8003ff8:	2306      	movs	r3, #6
 8003ffa:	4a78      	ldr	r2, [pc, #480]	; (80041dc <main+0x694>)
 8003ffc:	7013      	strb	r3, [r2, #0]
						advancedivisorup = 3;
 8003ffe:	4a78      	ldr	r2, [pc, #480]	; (80041e0 <main+0x698>)
 8004000:	3b03      	subs	r3, #3
 8004002:	7013      	strb	r3, [r2, #0]
			if (newinput < input){
 8004004:	42a6      	cmp	r6, r4
 8004006:	da05      	bge.n	8004014 <main+0x4cc>
				if (input - newinput > 50){
 8004008:	1ba3      	subs	r3, r4, r6
 800400a:	2b32      	cmp	r3, #50	; 0x32
 800400c:	dc00      	bgt.n	8004010 <main+0x4c8>
 800400e:	e0c0      	b.n	8004192 <main+0x64a>
					input--;
 8004010:	3c01      	subs	r4, #1
 8004012:	603c      	str	r4, [r7, #0]
		if (inputSet == 0){
 8004014:	4b73      	ldr	r3, [pc, #460]	; (80041e4 <main+0x69c>)
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d105      	bne.n	8004028 <main+0x4e0>
			HAL_Delay(10);
 800401c:	200a      	movs	r0, #10
 800401e:	f7fc fa19 	bl	8000454 <HAL_Delay>
			detectInput();
 8004022:	f7ff f913 	bl	800324c <detectInput>
 8004026:	683c      	ldr	r4, [r7, #0]
		if (!armed){
 8004028:	4b6f      	ldr	r3, [pc, #444]	; (80041e8 <main+0x6a0>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d109      	bne.n	8004044 <main+0x4fc>
			if ((inputSet == 1)&&(input == 0)){
 8004030:	4b6c      	ldr	r3, [pc, #432]	; (80041e4 <main+0x69c>)
 8004032:	781e      	ldrb	r6, [r3, #0]
 8004034:	2e01      	cmp	r6, #1
 8004036:	d100      	bne.n	800403a <main+0x4f2>
 8004038:	e18f      	b.n	800435a <main+0x812>
			if (input > 1){
 800403a:	2c01      	cmp	r4, #1
 800403c:	dd05      	ble.n	800404a <main+0x502>
				armedcount = 0;
 800403e:	2300      	movs	r3, #0
 8004040:	4652      	mov	r2, sl
 8004042:	6013      	str	r3, [r2, #0]
		if ((input > 100)&&(armed == 1)) {
 8004044:	2c64      	cmp	r4, #100	; 0x64
 8004046:	dd00      	ble.n	800404a <main+0x502>
 8004048:	e19e      	b.n	8004388 <main+0x840>
			started = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	464a      	mov	r2, r9
 800404e:	6013      	str	r3, [r2, #0]
			running = 0;
 8004050:	4a66      	ldr	r2, [pc, #408]	; (80041ec <main+0x6a4>)
 8004052:	6013      	str	r3, [r2, #0]
			threshold = 1;
 8004054:	2201      	movs	r2, #1
 8004056:	4b5e      	ldr	r3, [pc, #376]	; (80041d0 <main+0x688>)
 8004058:	601a      	str	r2, [r3, #0]
			upthreshold = 2;
 800405a:	2302      	movs	r3, #2
 800405c:	4a5b      	ldr	r2, [pc, #364]	; (80041cc <main+0x684>)
 800405e:	6013      	str	r3, [r2, #0]
			if (!brake){
 8004060:	4b63      	ldr	r3, [pc, #396]	; (80041f0 <main+0x6a8>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	9301      	str	r3, [sp, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d100      	bne.n	800406c <main+0x524>
 800406a:	e16d      	b.n	8004348 <main+0x800>
				fullBrake();
 800406c:	f7fe fbfc 	bl	8002868 <fullBrake>
			TIM1->CCR1 = 0;												// set duty cycle to 50 out of 768 to start.
 8004070:	2200      	movs	r2, #0
 8004072:	4b4e      	ldr	r3, [pc, #312]	; (80041ac <main+0x664>)
 8004074:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8004076:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8004078:	63da      	str	r2, [r3, #60]	; 0x3c
		zctimeout++;
 800407a:	4b5e      	ldr	r3, [pc, #376]	; (80041f4 <main+0x6ac>)
 800407c:	4a5d      	ldr	r2, [pc, #372]	; (80041f4 <main+0x6ac>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3301      	adds	r3, #1
 8004082:	6013      	str	r3, [r2, #0]
		if (zctimeout > zc_timeout_threshold) {
 8004084:	4a5c      	ldr	r2, [pc, #368]	; (80041f8 <main+0x6b0>)
 8004086:	6812      	ldr	r2, [r2, #0]
 8004088:	9201      	str	r2, [sp, #4]
 800408a:	4293      	cmp	r3, r2
 800408c:	dd00      	ble.n	8004090 <main+0x548>
 800408e:	e14c      	b.n	800432a <main+0x7e2>
		if (started == 1) {
 8004090:	464b      	mov	r3, r9
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d100      	bne.n	800409a <main+0x552>
 8004098:	e132      	b.n	8004300 <main+0x7b8>
		if ((TIM2 ->CNT > blanktime)&& (TIM1 ->CNT > pwm_settle)){
 800409a:	2380      	movs	r3, #128	; 0x80
 800409c:	4a4d      	ldr	r2, [pc, #308]	; (80041d4 <main+0x68c>)
 800409e:	05db      	lsls	r3, r3, #23
 80040a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	9201      	str	r2, [sp, #4]
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d800      	bhi.n	80040ac <main+0x564>
 80040aa:	e758      	b.n	8003f5e <main+0x416>
 80040ac:	4b3f      	ldr	r3, [pc, #252]	; (80041ac <main+0x664>)
 80040ae:	4a53      	ldr	r2, [pc, #332]	; (80041fc <main+0x6b4>)
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	9201      	str	r2, [sp, #4]
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d800      	bhi.n	80040bc <main+0x574>
 80040ba:	e750      	b.n	8003f5e <main+0x416>
				if (rising == 0){
 80040bc:	4b50      	ldr	r3, [pc, #320]	; (8004200 <main+0x6b8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d100      	bne.n	80040c6 <main+0x57e>
 80040c4:	e0ae      	b.n	8004224 <main+0x6dc>
				if (rising == 1){
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d000      	beq.n	80040cc <main+0x584>
 80040ca:	e748      	b.n	8003f5e <main+0x416>
					if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_HIGH){
 80040cc:	0028      	movs	r0, r5
 80040ce:	f7fc fcf7 	bl	8000ac0 <HAL_COMP_GetOutputLevel>
 80040d2:	2380      	movs	r3, #128	; 0x80
 80040d4:	01db      	lsls	r3, r3, #7
 80040d6:	4298      	cmp	r0, r3
 80040d8:	d104      	bne.n	80040e4 <main+0x59c>
							upcompCount = 0;
 80040da:	2300      	movs	r3, #0
 80040dc:	465a      	mov	r2, fp
 80040de:	6013      	str	r3, [r2, #0]
							zcfound = 0;
 80040e0:	4a48      	ldr	r2, [pc, #288]	; (8004204 <main+0x6bc>)
 80040e2:	6013      	str	r3, [r2, #0]
					if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_LOW){
 80040e4:	0028      	movs	r0, r5
 80040e6:	f7fc fceb 	bl	8000ac0 <HAL_COMP_GetOutputLevel>
						upcompCount++;
 80040ea:	465b      	mov	r3, fp
 80040ec:	681b      	ldr	r3, [r3, #0]
					if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_LOW){
 80040ee:	2800      	cmp	r0, #0
 80040f0:	d102      	bne.n	80040f8 <main+0x5b0>
						upcompCount++;
 80040f2:	465a      	mov	r2, fp
 80040f4:	3301      	adds	r3, #1
 80040f6:	6013      	str	r3, [r2, #0]
							if (upcompCount > upthreshold){
 80040f8:	4a34      	ldr	r2, [pc, #208]	; (80041cc <main+0x684>)
 80040fa:	6812      	ldr	r2, [r2, #0]
 80040fc:	9201      	str	r2, [sp, #4]
 80040fe:	429a      	cmp	r2, r3
 8004100:	db00      	blt.n	8004104 <main+0x5bc>
 8004102:	e72c      	b.n	8003f5e <main+0x416>
								zcfound = 1;
 8004104:	2201      	movs	r2, #1
 8004106:	4b3f      	ldr	r3, [pc, #252]	; (8004204 <main+0x6bc>)
 8004108:	601a      	str	r2, [r3, #0]
								zctimeout = 0;
 800410a:	2300      	movs	r3, #0
 800410c:	4a39      	ldr	r2, [pc, #228]	; (80041f4 <main+0x6ac>)
 800410e:	6013      	str	r3, [r2, #0]
								upcompCount = 0;
 8004110:	465a      	mov	r2, fp
 8004112:	6013      	str	r3, [r2, #0]
									upthiszctime = TIM3->CNT;
 8004114:	4b3c      	ldr	r3, [pc, #240]	; (8004208 <main+0x6c0>)
 8004116:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004118:	4b3c      	ldr	r3, [pc, #240]	; (800420c <main+0x6c4>)
 800411a:	601c      	str	r4, [r3, #0]
									if (upthiszctime > uplastzctime){
 800411c:	4b3c      	ldr	r3, [pc, #240]	; (8004210 <main+0x6c8>)
 800411e:	681e      	ldr	r6, [r3, #0]
 8004120:	42b4      	cmp	r4, r6
 8004122:	dd1c      	ble.n	800415e <main+0x616>
										if ((upthiszctime - uplastzctime > (commutation_interval * 2) + 300) || (upthiszctime - uplastzctime < commutation_interval)){
 8004124:	4643      	mov	r3, r8
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	1ba6      	subs	r6, r4, r6
 800412a:	0013      	movs	r3, r2
 800412c:	3396      	adds	r3, #150	; 0x96
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	429e      	cmp	r6, r3
 8004132:	dc14      	bgt.n	800415e <main+0x616>
 8004134:	4296      	cmp	r6, r2
 8004136:	db12      	blt.n	800415e <main+0x616>
											commutation_interval = (upthiszctime - uplastzctime)/2;
 8004138:	4643      	mov	r3, r8
 800413a:	0ff0      	lsrs	r0, r6, #31
 800413c:	1980      	adds	r0, r0, r6
 800413e:	1040      	asrs	r0, r0, #1
 8004140:	6018      	str	r0, [r3, #0]
											advance = commutation_interval/ advancedivisorup;
 8004142:	4b27      	ldr	r3, [pc, #156]	; (80041e0 <main+0x698>)
 8004144:	7819      	ldrb	r1, [r3, #0]
 8004146:	f7fc f869 	bl	800021c <__divsi3>
 800414a:	4b32      	ldr	r3, [pc, #200]	; (8004214 <main+0x6cc>)
											waitTime = commutation_interval / 2 - advance;
 800414c:	17f2      	asrs	r2, r6, #31
											advance = commutation_interval/ advancedivisorup;
 800414e:	6018      	str	r0, [r3, #0]
											waitTime = commutation_interval / 2 - advance;
 8004150:	2303      	movs	r3, #3
 8004152:	4013      	ands	r3, r2
 8004154:	199b      	adds	r3, r3, r6
 8004156:	109b      	asrs	r3, r3, #2
 8004158:	1a18      	subs	r0, r3, r0
 800415a:	4b2f      	ldr	r3, [pc, #188]	; (8004218 <main+0x6d0>)
 800415c:	6018      	str	r0, [r3, #0]
									if (sensorless){
 800415e:	4b2f      	ldr	r3, [pc, #188]	; (800421c <main+0x6d4>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	9301      	str	r3, [sp, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d011      	beq.n	800418c <main+0x644>
										while (TIM3->CNT - upthiszctime < waitTime){
 8004168:	4e27      	ldr	r6, [pc, #156]	; (8004208 <main+0x6c0>)
 800416a:	4b2b      	ldr	r3, [pc, #172]	; (8004218 <main+0x6d0>)
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	4b2c      	ldr	r3, [pc, #176]	; (8004220 <main+0x6d8>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d000      	beq.n	800417a <main+0x632>
 8004178:	e0cd      	b.n	8004316 <main+0x7ce>
 800417a:	4923      	ldr	r1, [pc, #140]	; (8004208 <main+0x6c0>)
 800417c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800417e:	1b1b      	subs	r3, r3, r4
 8004180:	4293      	cmp	r3, r2
 8004182:	d3fb      	bcc.n	800417c <main+0x634>
										commutate();
 8004184:	f7fe fc8e 	bl	8002aa4 <commutate>
 8004188:	4b20      	ldr	r3, [pc, #128]	; (800420c <main+0x6c4>)
 800418a:	681c      	ldr	r4, [r3, #0]
									uplastzctime = upthiszctime;
 800418c:	4b20      	ldr	r3, [pc, #128]	; (8004210 <main+0x6c8>)
 800418e:	601c      	str	r4, [r3, #0]
 8004190:	e6e5      	b.n	8003f5e <main+0x416>
			input = newinput;
 8004192:	603e      	str	r6, [r7, #0]
 8004194:	0034      	movs	r4, r6
 8004196:	e73d      	b.n	8004014 <main+0x4cc>
 8004198:	20000254 	.word	0x20000254
 800419c:	200000b4 	.word	0x200000b4
 80041a0:	200001d0 	.word	0x200001d0
 80041a4:	20000004 	.word	0x20000004
 80041a8:	20000128 	.word	0x20000128
 80041ac:	40012c00 	.word	0x40012c00
 80041b0:	200000cc 	.word	0x200000cc
 80041b4:	200000c4 	.word	0x200000c4
 80041b8:	20000164 	.word	0x20000164
 80041bc:	20000170 	.word	0x20000170
 80041c0:	20000120 	.word	0x20000120
 80041c4:	20000010 	.word	0x20000010
 80041c8:	20000138 	.word	0x20000138
 80041cc:	20000088 	.word	0x20000088
 80041d0:	20000080 	.word	0x20000080
 80041d4:	20000354 	.word	0x20000354
 80041d8:	200000d4 	.word	0x200000d4
 80041dc:	20000000 	.word	0x20000000
 80041e0:	20000001 	.word	0x20000001
 80041e4:	2000012c 	.word	0x2000012c
 80041e8:	200000c0 	.word	0x200000c0
 80041ec:	20000158 	.word	0x20000158
 80041f0:	200000c8 	.word	0x200000c8
 80041f4:	20000184 	.word	0x20000184
 80041f8:	2000008c 	.word	0x2000008c
 80041fc:	20000020 	.word	0x20000020
 8004200:	20000024 	.word	0x20000024
 8004204:	20000090 	.word	0x20000090
 8004208:	40000400 	.word	0x40000400
 800420c:	20000178 	.word	0x20000178
 8004210:	20000174 	.word	0x20000174
 8004214:	200000bc 	.word	0x200000bc
 8004218:	20000180 	.word	0x20000180
 800421c:	2000015c 	.word	0x2000015c
 8004220:	20000154 	.word	0x20000154
					if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_LOW){
 8004224:	0028      	movs	r0, r5
 8004226:	f7fc fc4b 	bl	8000ac0 <HAL_COMP_GetOutputLevel>
 800422a:	2800      	cmp	r0, #0
 800422c:	d103      	bne.n	8004236 <main+0x6ee>
							compCount = 0;
 800422e:	4b84      	ldr	r3, [pc, #528]	; (8004440 <main+0x8f8>)
 8004230:	6018      	str	r0, [r3, #0]
							zcfound = 0;
 8004232:	4b84      	ldr	r3, [pc, #528]	; (8004444 <main+0x8fc>)
 8004234:	6018      	str	r0, [r3, #0]
					if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_HIGH){
 8004236:	0028      	movs	r0, r5
 8004238:	f7fc fc42 	bl	8000ac0 <HAL_COMP_GetOutputLevel>
 800423c:	2380      	movs	r3, #128	; 0x80
 800423e:	01db      	lsls	r3, r3, #7
 8004240:	4298      	cmp	r0, r3
 8004242:	d04d      	beq.n	80042e0 <main+0x798>
 8004244:	4b7e      	ldr	r3, [pc, #504]	; (8004440 <main+0x8f8>)
 8004246:	681b      	ldr	r3, [r3, #0]
						if (compCount > threshold){
 8004248:	4a7f      	ldr	r2, [pc, #508]	; (8004448 <main+0x900>)
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	9201      	str	r2, [sp, #4]
 800424e:	429a      	cmp	r2, r3
 8004250:	da43      	bge.n	80042da <main+0x792>
								zcfound = 1;
 8004252:	2201      	movs	r2, #1
 8004254:	4b7b      	ldr	r3, [pc, #492]	; (8004444 <main+0x8fc>)
 8004256:	601a      	str	r2, [r3, #0]
								zctimeout = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	4a7c      	ldr	r2, [pc, #496]	; (800444c <main+0x904>)
 800425c:	6013      	str	r3, [r2, #0]
								compCount = 0;
 800425e:	4a78      	ldr	r2, [pc, #480]	; (8004440 <main+0x8f8>)
 8004260:	6013      	str	r3, [r2, #0]
								thiszctime = TIM3->CNT;
 8004262:	4b7b      	ldr	r3, [pc, #492]	; (8004450 <main+0x908>)
 8004264:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004266:	4b7b      	ldr	r3, [pc, #492]	; (8004454 <main+0x90c>)
 8004268:	601c      	str	r4, [r3, #0]
								if (thiszctime > lastzctime){
 800426a:	4b7b      	ldr	r3, [pc, #492]	; (8004458 <main+0x910>)
 800426c:	681e      	ldr	r6, [r3, #0]
 800426e:	42b4      	cmp	r4, r6
 8004270:	dd1b      	ble.n	80042aa <main+0x762>
									if ((thiszctime - lastzctime > (commutation_interval * 3)) || (thiszctime - lastzctime < commutation_interval)){
 8004272:	4643      	mov	r3, r8
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	1ba6      	subs	r6, r4, r6
 8004278:	005a      	lsls	r2, r3, #1
 800427a:	18d2      	adds	r2, r2, r3
 800427c:	4296      	cmp	r6, r2
 800427e:	dc14      	bgt.n	80042aa <main+0x762>
 8004280:	429e      	cmp	r6, r3
 8004282:	db12      	blt.n	80042aa <main+0x762>
										commutation_interval = (thiszctime - lastzctime)/2;
 8004284:	4643      	mov	r3, r8
 8004286:	0ff0      	lsrs	r0, r6, #31
 8004288:	1980      	adds	r0, r0, r6
 800428a:	1040      	asrs	r0, r0, #1
 800428c:	6018      	str	r0, [r3, #0]
										advance = commutation_interval / advancedivisor;
 800428e:	4b73      	ldr	r3, [pc, #460]	; (800445c <main+0x914>)
 8004290:	7819      	ldrb	r1, [r3, #0]
 8004292:	f7fb ffc3 	bl	800021c <__divsi3>
 8004296:	4b72      	ldr	r3, [pc, #456]	; (8004460 <main+0x918>)
										waitTime = commutation_interval /2 - advance;
 8004298:	17f2      	asrs	r2, r6, #31
										advance = commutation_interval / advancedivisor;
 800429a:	6018      	str	r0, [r3, #0]
										waitTime = commutation_interval /2 - advance;
 800429c:	2303      	movs	r3, #3
 800429e:	4013      	ands	r3, r2
 80042a0:	199b      	adds	r3, r3, r6
 80042a2:	109b      	asrs	r3, r3, #2
 80042a4:	1a18      	subs	r0, r3, r0
 80042a6:	4b6f      	ldr	r3, [pc, #444]	; (8004464 <main+0x91c>)
 80042a8:	6018      	str	r0, [r3, #0]
								if (sensorless){
 80042aa:	4b6f      	ldr	r3, [pc, #444]	; (8004468 <main+0x920>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	9301      	str	r3, [sp, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d010      	beq.n	80042d6 <main+0x78e>
									while (TIM3->CNT - thiszctime < waitTime){
 80042b4:	4e66      	ldr	r6, [pc, #408]	; (8004450 <main+0x908>)
 80042b6:	4b6b      	ldr	r3, [pc, #428]	; (8004464 <main+0x91c>)
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	4b6c      	ldr	r3, [pc, #432]	; (800446c <main+0x924>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	9301      	str	r3, [sp, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d114      	bne.n	80042ee <main+0x7a6>
 80042c4:	4962      	ldr	r1, [pc, #392]	; (8004450 <main+0x908>)
 80042c6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80042c8:	1b1b      	subs	r3, r3, r4
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d3fb      	bcc.n	80042c6 <main+0x77e>
									commutate();
 80042ce:	f7fe fbe9 	bl	8002aa4 <commutate>
 80042d2:	4b60      	ldr	r3, [pc, #384]	; (8004454 <main+0x90c>)
 80042d4:	681c      	ldr	r4, [r3, #0]
								lastzctime = thiszctime;
 80042d6:	4b60      	ldr	r3, [pc, #384]	; (8004458 <main+0x910>)
 80042d8:	601c      	str	r4, [r3, #0]
 80042da:	4b65      	ldr	r3, [pc, #404]	; (8004470 <main+0x928>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	e6f2      	b.n	80040c6 <main+0x57e>
						compCount++;
 80042e0:	4b57      	ldr	r3, [pc, #348]	; (8004440 <main+0x8f8>)
 80042e2:	4a57      	ldr	r2, [pc, #348]	; (8004440 <main+0x8f8>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	9301      	str	r3, [sp, #4]
 80042e8:	3301      	adds	r3, #1
 80042ea:	6013      	str	r3, [r2, #0]
 80042ec:	e7ac      	b.n	8004248 <main+0x700>
									while (TIM3->CNT - thiszctime < waitTime){
 80042ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80042f0:	1b1c      	subs	r4, r3, r4
 80042f2:	4294      	cmp	r4, r2
 80042f4:	d2eb      	bcs.n	80042ce <main+0x786>
										changeDutyCycleWithSin();
 80042f6:	f7ff fbbf 	bl	8003a78 <changeDutyCycleWithSin>
 80042fa:	4b56      	ldr	r3, [pc, #344]	; (8004454 <main+0x90c>)
 80042fc:	681c      	ldr	r4, [r3, #0]
 80042fe:	e7da      	b.n	80042b6 <main+0x76e>
			if (running == 0) {
 8004300:	4b5c      	ldr	r3, [pc, #368]	; (8004474 <main+0x92c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	9301      	str	r3, [sp, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d000      	beq.n	800430c <main+0x7c4>
 800430a:	e6c6      	b.n	800409a <main+0x552>
			allOff();
 800430c:	f7fe f99c 	bl	8002648 <allOff>
			startMotor();  // safety on for input testing   ************************************************
 8004310:	f7fe fccc 	bl	8002cac <startMotor>
 8004314:	e6c1      	b.n	800409a <main+0x552>
										while (TIM3->CNT - upthiszctime < waitTime){
 8004316:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004318:	1b1c      	subs	r4, r3, r4
 800431a:	4294      	cmp	r4, r2
 800431c:	d300      	bcc.n	8004320 <main+0x7d8>
 800431e:	e731      	b.n	8004184 <main+0x63c>
												changeDutyCycleWithSin();
 8004320:	f7ff fbaa 	bl	8003a78 <changeDutyCycleWithSin>
 8004324:	4b54      	ldr	r3, [pc, #336]	; (8004478 <main+0x930>)
 8004326:	681c      	ldr	r4, [r3, #0]
 8004328:	e71f      	b.n	800416a <main+0x622>
			allOff();
 800432a:	f7fe f98d 	bl	8002648 <allOff>
			running = 0;
 800432e:	2300      	movs	r3, #0
 8004330:	4a50      	ldr	r2, [pc, #320]	; (8004474 <main+0x92c>)
 8004332:	6013      	str	r3, [r2, #0]
			commutation_interval = 0;
 8004334:	4642      	mov	r2, r8
 8004336:	6013      	str	r3, [r2, #0]
			zctimeout = 0;
 8004338:	4a44      	ldr	r2, [pc, #272]	; (800444c <main+0x904>)
 800433a:	6013      	str	r3, [r2, #0]
		if (started == 1) {
 800433c:	464b      	mov	r3, r9
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d000      	beq.n	8004346 <main+0x7fe>
 8004344:	e6a9      	b.n	800409a <main+0x552>
 8004346:	e7e1      	b.n	800430c <main+0x7c4>
				allOff();
 8004348:	f7fe f97e 	bl	8002648 <allOff>
			if(brake){
 800434c:	4b4b      	ldr	r3, [pc, #300]	; (800447c <main+0x934>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	9301      	str	r3, [sp, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d100      	bne.n	8004358 <main+0x810>
 8004356:	e68b      	b.n	8004070 <main+0x528>
 8004358:	e688      	b.n	800406c <main+0x524>
			if ((inputSet == 1)&&(input == 0)){
 800435a:	2c00      	cmp	r4, #0
 800435c:	d000      	beq.n	8004360 <main+0x818>
 800435e:	e66c      	b.n	800403a <main+0x4f2>
				armedcount++;
 8004360:	4653      	mov	r3, sl
 8004362:	4652      	mov	r2, sl
 8004364:	681b      	ldr	r3, [r3, #0]
				HAL_Delay(1);
 8004366:	2001      	movs	r0, #1
				armedcount++;
 8004368:	3301      	adds	r3, #1
 800436a:	6013      	str	r3, [r2, #0]
				HAL_Delay(1);
 800436c:	f7fc f872 	bl	8000454 <HAL_Delay>
				if (armedcount > 1000){
 8004370:	4652      	mov	r2, sl
 8004372:	23fa      	movs	r3, #250	; 0xfa
 8004374:	6812      	ldr	r2, [r2, #0]
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	429a      	cmp	r2, r3
 800437a:	dd03      	ble.n	8004384 <main+0x83c>
					armed = 1;
 800437c:	4b40      	ldr	r3, [pc, #256]	; (8004480 <main+0x938>)
 800437e:	701e      	strb	r6, [r3, #0]
					playInputTune();
 8004380:	f7fe fe28 	bl	8002fd4 <playInputTune>
 8004384:	683c      	ldr	r4, [r7, #0]
 8004386:	e658      	b.n	800403a <main+0x4f2>
		if ((input > 100)&&(armed == 1)) {
 8004388:	4b3d      	ldr	r3, [pc, #244]	; (8004480 <main+0x938>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d000      	beq.n	8004392 <main+0x84a>
 8004390:	e673      	b.n	800407a <main+0x532>
			started = 1;
 8004392:	464a      	mov	r2, r9
 8004394:	6013      	str	r3, [r2, #0]
			if (startupcountdown < 5000){
 8004396:	4b3b      	ldr	r3, [pc, #236]	; (8004484 <main+0x93c>)
 8004398:	4a3b      	ldr	r2, [pc, #236]	; (8004488 <main+0x940>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4293      	cmp	r3, r2
 800439e:	dc20      	bgt.n	80043e2 <main+0x89a>
				input  = 125 + (25-(25*fastdecay));
 80043a0:	2419      	movs	r4, #25
 80043a2:	4a3a      	ldr	r2, [pc, #232]	; (800448c <main+0x944>)
 80043a4:	4264      	negs	r4, r4
 80043a6:	7812      	ldrb	r2, [r2, #0]
				startupcountdown++;
 80043a8:	3301      	adds	r3, #1
				input  = 125 + (25-(25*fastdecay));
 80043aa:	4354      	muls	r4, r2
				startupcountdown++;
 80043ac:	4a35      	ldr	r2, [pc, #212]	; (8004484 <main+0x93c>)
				input  = 125 + (25-(25*fastdecay));
 80043ae:	3496      	adds	r4, #150	; 0x96
 80043b0:	603c      	str	r4, [r7, #0]
				startupcountdown++;
 80043b2:	6013      	str	r3, [r2, #0]
			if (quietmode){
 80043b4:	4b2d      	ldr	r3, [pc, #180]	; (800446c <main+0x924>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d002      	beq.n	80043c4 <main+0x87c>
				changeDutyCycleWithSin();
 80043be:	f7ff fb5b 	bl	8003a78 <changeDutyCycleWithSin>
 80043c2:	683c      	ldr	r4, [r7, #0]
			if (running){
 80043c4:	4b2b      	ldr	r3, [pc, #172]	; (8004474 <main+0x92c>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	9301      	str	r3, [sp, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d005      	beq.n	80043da <main+0x892>
			TIM1->CCR1 = duty_cycle;												// set duty cycle to 50 out of 768 to start.
 80043ce:	4b30      	ldr	r3, [pc, #192]	; (8004490 <main+0x948>)
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	4b30      	ldr	r3, [pc, #192]	; (8004494 <main+0x94c>)
 80043d4:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = duty_cycle;
 80043d6:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = duty_cycle;
 80043d8:	63da      	str	r2, [r3, #60]	; 0x3c
		if (input <= 100) {
 80043da:	2c64      	cmp	r4, #100	; 0x64
 80043dc:	dc00      	bgt.n	80043e0 <main+0x898>
 80043de:	e634      	b.n	800404a <main+0x502>
 80043e0:	e64b      	b.n	800407a <main+0x532>
			duty_cycle = 40 + (input - 100)/2 + (50-(50*fastdecay));        // slightlty higher throttle for slow decay
 80043e2:	4a2a      	ldr	r2, [pc, #168]	; (800448c <main+0x944>)
 80043e4:	0023      	movs	r3, r4
 80043e6:	7811      	ldrb	r1, [r2, #0]
 80043e8:	2232      	movs	r2, #50	; 0x32
 80043ea:	4252      	negs	r2, r2
 80043ec:	434a      	muls	r2, r1
 80043ee:	3b64      	subs	r3, #100	; 0x64
 80043f0:	105b      	asrs	r3, r3, #1
 80043f2:	189b      	adds	r3, r3, r2
 80043f4:	4a26      	ldr	r2, [pc, #152]	; (8004490 <main+0x948>)
 80043f6:	335a      	adds	r3, #90	; 0x5a
 80043f8:	6013      	str	r3, [r2, #0]
 80043fa:	e7db      	b.n	80043b4 <main+0x86c>
						advancedivisor = 3;
 80043fc:	2303      	movs	r3, #3
 80043fe:	4a17      	ldr	r2, [pc, #92]	; (800445c <main+0x914>)
						input++;
 8004400:	3401      	adds	r4, #1
						advancedivisor = 3;
 8004402:	7013      	strb	r3, [r2, #0]
						advancedivisorup = 3;
 8004404:	4a24      	ldr	r2, [pc, #144]	; (8004498 <main+0x950>)
						input++;
 8004406:	603c      	str	r4, [r7, #0]
						advancedivisorup = 3;
 8004408:	7013      	strb	r3, [r2, #0]
 800440a:	e5fb      	b.n	8004004 <main+0x4bc>
					upthreshold = 1;
 800440c:	2201      	movs	r2, #1
 800440e:	4b23      	ldr	r3, [pc, #140]	; (800449c <main+0x954>)
					input = newinput;
 8004410:	603e      	str	r6, [r7, #0]
					upthreshold = 1;
 8004412:	601a      	str	r2, [r3, #0]
					threshold = 1;
 8004414:	4b0c      	ldr	r3, [pc, #48]	; (8004448 <main+0x900>)
					blanktime = TIM2->ARR / 20;
 8004416:	2114      	movs	r1, #20
					threshold = 1;
 8004418:	601a      	str	r2, [r3, #0]
					advancedivisor = 3;
 800441a:	2303      	movs	r3, #3
 800441c:	4a0f      	ldr	r2, [pc, #60]	; (800445c <main+0x914>)
					blanktime = TIM2->ARR / 20;
 800441e:	0034      	movs	r4, r6
					advancedivisor = 3;
 8004420:	7013      	strb	r3, [r2, #0]
					advancedivisorup = 3;
 8004422:	4a1d      	ldr	r2, [pc, #116]	; (8004498 <main+0x950>)
 8004424:	7013      	strb	r3, [r2, #0]
					blanktime = TIM2->ARR / 20;
 8004426:	2380      	movs	r3, #128	; 0x80
 8004428:	05db      	lsls	r3, r3, #23
 800442a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800442c:	f7fb fe6c 	bl	8000108 <__udivsi3>
 8004430:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <main+0x958>)
 8004432:	6018      	str	r0, [r3, #0]
 8004434:	e5ee      	b.n	8004014 <main+0x4cc>
				forward = 0;
 8004436:	4b1b      	ldr	r3, [pc, #108]	; (80044a4 <main+0x95c>)
 8004438:	6018      	str	r0, [r3, #0]
 800443a:	e5a8      	b.n	8003f8e <main+0x446>
 800443c:	e7fe      	b.n	800443c <main+0x8f4>
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	200000d0 	.word	0x200000d0
 8004444:	20000090 	.word	0x20000090
 8004448:	20000080 	.word	0x20000080
 800444c:	20000184 	.word	0x20000184
 8004450:	40000400 	.word	0x40000400
 8004454:	2000016c 	.word	0x2000016c
 8004458:	20000130 	.word	0x20000130
 800445c:	20000000 	.word	0x20000000
 8004460:	200000bc 	.word	0x200000bc
 8004464:	20000180 	.word	0x20000180
 8004468:	2000015c 	.word	0x2000015c
 800446c:	20000154 	.word	0x20000154
 8004470:	20000024 	.word	0x20000024
 8004474:	20000158 	.word	0x20000158
 8004478:	20000178 	.word	0x20000178
 800447c:	200000c8 	.word	0x200000c8
 8004480:	200000c0 	.word	0x200000c0
 8004484:	20000168 	.word	0x20000168
 8004488:	00001387 	.word	0x00001387
 800448c:	20000008 	.word	0x20000008
 8004490:	20000004 	.word	0x20000004
 8004494:	40012c00 	.word	0x40012c00
 8004498:	20000001 	.word	0x20000001
 800449c:	20000088 	.word	0x20000088
 80044a0:	20000354 	.word	0x20000354
 80044a4:	20000010 	.word	0x20000010

080044a8 <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void _Error_Handler(char * file, int line)
{
 80044a8:	e7fe      	b.n	80044a8 <_Error_Handler>
 80044aa:	46c0      	nop			; (mov r8, r8)

080044ac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ac:	2301      	movs	r3, #1

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80044ae:	2005      	movs	r0, #5
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b0:	4a0e      	ldr	r2, [pc, #56]	; (80044ec <HAL_MspInit+0x40>)
{
 80044b2:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b4:	6991      	ldr	r1, [r2, #24]
{
 80044b6:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b8:	4319      	orrs	r1, r3
 80044ba:	6191      	str	r1, [r2, #24]
 80044bc:	6992      	ldr	r2, [r2, #24]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80044be:	2100      	movs	r1, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044c0:	4013      	ands	r3, r2
 80044c2:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80044c4:	2200      	movs	r2, #0
 80044c6:	4240      	negs	r0, r0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044c8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80044ca:	f7fc fb23 	bl	8000b14 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80044ce:	2002      	movs	r0, #2
 80044d0:	2200      	movs	r2, #0
 80044d2:	2100      	movs	r1, #0
 80044d4:	4240      	negs	r0, r0
 80044d6:	f7fc fb1d 	bl	8000b14 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80044da:	2001      	movs	r0, #1
 80044dc:	2200      	movs	r2, #0
 80044de:	2100      	movs	r1, #0
 80044e0:	4240      	negs	r0, r0
 80044e2:	f7fc fb17 	bl	8000b14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044e6:	b003      	add	sp, #12
 80044e8:	bd00      	pop	{pc}
 80044ea:	46c0      	nop			; (mov r8, r8)
 80044ec:	40021000 	.word	0x40021000

080044f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80044f0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80044f2:	4b21      	ldr	r3, [pc, #132]	; (8004578 <HAL_ADC_MspInit+0x88>)
 80044f4:	6802      	ldr	r2, [r0, #0]
{
 80044f6:	b087      	sub	sp, #28
 80044f8:	0004      	movs	r4, r0
  if(hadc->Instance==ADC1)
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d001      	beq.n	8004502 <HAL_ADC_MspInit+0x12>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80044fe:	b007      	add	sp, #28
 8004500:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004502:	2680      	movs	r6, #128	; 0x80
 8004504:	4b1d      	ldr	r3, [pc, #116]	; (800457c <HAL_ADC_MspInit+0x8c>)
 8004506:	00b6      	lsls	r6, r6, #2
 8004508:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800450a:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 800450c:	4332      	orrs	r2, r6
 800450e:	619a      	str	r2, [r3, #24]
 8004510:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004512:	2700      	movs	r7, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004514:	4033      	ands	r3, r6
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800451a:	2348      	movs	r3, #72	; 0x48
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800451c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800451e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004520:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004522:	3b45      	subs	r3, #69	; 0x45
 8004524:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004526:	9703      	str	r7, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004528:	f7fc fc24 	bl	8000d74 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 800452c:	4d14      	ldr	r5, [pc, #80]	; (8004580 <HAL_ADC_MspInit+0x90>)
 800452e:	4b15      	ldr	r3, [pc, #84]	; (8004584 <HAL_ADC_MspInit+0x94>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004530:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8004532:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004538:	2380      	movs	r3, #128	; 0x80
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800453e:	2320      	movs	r3, #32
 8004540:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004542:	2380      	movs	r3, #128	; 0x80
 8004544:	015b      	lsls	r3, r3, #5
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004546:	606f      	str	r7, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004548:	60af      	str	r7, [r5, #8]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800454a:	612e      	str	r6, [r5, #16]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 800454c:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800454e:	f7fc fb4f 	bl	8000bf0 <HAL_DMA_Init>
 8004552:	2800      	cmp	r0, #0
 8004554:	d10a      	bne.n	800456c <HAL_ADC_MspInit+0x7c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8004556:	63e5      	str	r5, [r4, #60]	; 0x3c
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8004558:	2200      	movs	r2, #0
 800455a:	2100      	movs	r1, #0
 800455c:	200c      	movs	r0, #12
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800455e:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8004560:	f7fc fad8 	bl	8000b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8004564:	200c      	movs	r0, #12
 8004566:	f7fc fb09 	bl	8000b7c <HAL_NVIC_EnableIRQ>
}
 800456a:	e7c8      	b.n	80044fe <HAL_ADC_MspInit+0xe>
      _Error_Handler(__FILE__, __LINE__);
 800456c:	216b      	movs	r1, #107	; 0x6b
 800456e:	4806      	ldr	r0, [pc, #24]	; (8004588 <HAL_ADC_MspInit+0x98>)
 8004570:	f7ff ff9a 	bl	80044a8 <_Error_Handler>
 8004574:	e7ef      	b.n	8004556 <HAL_ADC_MspInit+0x66>
 8004576:	46c0      	nop			; (mov r8, r8)
 8004578:	40012400 	.word	0x40012400
 800457c:	40021000 	.word	0x40021000
 8004580:	2000041c 	.word	0x2000041c
 8004584:	40020008 	.word	0x40020008
 8004588:	080048d0 	.word	0x080048d0

0800458c <HAL_COMP_MspInit>:
  }

}

void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 800458c:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcomp->Instance==COMP1)
 800458e:	4b0d      	ldr	r3, [pc, #52]	; (80045c4 <HAL_COMP_MspInit+0x38>)
 8004590:	6802      	ldr	r2, [r0, #0]
{
 8004592:	b087      	sub	sp, #28
  if(hcomp->Instance==COMP1)
 8004594:	429a      	cmp	r2, r3
 8004596:	d001      	beq.n	800459c <HAL_COMP_MspInit+0x10>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8004598:	b007      	add	sp, #28
 800459a:	bd00      	pop	{pc}
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800459c:	2322      	movs	r3, #34	; 0x22
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800459e:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80045a0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045a2:	3b1f      	subs	r3, #31
 80045a4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a6:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a8:	a901      	add	r1, sp, #4
 80045aa:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ac:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ae:	f7fc fbe1 	bl	8000d74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80045b2:	2200      	movs	r2, #0
 80045b4:	2100      	movs	r1, #0
 80045b6:	200c      	movs	r0, #12
 80045b8:	f7fc faac 	bl	8000b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80045bc:	200c      	movs	r0, #12
 80045be:	f7fc fadd 	bl	8000b7c <HAL_NVIC_EnableIRQ>
}
 80045c2:	e7e9      	b.n	8004598 <HAL_COMP_MspInit+0xc>
 80045c4:	4001001c 	.word	0x4001001c

080045c8 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045c8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM1)
 80045ca:	6803      	ldr	r3, [r0, #0]
 80045cc:	4a3b      	ldr	r2, [pc, #236]	; (80046bc <HAL_TIM_Base_MspInit+0xf4>)
{
 80045ce:	b088      	sub	sp, #32
 80045d0:	0004      	movs	r4, r0
  if(htim_base->Instance==TIM1)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d047      	beq.n	8004666 <HAL_TIM_Base_MspInit+0x9e>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80045d6:	2280      	movs	r2, #128	; 0x80
 80045d8:	05d2      	lsls	r2, r2, #23
 80045da:	4293      	cmp	r3, r2
 80045dc:	d056      	beq.n	800468c <HAL_TIM_Base_MspInit+0xc4>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80045de:	4a38      	ldr	r2, [pc, #224]	; (80046c0 <HAL_TIM_Base_MspInit+0xf8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d004      	beq.n	80045ee <HAL_TIM_Base_MspInit+0x26>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM15)
 80045e4:	4a37      	ldr	r2, [pc, #220]	; (80046c4 <HAL_TIM_Base_MspInit+0xfc>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00b      	beq.n	8004602 <HAL_TIM_Base_MspInit+0x3a>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80045ea:	b008      	add	sp, #32
 80045ec:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045ee:	2302      	movs	r3, #2
 80045f0:	4a35      	ldr	r2, [pc, #212]	; (80046c8 <HAL_TIM_Base_MspInit+0x100>)
 80045f2:	69d1      	ldr	r1, [r2, #28]
 80045f4:	4319      	orrs	r1, r3
 80045f6:	61d1      	str	r1, [r2, #28]
 80045f8:	69d2      	ldr	r2, [r2, #28]
 80045fa:	4013      	ands	r3, r2
 80045fc:	9303      	str	r3, [sp, #12]
 80045fe:	9b03      	ldr	r3, [sp, #12]
 8004600:	e7f3      	b.n	80045ea <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004602:	2080      	movs	r0, #128	; 0x80
 8004604:	4a30      	ldr	r2, [pc, #192]	; (80046c8 <HAL_TIM_Base_MspInit+0x100>)
 8004606:	0240      	lsls	r0, r0, #9
 8004608:	6991      	ldr	r1, [r2, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460a:	2600      	movs	r6, #0
    __HAL_RCC_TIM15_CLK_ENABLE();
 800460c:	4301      	orrs	r1, r0
 800460e:	6191      	str	r1, [r2, #24]
 8004610:	6993      	ldr	r3, [r2, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004612:	a903      	add	r1, sp, #12
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004614:	4003      	ands	r3, r0
 8004616:	9302      	str	r3, [sp, #8]
 8004618:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461a:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800461c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004620:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004622:	3b02      	subs	r3, #2
 8004624:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004626:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004628:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
 800462a:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800462c:	f7fc fba2 	bl	8000d74 <HAL_GPIO_Init>
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 8004630:	4d26      	ldr	r5, [pc, #152]	; (80046cc <HAL_TIM_Base_MspInit+0x104>)
 8004632:	4b27      	ldr	r3, [pc, #156]	; (80046d0 <HAL_TIM_Base_MspInit+0x108>)
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 8004634:	0028      	movs	r0, r5
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 8004636:	602b      	str	r3, [r5, #0]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	60eb      	str	r3, [r5, #12]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800463c:	3380      	adds	r3, #128	; 0x80
 800463e:	612b      	str	r3, [r5, #16]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004640:	2380      	movs	r3, #128	; 0x80
 8004642:	011b      	lsls	r3, r3, #4
 8004644:	616b      	str	r3, [r5, #20]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8004646:	2380      	movs	r3, #128	; 0x80
 8004648:	019b      	lsls	r3, r3, #6
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800464a:	606e      	str	r6, [r5, #4]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800464c:	60ae      	str	r6, [r5, #8]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 800464e:	61ae      	str	r6, [r5, #24]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8004650:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 8004652:	f7fc facd 	bl	8000bf0 <HAL_DMA_Init>
 8004656:	2800      	cmp	r0, #0
 8004658:	d12a      	bne.n	80046b0 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 800465a:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 800465c:	6225      	str	r5, [r4, #32]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 800465e:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 8004660:	626c      	str	r4, [r5, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 8004662:	6365      	str	r5, [r4, #52]	; 0x34
}
 8004664:	e7c1      	b.n	80045ea <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004666:	2080      	movs	r0, #128	; 0x80
 8004668:	4a17      	ldr	r2, [pc, #92]	; (80046c8 <HAL_TIM_Base_MspInit+0x100>)
 800466a:	0100      	lsls	r0, r0, #4
 800466c:	6991      	ldr	r1, [r2, #24]
 800466e:	4301      	orrs	r1, r0
 8004670:	6191      	str	r1, [r2, #24]
 8004672:	6993      	ldr	r3, [r2, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004674:	2100      	movs	r1, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004676:	4003      	ands	r3, r0
 8004678:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800467a:	2200      	movs	r2, #0
 800467c:	200e      	movs	r0, #14
    __HAL_RCC_TIM1_CLK_ENABLE();
 800467e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004680:	f7fc fa48 	bl	8000b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004684:	200e      	movs	r0, #14
 8004686:	f7fc fa79 	bl	8000b7c <HAL_NVIC_EnableIRQ>
 800468a:	e7ae      	b.n	80045ea <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800468c:	2301      	movs	r3, #1
 800468e:	4a0e      	ldr	r2, [pc, #56]	; (80046c8 <HAL_TIM_Base_MspInit+0x100>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004690:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004692:	69d1      	ldr	r1, [r2, #28]
 8004694:	4319      	orrs	r1, r3
 8004696:	61d1      	str	r1, [r2, #28]
 8004698:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800469a:	2100      	movs	r1, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800469c:	4013      	ands	r3, r2
 800469e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80046a0:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80046a2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80046a4:	f7fc fa36 	bl	8000b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80046a8:	200f      	movs	r0, #15
 80046aa:	f7fc fa67 	bl	8000b7c <HAL_NVIC_EnableIRQ>
 80046ae:	e79c      	b.n	80045ea <HAL_TIM_Base_MspInit+0x22>
      _Error_Handler(__FILE__, __LINE__);
 80046b0:	2124      	movs	r1, #36	; 0x24
 80046b2:	4808      	ldr	r0, [pc, #32]	; (80046d4 <HAL_TIM_Base_MspInit+0x10c>)
 80046b4:	31ff      	adds	r1, #255	; 0xff
 80046b6:	f7ff fef7 	bl	80044a8 <_Error_Handler>
 80046ba:	e7ce      	b.n	800465a <HAL_TIM_Base_MspInit+0x92>
 80046bc:	40012c00 	.word	0x40012c00
 80046c0:	40000400 	.word	0x40000400
 80046c4:	40014000 	.word	0x40014000
 80046c8:	40021000 	.word	0x40021000
 80046cc:	20000358 	.word	0x20000358
 80046d0:	40020058 	.word	0x40020058
 80046d4:	080048d0 	.word	0x080048d0

080046d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046d8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 80046da:	4b10      	ldr	r3, [pc, #64]	; (800471c <HAL_TIM_MspPostInit+0x44>)
 80046dc:	6802      	ldr	r2, [r0, #0]
{
 80046de:	b087      	sub	sp, #28
  if(htim->Instance==TIM1)
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d001      	beq.n	80046e8 <HAL_TIM_MspPostInit+0x10>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80046e4:	b007      	add	sp, #28
 80046e6:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80046e8:	23f8      	movs	r3, #248	; 0xf8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ea:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ec:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ee:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80046f0:	011b      	lsls	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046f2:	a901      	add	r1, sp, #4
 80046f4:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80046f6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f8:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fa:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046fc:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80046fe:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004700:	f7fc fb38 	bl	8000d74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004704:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004706:	a901      	add	r1, sp, #4
 8004708:	4805      	ldr	r0, [pc, #20]	; (8004720 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800470a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470c:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470e:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004710:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004712:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004714:	f7fc fb2e 	bl	8000d74 <HAL_GPIO_Init>
}
 8004718:	e7e4      	b.n	80046e4 <HAL_TIM_MspPostInit+0xc>
 800471a:	46c0      	nop			; (mov r8, r8)
 800471c:	40012c00 	.word	0x40012c00
 8004720:	48000400 	.word	0x48000400

08004724 <NMI_Handler>:
 8004724:	4770      	bx	lr
 8004726:	46c0      	nop			; (mov r8, r8)

08004728 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004728:	e7fe      	b.n	8004728 <HardFault_Handler>
 800472a:	46c0      	nop			; (mov r8, r8)

0800472c <SVC_Handler>:
 800472c:	4770      	bx	lr
 800472e:	46c0      	nop			; (mov r8, r8)

08004730 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004730:	4770      	bx	lr
 8004732:	46c0      	nop			; (mov r8, r8)

08004734 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004734:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004736:	f7fb fe7f 	bl	8000438 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800473a:	f7fc fa55 	bl	8000be8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800473e:	bd10      	pop	{r4, pc}

08004740 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel 1 interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8004740:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8004742:	4802      	ldr	r0, [pc, #8]	; (800474c <DMA1_Channel1_IRQHandler+0xc>)
 8004744:	f7fc fac8 	bl	8000cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004748:	bd10      	pop	{r4, pc}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	2000041c 	.word	0x2000041c

08004750 <DMA1_Channel4_5_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4 and 5 interrupts.
*/
void DMA1_Channel4_5_IRQHandler(void)
{
 8004750:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 8004752:	4803      	ldr	r0, [pc, #12]	; (8004760 <DMA1_Channel4_5_IRQHandler+0x10>)
 8004754:	f7fc fac0 	bl	8000cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */
  transferComplete();
 8004758:	f7ff f88e 	bl	8003878 <transferComplete>
  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800475c:	bd10      	pop	{r4, pc}
 800475e:	46c0      	nop			; (mov r8, r8)
 8004760:	20000358 	.word	0x20000358

08004764 <ADC1_COMP_IRQHandler>:

/**
* @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
*/
void ADC1_COMP_IRQHandler(void)
{
 8004764:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8004766:	4803      	ldr	r0, [pc, #12]	; (8004774 <ADC1_COMP_IRQHandler+0x10>)
 8004768:	f7fc f81e 	bl	80007a8 <HAL_ADC_IRQHandler>
  HAL_COMP_IRQHandler(&hcomp1);
 800476c:	4802      	ldr	r0, [pc, #8]	; (8004778 <ADC1_COMP_IRQHandler+0x14>)
 800476e:	f7fc f9bb 	bl	8000ae8 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8004772:	bd10      	pop	{r4, pc}
 8004774:	20000460 	.word	0x20000460
 8004778:	200001e8 	.word	0x200001e8

0800477c <TIM1_CC_IRQHandler>:

/**
* @brief This function handles TIM1 capture compare interrupt.
*/
void TIM1_CC_IRQHandler(void)
{
 800477c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800477e:	4802      	ldr	r0, [pc, #8]	; (8004788 <TIM1_CC_IRQHandler+0xc>)
 8004780:	f7fd fc8a 	bl	8002098 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004784:	bd10      	pop	{r4, pc}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	2000039c 	.word	0x2000039c

0800478c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 800478c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800478e:	4802      	ldr	r0, [pc, #8]	; (8004798 <TIM2_IRQHandler+0xc>)
 8004790:	f7fd fc82 	bl	8002098 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004794:	bd10      	pop	{r4, pc}
 8004796:	46c0      	nop			; (mov r8, r8)
 8004798:	200003dc 	.word	0x200003dc

0800479c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800479c:	2101      	movs	r1, #1
 800479e:	4b11      	ldr	r3, [pc, #68]	; (80047e4 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 80047a0:	4811      	ldr	r0, [pc, #68]	; (80047e8 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 80047a8:	685a      	ldr	r2, [r3, #4]
 80047aa:	4002      	ands	r2, r0
 80047ac:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	480e      	ldr	r0, [pc, #56]	; (80047ec <SystemInit+0x50>)
 80047b2:	4002      	ands	r2, r0
 80047b4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	480d      	ldr	r0, [pc, #52]	; (80047f0 <SystemInit+0x54>)
 80047ba:	4002      	ands	r2, r0
 80047bc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	480c      	ldr	r0, [pc, #48]	; (80047f4 <SystemInit+0x58>)
 80047c2:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80047c4:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80047c6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80047c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ca:	4382      	bics	r2, r0
 80047cc:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 80047ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047d0:	4809      	ldr	r0, [pc, #36]	; (80047f8 <SystemInit+0x5c>)
 80047d2:	4002      	ands	r2, r0
 80047d4:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80047d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047d8:	438a      	bics	r2, r1
 80047da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80047dc:	2200      	movs	r2, #0
 80047de:	609a      	str	r2, [r3, #8]

}
 80047e0:	4770      	bx	lr
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	40021000 	.word	0x40021000
 80047e8:	f8ffb80c 	.word	0xf8ffb80c
 80047ec:	fef6ffff 	.word	0xfef6ffff
 80047f0:	fffbffff 	.word	0xfffbffff
 80047f4:	ffc0ffff 	.word	0xffc0ffff
 80047f8:	fffffeac 	.word	0xfffffeac

080047fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80047fc:	480d      	ldr	r0, [pc, #52]	; (8004834 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80047fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004800:	480d      	ldr	r0, [pc, #52]	; (8004838 <LoopForever+0x6>)
  ldr r1, =_edata
 8004802:	490e      	ldr	r1, [pc, #56]	; (800483c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004804:	4a0e      	ldr	r2, [pc, #56]	; (8004840 <LoopForever+0xe>)
  movs r3, #0
 8004806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004808:	e002      	b.n	8004810 <LoopCopyDataInit>

0800480a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800480a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800480c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800480e:	3304      	adds	r3, #4

08004810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004814:	d3f9      	bcc.n	800480a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004816:	4a0b      	ldr	r2, [pc, #44]	; (8004844 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004818:	4c0b      	ldr	r4, [pc, #44]	; (8004848 <LoopForever+0x16>)
  movs r3, #0
 800481a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800481c:	e001      	b.n	8004822 <LoopFillZerobss>

0800481e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800481e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004820:	3204      	adds	r2, #4

08004822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004824:	d3fb      	bcc.n	800481e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004826:	f7ff ffb9 	bl	800479c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800482a:	f000 f811 	bl	8004850 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800482e:	f7ff f98b 	bl	8003b48 <main>

08004832 <LoopForever>:

LoopForever:
    b LoopForever
 8004832:	e7fe      	b.n	8004832 <LoopForever>
  ldr   r0, =_estack
 8004834:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800483c:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8004840:	08004904 	.word	0x08004904
  ldr r2, =_sbss
 8004844:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8004848:	200004ac 	.word	0x200004ac

0800484c <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800484c:	e7fe      	b.n	800484c <CEC_CAN_IRQHandler>
	...

08004850 <__libc_init_array>:
 8004850:	b570      	push	{r4, r5, r6, lr}
 8004852:	2600      	movs	r6, #0
 8004854:	4d0c      	ldr	r5, [pc, #48]	; (8004888 <__libc_init_array+0x38>)
 8004856:	4c0d      	ldr	r4, [pc, #52]	; (800488c <__libc_init_array+0x3c>)
 8004858:	1b64      	subs	r4, r4, r5
 800485a:	10a4      	asrs	r4, r4, #2
 800485c:	42a6      	cmp	r6, r4
 800485e:	d109      	bne.n	8004874 <__libc_init_array+0x24>
 8004860:	2600      	movs	r6, #0
 8004862:	f000 f819 	bl	8004898 <_init>
 8004866:	4d0a      	ldr	r5, [pc, #40]	; (8004890 <__libc_init_array+0x40>)
 8004868:	4c0a      	ldr	r4, [pc, #40]	; (8004894 <__libc_init_array+0x44>)
 800486a:	1b64      	subs	r4, r4, r5
 800486c:	10a4      	asrs	r4, r4, #2
 800486e:	42a6      	cmp	r6, r4
 8004870:	d105      	bne.n	800487e <__libc_init_array+0x2e>
 8004872:	bd70      	pop	{r4, r5, r6, pc}
 8004874:	00b3      	lsls	r3, r6, #2
 8004876:	58eb      	ldr	r3, [r5, r3]
 8004878:	4798      	blx	r3
 800487a:	3601      	adds	r6, #1
 800487c:	e7ee      	b.n	800485c <__libc_init_array+0xc>
 800487e:	00b3      	lsls	r3, r6, #2
 8004880:	58eb      	ldr	r3, [r5, r3]
 8004882:	4798      	blx	r3
 8004884:	3601      	adds	r6, #1
 8004886:	e7f2      	b.n	800486e <__libc_init_array+0x1e>
 8004888:	080048fc 	.word	0x080048fc
 800488c:	080048fc 	.word	0x080048fc
 8004890:	080048fc 	.word	0x080048fc
 8004894:	08004900 	.word	0x08004900

08004898 <_init>:
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800489e:	bc08      	pop	{r3}
 80048a0:	469e      	mov	lr, r3
 80048a2:	4770      	bx	lr

080048a4 <_fini>:
 80048a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048aa:	bc08      	pop	{r3}
 80048ac:	469e      	mov	lr, r3
 80048ae:	4770      	bx	lr
