# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/segment.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_segment.vhd" \

# Do not sort compile order
nosort
