strict digraph "" {
	node [label="\N"];
	"457:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc6850adb50>",
		fillcolor=turquoise,
		label="457:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"Leaf_456:AL"	 [def_var="['icnt', 'envCtr2', 'envCtr', 'iv']",
		label="Leaf_456:AL"];
	"457:BL" -> "Leaf_456:AL"	 [cond="[]",
		lineno=None];
	"474:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc685042950>",
		fillcolor=lightcyan,
		label="474:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"475:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc6850429d0>",
		fillcolor=turquoise,
		label="475:BL
envCtr2[sel] <= 0;
icnt[sel] <= 0;
iv[sel] <= sustain >> 3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc685042a10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc685042bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc685042d90>]",
		style=filled,
		typ=Block];
	"474:CA" -> "475:BL"	 [cond="[]",
		lineno=None];
	"456:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc685042fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="456:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['pChannels', 'cnt', 'envCtr2', 'envCtrx', 'icnt', 'envDvnx', 'iv', 'envState', 'sustain', 'rst', 'sel']"];
	"457:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc685043110>",
		fillcolor=springgreen,
		label="457:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"456:AL" -> "457:IF"	 [cond="[]",
		lineno=None];
	"493:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc684fc4990>",
		fillcolor=springgreen,
		label="493:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"499:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc49d0>",
		fillcolor=firebrick,
		label="499:NS
envCtr2[sel] <= envCtr2[sel] + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc49d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"493:IF" -> "499:NS"	 [cond="['envCtr2', 'sel', 'iv', 'sel']",
		label="!((envCtr2[sel] == iv[sel]))",
		lineno=493];
	"493:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc684fc4c90>",
		fillcolor=turquoise,
		label="493:BL
envCtr2[sel] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc4cd0>]",
		style=filled,
		typ=Block];
	"493:IF" -> "493:BL"	 [cond="['envCtr2', 'sel', 'iv', 'sel']",
		label="(envCtr2[sel] == iv[sel])",
		lineno=493];
	"475:BL" -> "Leaf_456:AL"	 [cond="[]",
		lineno=None];
	"484:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc684fc40d0>",
		fillcolor=springgreen,
		label="484:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"484:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc684fc4110>",
		fillcolor=turquoise,
		label="484:BL
envCtr2[sel] <= 0;
envCtr[sel] <= envCtrx + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc4150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc684fc4310>]",
		style=filled,
		typ=Block];
	"484:IF" -> "484:BL"	 [cond="['envDvnx']",
		label="(envDvnx == 20'h0)",
		lineno=484];
	"468:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc685043410>",
		fillcolor=turquoise,
		label="468:BL
envCtr[sel] <= 0;
envCtr2[sel] <= 0;
icnt[sel] <= 0;
iv[sel] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc685043450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc685043610>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc6850437d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fc685043990>]",
		style=filled,
		typ=Block];
	"468:BL" -> "Leaf_456:AL"	 [cond="[]",
		lineno=None];
	"499:NS" -> "Leaf_456:AL"	 [cond="[]",
		lineno=None];
	"484:BL" -> "Leaf_456:AL"	 [cond="[]",
		lineno=None];
	"457:IF" -> "457:BL"	 [cond="['rst']",
		label=rst,
		lineno=457];
	"465:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc685043190>",
		fillcolor=springgreen,
		label="465:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"457:IF" -> "465:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=457];
	"466:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fc685043250>",
		fillcolor=linen,
		label="466:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"466:CS" -> "474:CA"	 [cond="['envState', 'sel']",
		label="envState[sel]",
		lineno=466];
	"480:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc685043b50>",
		fillcolor=lightcyan,
		label="480:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"466:CS" -> "480:CA"	 [cond="['envState', 'sel']",
		label="envState[sel]",
		lineno=466];
	"489:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc684fc4610>",
		fillcolor=lightcyan,
		label="489:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"466:CS" -> "489:CA"	 [cond="['envState', 'sel']",
		label="envState[sel]",
		lineno=466];
	"467:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc685043390>",
		fillcolor=lightcyan,
		label="467:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"466:CS" -> "467:CA"	 [cond="['envState', 'sel']",
		label="envState[sel]",
		lineno=466];
	"491:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc684fc46d0>",
		fillcolor=springgreen,
		label="491:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"491:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc684fc4710>",
		fillcolor=turquoise,
		label="491:BL
envCtr[sel] <= envCtrx - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc4750>]",
		style=filled,
		typ=Block];
	"491:IF" -> "491:BL"	 [cond="['envDvnx']",
		label="(envDvnx == 20'h0)",
		lineno=491];
	"495:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc684fc4e90>",
		fillcolor=springgreen,
		label="495:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"496:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc4ed0>",
		fillcolor=firebrick,
		label="496:NS
icnt[sel] <= icnt[sel] + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc684fc4ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"495:IF" -> "496:NS"	 [cond="['icnt', 'sel']",
		label="(icnt[sel] < 3'd7)",
		lineno=495];
	"496:NS" -> "Leaf_456:AL"	 [cond="[]",
		lineno=None];
	"481:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc685043bd0>",
		fillcolor=turquoise,
		label="481:BL
icnt[sel] <= 0;
iv[sel] <= 8'hff - sustain >> 3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc685043c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc685043dd0>]",
		style=filled,
		typ=Block];
	"481:BL" -> "484:IF"	 [cond="[]",
		lineno=None];
	"465:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc685043210>",
		fillcolor=turquoise,
		label="465:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"465:IF" -> "465:BL"	 [cond="['cnt', 'pChannels']",
		label="(cnt < pChannels)",
		lineno=465];
	"493:BL" -> "495:IF"	 [cond="[]",
		lineno=None];
	"480:CA" -> "481:BL"	 [cond="[]",
		lineno=None];
	"489:CA" -> "491:IF"	 [cond="[]",
		lineno=None];
	"467:CA" -> "468:BL"	 [cond="[]",
		lineno=None];
	"491:BL" -> "493:IF"	 [cond="[]",
		lineno=None];
	"465:BL" -> "466:CS"	 [cond="[]",
		lineno=None];
}
