{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v " "A new file was added to the project: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1602204209670 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209670 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1602204209670 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v " "A new file was added to the project: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1602204209844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204209844 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1602204209844 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v " "A new file was added to the project: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1602204210072 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v " "Source file: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1602204210072 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1602204210072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602204211196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602204211198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 18:43:30 2020 " "Processing started: Thu Oct 08 18:43:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602204211198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204211198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204211198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602204212705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602204212705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/fpgadesign/lab wk 7/files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/lab wk 7/files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Files/top.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/lab7.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7/synthesis/Lab7.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab7/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab7/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0 " "Found entity 1: Lab7_mm_interconnect_0" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab7/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224640 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab7/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_demux " "Found entity 1: Lab7_mm_interconnect_0_rsp_demux" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_mux " "Found entity 1: Lab7_mm_interconnect_0_cmd_mux" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Lab7/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Lab7/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Lab7/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab7/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab7_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab7_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab7_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab7_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_001_default_decode" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_001 " "Found entity 2: Lab7_mm_interconnect_0_router_001" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab7_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab7_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab7_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab7_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7/synthesis/submodules/lab7_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_default_decode" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router " "Found entity 2: Lab7_mm_interconnect_0_router" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab7/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab7/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab7/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab7/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab7/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_pio_2 " "Found entity 1: Lab7_pio_2" {  } { { "Lab7/synthesis/submodules/Lab7_pio_2.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_pio_1 " "Found entity 1: Lab7_pio_1" {  } { { "Lab7/synthesis/submodules/Lab7_pio_1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_pio_0 " "Found entity 1: Lab7_pio_0" {  } { { "Lab7/synthesis/submodules/Lab7_pio_0.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_master_0 " "Found entity 1: Lab7_master_0" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_master_0_p2b_adapter " "Found entity 1: Lab7_master_0_p2b_adapter" {  } { { "Lab7/synthesis/submodules/Lab7_master_0_p2b_adapter.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_master_0_b2p_adapter " "Found entity 1: Lab7_master_0_b2p_adapter" {  } { { "Lab7/synthesis/submodules/Lab7_master_0_b2p_adapter.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lab7/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/lab7_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/lab7_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_master_0_timing_adt " "Found entity 1: Lab7_master_0_timing_adt" {  } { { "Lab7/synthesis/submodules/Lab7_master_0_timing_adt.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lab7/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Lab7/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Lab7/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Lab7/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602204224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204224738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602204224906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7 Lab7:L1 " "Elaborating entity \"Lab7\" for hierarchy \"Lab7:L1\"" {  } { { "../Files/top.v" "L1" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204224947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_master_0 Lab7:L1\|Lab7_master_0:master_0 " "Elaborating entity \"Lab7_master_0\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\"" {  } { { "Lab7/synthesis/Lab7.v" "master_0" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204225272 ""}  } { { "Lab7/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602204225272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Lab7/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204225321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204226509 ""}  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602204226509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602204226672 ""}  } { { "Lab7/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602204226672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_master_0_timing_adt Lab7:L1\|Lab7_master_0:master_0\|Lab7_master_0_timing_adt:timing_adt " "Elaborating entity \"Lab7_master_0_timing_adt\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|Lab7_master_0_timing_adt:timing_adt\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "timing_adt" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204226985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Lab7_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Lab7_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Lab7/synthesis/submodules/Lab7_master_0_timing_adt.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602204226985 "|top|Lab7:L1|Lab7_master_0:master_0|Lab7_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "fifo" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "b2p" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "p2b" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "transacto" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_master_0_b2p_adapter Lab7:L1\|Lab7_master_0:master_0\|Lab7_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"Lab7_master_0_b2p_adapter\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|Lab7_master_0_b2p_adapter:b2p_adapter\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "b2p_adapter" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Lab7_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Lab7_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Lab7/synthesis/submodules/Lab7_master_0_b2p_adapter.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602204227371 "|top|Lab7:L1|Lab7_master_0:master_0|Lab7_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Lab7_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Lab7_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Lab7/synthesis/submodules/Lab7_master_0_b2p_adapter.sv" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602204227371 "|top|Lab7:L1|Lab7_master_0:master_0|Lab7_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_master_0_p2b_adapter Lab7:L1\|Lab7_master_0:master_0\|Lab7_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"Lab7_master_0_p2b_adapter\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|Lab7_master_0_p2b_adapter:p2b_adapter\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "p2b_adapter" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab7:L1\|Lab7_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "Lab7/synthesis/submodules/Lab7_master_0.v" "rst_controller" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab7:L1\|Lab7_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab7/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab7:L1\|Lab7_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab7:L1\|Lab7_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab7/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_pio_0 Lab7:L1\|Lab7_pio_0:pio_0 " "Elaborating entity \"Lab7_pio_0\" for hierarchy \"Lab7:L1\|Lab7_pio_0:pio_0\"" {  } { { "Lab7/synthesis/Lab7.v" "pio_0" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_pio_1 Lab7:L1\|Lab7_pio_1:pio_1 " "Elaborating entity \"Lab7_pio_1\" for hierarchy \"Lab7:L1\|Lab7_pio_1:pio_1\"" {  } { { "Lab7/synthesis/Lab7.v" "pio_1" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_pio_2 Lab7:L1\|Lab7_pio_2:pio_2 " "Elaborating entity \"Lab7_pio_2\" for hierarchy \"Lab7:L1\|Lab7_pio_2:pio_2\"" {  } { { "Lab7/synthesis/Lab7.v" "pio_2" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0 Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab7_mm_interconnect_0\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab7/synthesis/Lab7.v" "mm_interconnect_0" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/Lab7.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204227942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab7/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router " "Elaborating entity \"Lab7_mm_interconnect_0_router\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "router" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_default_decode Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router\|Lab7_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router\|Lab7_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_001 Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab7_mm_interconnect_0_router_001\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "router_001" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_001_default_decode Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001\|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001\|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_demux Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_mux Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_demux Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_mux Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab7/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_avalon_st_adapter Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab7_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab7:L1\|Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab7/synthesis/submodules/Lab7_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/Lab7_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204228915 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_1_ex_export L1 " "Port \"pio_1_ex_export\" does not exist in macrofunction \"L1\"" {  } { { "../Files/top.v" "L1" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/Files/top.v" 11 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602204229569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602204229623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7.map.smsg " "Generated suppressed messages file C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204229925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602204230603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 08 18:43:50 2020 " "Processing ended: Thu Oct 08 18:43:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602204230603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602204230603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602204230603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204230603 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Rapid Recompile 3 s 5 s " "Quartus Prime Rapid Recompile was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602204231465 ""}
