# system info hps0 on 2023.05.16.20:34:15
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1684294446
#
#
# Files generated for hps0 on 2023.05.16.20:34:15
files:
filepath,kind,attributes,module,is_top
simulation/hps0.v,VERILOG,,hps0,true
simulation/submodules/hps0_bridge_0.v,VERILOG,,hps0_bridge_0,false
simulation/submodules/hps0_hps_0.v,VERILOG,,hps0_hps_0,false
simulation/submodules/hps0_mm_interconnect_0.v,VERILOG,,hps0_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,hps0_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hps0_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hps0_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/hps0_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,hps0_hps_0_fpga_interfaces,false
simulation/submodules/hps0_hps_0_hps_io.v,VERILOG,,hps0_hps_0_hps_io,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/hps0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_router,false
simulation/submodules/hps0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/hps0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_cmd_demux,false
simulation/submodules/hps0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_cmd_mux,false
simulation/submodules/hps0_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_rsp_demux,false
simulation/submodules/hps0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_rsp_mux,false
simulation/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,hps0_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,hps0_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hps0_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hps0_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/hps0_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/hps0_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/hps0_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,hps0_hps_0_hps_io_border,false
simulation/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
hps0.bridge_0,hps0_bridge_0
hps0.hps_0,hps0_hps_0
hps0.hps_0.fpga_interfaces,hps0_hps_0_fpga_interfaces
hps0.hps_0.hps_io,hps0_hps_0_hps_io
hps0.hps_0.hps_io.border,hps0_hps_0_hps_io_border
hps0.mm_interconnect_0,hps0_mm_interconnect_0
hps0.mm_interconnect_0.bridge_0_avalon_slave_translator,altera_merlin_slave_translator
hps0.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
hps0.mm_interconnect_0.bridge_0_avalon_slave_agent,altera_merlin_slave_agent
hps0.mm_interconnect_0.bridge_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
hps0.mm_interconnect_0.bridge_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
hps0.mm_interconnect_0.router,hps0_mm_interconnect_0_router
hps0.mm_interconnect_0.router_001,hps0_mm_interconnect_0_router
hps0.mm_interconnect_0.router_002,hps0_mm_interconnect_0_router_002
hps0.mm_interconnect_0.bridge_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
hps0.mm_interconnect_0.cmd_demux,hps0_mm_interconnect_0_cmd_demux
hps0.mm_interconnect_0.cmd_demux_001,hps0_mm_interconnect_0_cmd_demux
hps0.mm_interconnect_0.cmd_mux,hps0_mm_interconnect_0_cmd_mux
hps0.mm_interconnect_0.rsp_demux,hps0_mm_interconnect_0_rsp_demux
hps0.mm_interconnect_0.rsp_mux,hps0_mm_interconnect_0_rsp_mux
hps0.mm_interconnect_0.rsp_mux_001,hps0_mm_interconnect_0_rsp_mux
hps0.mm_interconnect_0.avalon_st_adapter,hps0_mm_interconnect_0_avalon_st_adapter
hps0.mm_interconnect_0.avalon_st_adapter.error_adapter_0,hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hps0.rst_controller,altera_reset_controller
hps0.rst_controller_001,altera_reset_controller
