// Seed: 2361588940
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  type_7(
      1 - 1'd0
  );
endmodule
`timescale 1 ps / 1ps
