#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Dec  5 11:24:45 2019
# Process ID: 90500
# Current directory: D:/DigLog Project CV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57432 D:\DigLog Project CV\project_1.xpr
# Log file: D:/DigLog Project CV/vivado.log
# Journal file: D:/DigLog Project CV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/DigLog Project CV/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/DigLog Project CV' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'project_1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 765.070 ; gain = 26.980
update_compile_order -fileset sources_1
save_project_as project_2 {D:/DigLog Project CV/project_2} -force
save_project_as: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 857.074 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/DigLog Project CV/project_2/project_2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
WARNING: [Vivado 12-628] No current design set.
INFO: [SIM-utils-24] Writing simulation netlist file for design ''...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DigLog Project CV/project_2/project_2.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v"
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

    while executing
"write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DigLog Project CV/project_2/project_2.sim/sim_1/synth/timing/xsim/testbench_CV_time..."
    ("eval" body line 1)
    invoked from within
"eval "write_verilog $wv_args""
    (procedure "xcs_write_design_netlist" line 85)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 32)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir {D:/DigLog Project CV/project_2/project_2.sim/sim_1/synth/timin..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
close_project
open_project {C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  5 11:26:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.srcs/constrs_1/new/constraints_CV.xdc]
Finished Parsing XDC File [C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.srcs/constrs_1/new/constraints_CV.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1107.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1314.250 ; gain = 457.176
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v"
write_verilog: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.168 ; gain = 24.688
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_CV' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj testbench_CV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_CV
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CV
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim'
"xelab -wto 47cc5b055a0040c1be6c83215888a0ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_CV_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_CV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47cc5b055a0040c1be6c83215888a0ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_CV_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_CV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <main_verilog> not found while processing module instance <WOOF> [C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.srcs/sim_1/new/testbench.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cvasqu6/Desktop/DigLog Project CV/PROJECT_CV/PROJECT_CV.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1683.063 ; gain = 825.988
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 11:30:17 2019...
