// Seed: 2286142800
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10
);
  assign id_10 = 1;
  wire id_12;
endmodule
macromodule module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    output uwire id_5
    , id_8,
    output tri0 id_6
);
  tri1 id_9, id_10;
  assign id_8 = id_1;
  module_0(
      id_6, id_0, id_4, id_1, id_4, id_5, id_1, id_1, id_8, id_6, id_8
  );
  assign id_3 = 1'b0;
  assign id_9 = (1 | id_1 & 1);
endmodule
