#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x147e065b0 .scope module, "testbench" "testbench" 2 40;
 .timescale 0 0;
v0x147e17320_0 .var "A", 0 0;
v0x147e173b0_0 .var "B", 0 0;
v0x147e17440_0 .var "C", 0 0;
v0x147e17510_0 .var "D", 0 0;
v0x147e175c0_0 .net "G", 0 0, v0x147e17060_0;  1 drivers
S_0x147e06720 .scope module, "uut" "circuit" 2 45, 2 5 0, S_0x147e065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "G";
v0x147e06bc0_0 .net "A", 0 0, v0x147e17320_0;  1 drivers
v0x147e16c70_0 .var "ABD_and", 0 0;
v0x147e16d10_0 .var "ACD_and", 0 0;
v0x147e16da0_0 .net "B", 0 0, v0x147e173b0_0;  1 drivers
v0x147e16e40_0 .var "BC_and", 0 0;
v0x147e16f20_0 .net "C", 0 0, v0x147e17440_0;  1 drivers
v0x147e16fc0_0 .net "D", 0 0, v0x147e17510_0;  1 drivers
v0x147e17060_0 .var "G", 0 0;
v0x147e17100_0 .var "not_A", 0 0;
v0x147e17210_0 .var "not_C", 0 0;
E_0x147e06990 .event anyedge, v0x147e16c70_0, v0x147e16d10_0, v0x147e16e40_0;
E_0x147e069d0 .event anyedge, v0x147e16fc0_0, v0x147e16da0_0, v0x147e17100_0;
E_0x147e06a30 .event anyedge, v0x147e16fc0_0, v0x147e17210_0, v0x147e17100_0;
E_0x147e06ab0 .event anyedge, v0x147e16f20_0, v0x147e16da0_0;
E_0x147e06af0 .event anyedge, v0x147e16f20_0;
E_0x147e06b70 .event anyedge, v0x147e06bc0_0;
    .scope S_0x147e06720;
T_0 ;
    %wait E_0x147e06b70;
    %load/vec4 v0x147e06bc0_0;
    %inv;
    %assign/vec4 v0x147e17100_0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x147e06720;
T_1 ;
    %wait E_0x147e06af0;
    %load/vec4 v0x147e16f20_0;
    %inv;
    %assign/vec4 v0x147e17210_0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x147e06720;
T_2 ;
    %wait E_0x147e06ab0;
    %load/vec4 v0x147e16da0_0;
    %load/vec4 v0x147e16f20_0;
    %and;
    %assign/vec4 v0x147e16e40_0, 2;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x147e06720;
T_3 ;
    %wait E_0x147e06a30;
    %load/vec4 v0x147e17100_0;
    %load/vec4 v0x147e17210_0;
    %and;
    %load/vec4 v0x147e16fc0_0;
    %and;
    %assign/vec4 v0x147e16d10_0, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x147e06720;
T_4 ;
    %wait E_0x147e069d0;
    %load/vec4 v0x147e17100_0;
    %load/vec4 v0x147e16da0_0;
    %and;
    %load/vec4 v0x147e16fc0_0;
    %and;
    %assign/vec4 v0x147e16c70_0, 2;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x147e06720;
T_5 ;
    %wait E_0x147e06990;
    %load/vec4 v0x147e16e40_0;
    %load/vec4 v0x147e16d10_0;
    %or;
    %load/vec4 v0x147e16c70_0;
    %or;
    %assign/vec4 v0x147e17060_0, 2;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x147e065b0;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "prob1_noH.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x147e065b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e17320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e173b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e17440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e17510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e17440_0, 0, 1;
    %delay 20, 0;
    %end;
    .thread T_6;
    .scope S_0x147e065b0;
T_7 ;
    %vpi_call 2 58 "$monitor", "Time=%0t A=%b B=%b C=%b D=%b G=%b", $time, v0x147e17320_0, v0x147e173b0_0, v0x147e17440_0, v0x147e17510_0, v0x147e175c0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "prob1_noH.v";
