#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5626a5f6a210 .scope module, "MLD_7_4_decoder_test_bench" "MLD_7_4_decoder_test_bench" 2 1;
 .timescale 0 0;
v0x5626a5f916a0_0 .var "clk", 0 0;
v0x5626a5f91760_0 .net "decoded_vector", 0 6, L_0x5626a5f91fd0;  1 drivers
v0x5626a5f91820_0 .var "load", 0 0;
v0x5626a5f91920_0 .var "received_bit_stream", 0 0;
v0x5626a5f919f0_0 .var "reset", 0 0;
S_0x5626a5f6a3a0 .scope module, "DUT" "MLD_7_4_decoder" 2 6, 3 1 0, S_0x5626a5f6a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "received_bit_stream";
    .port_info 4 /OUTPUT 7 "decoded_vector";
v0x5626a5f90e10_0 .net "clk", 0 0, v0x5626a5f916a0_0;  1 drivers
v0x5626a5f90ed0_0 .net "decoded_vector", 0 6, L_0x5626a5f91fd0;  alias, 1 drivers
v0x5626a5f90fb0_0 .net "error_value", 0 0, L_0x5626a5f92510;  1 drivers
v0x5626a5f91080_0 .net "load", 0 0, v0x5626a5f91820_0;  1 drivers
v0x5626a5f91120_0 .var "parity_check_sum_1", 0 0;
v0x5626a5f91210_0 .var "parity_check_sum_2", 0 0;
v0x5626a5f912e0_0 .var "parity_check_sum_3", 0 0;
v0x5626a5f913b0_0 .net "received_bit_stream", 0 0, v0x5626a5f91920_0;  1 drivers
v0x5626a5f91450_0 .net "reset", 0 0, v0x5626a5f919f0_0;  1 drivers
v0x5626a5f91580_0 .var "w0", 0 0;
E_0x5626a5f2c850 .event edge, v0x5626a5f91080_0, v0x5626a5f913b0_0, v0x5626a5f90ed0_0, v0x5626a5f90a40_0;
L_0x5626a5f91a90 .part L_0x5626a5f91fd0, 6, 1;
L_0x5626a5f91b80 .part L_0x5626a5f91fd0, 5, 1;
L_0x5626a5f91c20 .part L_0x5626a5f91fd0, 4, 1;
L_0x5626a5f91cf0 .part L_0x5626a5f91fd0, 3, 1;
L_0x5626a5f91df0 .part L_0x5626a5f91fd0, 2, 1;
L_0x5626a5f91ec0 .part L_0x5626a5f91fd0, 1, 1;
LS_0x5626a5f91fd0_0_0 .concat8 [ 1 1 1 1], v0x5626a5f902c0_0, v0x5626a5f8fd90_0, v0x5626a5f8f890_0, v0x5626a5f8f2f0_0;
LS_0x5626a5f91fd0_0_4 .concat8 [ 1 1 1 0], v0x5626a5f8ed00_0, v0x5626a5f5c640_0, v0x5626a5f5b080_0;
L_0x5626a5f91fd0 .concat8 [ 4 3 0 0], LS_0x5626a5f91fd0_0_0, LS_0x5626a5f91fd0_0_4;
S_0x5626a5f6e850 .scope module, "FF1" "d_flip_flop" 3 9, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f5bde0_0 .net "D", 0 0, v0x5626a5f91580_0;  1 drivers
v0x5626a5f5b080_0 .var "Q", 0 0;
v0x5626a5f5a320_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f595c0_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
E_0x5626a5f65030 .event posedge, v0x5626a5f5a320_0;
S_0x5626a5f8e730 .scope module, "FF2" "d_flip_flop" 3 10, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f2dba0_0 .net "D", 0 0, L_0x5626a5f91a90;  1 drivers
v0x5626a5f5c640_0 .var "Q", 0 0;
v0x5626a5f5d3a0_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f8e970_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
S_0x5626a5f8ea30 .scope module, "FF3" "d_flip_flop" 3 11, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f8ec40_0 .net "D", 0 0, L_0x5626a5f91b80;  1 drivers
v0x5626a5f8ed00_0 .var "Q", 0 0;
v0x5626a5f8edc0_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f8eee0_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
S_0x5626a5f8f030 .scope module, "FF4" "d_flip_flop" 3 12, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f8f210_0 .net "D", 0 0, L_0x5626a5f91c20;  1 drivers
v0x5626a5f8f2f0_0 .var "Q", 0 0;
v0x5626a5f8f3b0_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f8f450_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
S_0x5626a5f8f580 .scope module, "FF5" "d_flip_flop" 3 13, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f8f7b0_0 .net "D", 0 0, L_0x5626a5f91cf0;  1 drivers
v0x5626a5f8f890_0 .var "Q", 0 0;
v0x5626a5f8f950_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f8f9f0_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
S_0x5626a5f8fb20 .scope module, "FF6" "d_flip_flop" 3 14, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f8fcb0_0 .net "D", 0 0, L_0x5626a5f91df0;  1 drivers
v0x5626a5f8fd90_0 .var "Q", 0 0;
v0x5626a5f8fe50_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f8ff20_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
S_0x5626a5f90050 .scope module, "FF7" "d_flip_flop" 3 15, 4 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5626a5f901e0_0 .net "D", 0 0, L_0x5626a5f91ec0;  1 drivers
v0x5626a5f902c0_0 .var "Q", 0 0;
v0x5626a5f90380_0 .net "clk", 0 0, v0x5626a5f916a0_0;  alias, 1 drivers
v0x5626a5f90450_0 .net "reset", 0 0, v0x5626a5f919f0_0;  alias, 1 drivers
S_0x5626a5f90580 .scope module, "M" "majority_gate_3_input" 3 16, 5 1 0, S_0x5626a5f6a3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "M";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "C";
L_0x5626a5f922a0 .functor AND 1, v0x5626a5f91120_0, v0x5626a5f91210_0, C4<1>, C4<1>;
L_0x5626a5f923e0 .functor AND 1, v0x5626a5f91210_0, v0x5626a5f912e0_0, C4<1>, C4<1>;
L_0x5626a5f924a0 .functor AND 1, v0x5626a5f91120_0, v0x5626a5f912e0_0, C4<1>, C4<1>;
L_0x5626a5f92510 .functor OR 1, L_0x5626a5f922a0, L_0x5626a5f923e0, L_0x5626a5f924a0, C4<0>;
v0x5626a5f907d0_0 .net "A", 0 0, v0x5626a5f91120_0;  1 drivers
v0x5626a5f908b0_0 .net "B", 0 0, v0x5626a5f91210_0;  1 drivers
v0x5626a5f90970_0 .net "C", 0 0, v0x5626a5f912e0_0;  1 drivers
v0x5626a5f90a40_0 .net "M", 0 0, L_0x5626a5f92510;  alias, 1 drivers
v0x5626a5f90b00_0 .net "t0", 0 0, L_0x5626a5f922a0;  1 drivers
v0x5626a5f90c10_0 .net "t1", 0 0, L_0x5626a5f923e0;  1 drivers
v0x5626a5f90cd0_0 .net "t2", 0 0, L_0x5626a5f924a0;  1 drivers
    .scope S_0x5626a5f6e850;
T_0 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f595c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f5b080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5626a5f5bde0_0;
    %assign/vec4 v0x5626a5f5b080_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5626a5f8e730;
T_1 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f8e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f5c640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5626a5f2dba0_0;
    %assign/vec4 v0x5626a5f5c640_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5626a5f8ea30;
T_2 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f8eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f8ed00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5626a5f8ec40_0;
    %assign/vec4 v0x5626a5f8ed00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5626a5f8f030;
T_3 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f8f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f8f2f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5626a5f8f210_0;
    %assign/vec4 v0x5626a5f8f2f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5626a5f8f580;
T_4 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f8f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f8f890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5626a5f8f7b0_0;
    %assign/vec4 v0x5626a5f8f890_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5626a5f8fb20;
T_5 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f8ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f8fd90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5626a5f8fcb0_0;
    %assign/vec4 v0x5626a5f8fd90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5626a5f90050;
T_6 ;
    %wait E_0x5626a5f65030;
    %load/vec4 v0x5626a5f90450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626a5f902c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5626a5f901e0_0;
    %assign/vec4 v0x5626a5f902c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5626a5f6a3a0;
T_7 ;
    %wait E_0x5626a5f2c850;
    %load/vec4 v0x5626a5f91080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5626a5f913b0_0;
    %store/vec4 v0x5626a5f91580_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5626a5f90fb0_0;
    %xor;
    %store/vec4 v0x5626a5f91580_0, 0, 1;
T_7.1 ;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 0, 2;
    %xor;
    %store/vec4 v0x5626a5f91120_0, 0, 1;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 0, 2;
    %xor;
    %store/vec4 v0x5626a5f91210_0, 0, 1;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x5626a5f90ed0_0;
    %parti/s 1, 0, 2;
    %xor;
    %store/vec4 v0x5626a5f912e0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5626a5f6a210;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a5f916a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5626a5f6a210;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x5626a5f916a0_0;
    %inv;
    %store/vec4 v0x5626a5f916a0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5626a5f6a210;
T_10 ;
    %vpi_call 2 12 "$dumpfile", "MLD_7_4_decoder.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5626a5f6a210 {0 0 0};
    %vpi_call 2 14 "$monitor", "Decoded Vector: %b %b %b %b %b %b %b, Error Value: %b", &PV<v0x5626a5f91760_0, 6, 1>, &PV<v0x5626a5f91760_0, 5, 1>, &PV<v0x5626a5f91760_0, 4, 1>, &PV<v0x5626a5f91760_0, 3, 1>, &PV<v0x5626a5f91760_0, 2, 1>, &PV<v0x5626a5f91760_0, 1, 1>, &PV<v0x5626a5f91760_0, 0, 1>, v0x5626a5f90fb0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a5f91820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a5f91920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a5f91820_0, 0, 1;
    %delay 68, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MLD_7_4_decoder_test_bench.v";
    "MLD_7_4_decoder.v";
    "d_flip_flop.v";
    "majority_gate_3_input.v";
