GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Time_project\src\time.v'
Compiling module 'timer_clock'("D:\Gowin\Time_project\src\time.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Gowin\Time_project\src\time.v":62)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Gowin\Time_project\src\time.v":67)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Gowin\Time_project\src\time.v":76)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Gowin\Time_project\src\time.v":79)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Gowin\Time_project\src\time.v":153)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\Gowin\Time_project\src\time.v":164)
NOTE  (EX0101) : Current top module is "timer_clock"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input pause_resume is unused("D:\Gowin\Time_project\src\time.v":4)
WARN  (CV0016) : Input power_switch is unused("D:\Gowin\Time_project\src\time.v":7)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Gowin\Time_project\impl\gwsynthesis\Time_project.vg" completed
[100%] Generate report file "D:\Gowin\Time_project\impl\gwsynthesis\Time_project_syn.rpt.html" completed
GowinSynthesis finish
