// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef LAN80XX_TS_REG_DUMP_H_
#define LAN80XX_TS_REG_DUMP_H_

#include "regs_lan80xx_common.h"

#define LAN80XX_PTP_PROC_LTC_REG_NUM     (18)
#define LAN80XX_PTP_PROC_REG_NUM         (38)
#define LAN80XX_PTP_ANA_REG_NUM          (417)
#define LAN80XX_PTP_PROC_INGR_BASE       (0x9020)
#define LAN80XX_PTP_PROC_EGR_BASE        (0x9057)
#define LAN80XX_PTP_ANA0_INGR_BASE       (0xA000)
#define LAN80XX_PTP_ANA0_EGR_BASE        (0xA800)
#define LAN80XX_PTP_ANA1_INGR_BASE       (0xB000)
#define LAN80XX_PTP_ANA1_EGR_BASE        (0xB800)
#define LAN80XX_PTP_ANA2_INGR_BASE       (0xC000)
#define LAN80XX_PTP_ANA2_EGR_BASE        (0xC800)

static phy25g_reg_dump_t dump_ptp_proc_ltc[LAN80XX_PTP_PROC_LTC_REG_NUM] = {
    {"INTERFACE_CTL",                       0x9000},
    {"ANALYZER_MODE",                       0x9001},
    {"MODE_CTL",                            0x9002},
    {"VERSION_CODE",                        0x9003},
    {"LTC_CTRL",                            0x9010},
    {"LTC_LOAD_SEC_H",                      0x9011},
    {"LTC_LOAD_SEC_L",                      0x9012},
    {"LTC_LOAD_NS",                         0x9013},
    {"LTC_SAVED_SEC_H",                     0x9014},
    {"LTC_SAVED_SEC_L",                     0x9015},
    {"LTC_SAVED_NS",                        0x9016},
    {"LTC_SEQUENCE",                        0x9017},
    {"LTC_SEQ",                             0x9018},
    {"LTC_SEQUENCE_INCR",                   0x9019},
    {"LTC_AUTO_ADJUST",                     0x901A},
    {"LTC_1PPS_WIDTH_ADJ",                  0x901B},
    {"LTC_STATE_MACHINES",                  0x901C},
    {"LTC_ONE_SHOT_LOAD",                   0x901D},
};


static phy25g_reg_dump_t dump_ptp_proc[LAN80XX_PTP_PROC_REG_NUM] = {
    {"CFG_OPERATION_MODE",             0x0},
    {"INT_STATUS",                     0x1},
    {"INT_MASK",                       0x2},
    {"CFG_STALL_LATENCY",              0x3},
    {"CFG_STALL_LATENCY_SNS",          0x4},
    {"TSP_CTRL",                       0x8},
    {"TSP_STAT",                       0x9},
    {"LOCAL_LATENCY",                  0xa},
    {"LOCAL_LATENCY_SNS",              0xb},
    {"PCS_SERDES_LOCAL_LATENCY",       0xc},
    {"SERDES_LOCAL_LATENCY_SNS",       0xd},
    {"PATH_DELAY",                     0xe},
    {"PATH_DELAY_SNS",                 0xf},
    {"DELAY_ASYMMETRY",                0x10},
    {"RADPT_DROP_IDLE_PIF",            0x11},
    {"RADPT_DROP_IDLE_XIF",            0x12},
    {"EARLY_NOTICE_PIF",               0x13},
    {"EARLY_NOTICE_XIF",               0x14},
    {"PCS_PREDICTOR_CTRL",             0x15},
    {"FEC_MEMORY_LATENCY",             0x16},
    {"DF_CTRL",                        0x17},
    {"TSFIFO_CSR",                     0x18},
    {"TSFIFO_DROP_CNT",                0x23},
    {"RW_CTRL",                        0x24},
    {"RW_MODFRM_CNT",                  0x25},
    {"RW_FCS_ERR_CNT",                 0x26},
    {"RW_PREAMBLE_ERR_CNT",            0x27},
    {"ANALYZER_MOD_FRAMES_CNT",        0x2C},
    {"MCH_CRC_ERR_CNTR",               0x2D},
    {"MCH_EXTTY_MISMATCH_CNTR",        0x2E},
    {"MCH_CTRL",                       0x2F},
    {"RSFEC_PHAD_CTRL",                0x30},
    {"RSFEC_PHAD_CYC_TIME",            0x31},
    {"RSFEC_PHAD_ERR_STATE",           0x32},
    {"SOF_PHAD_CTRL",                  0x33},
    {"SOF_PHAD_CYC_TIME",              0x34},
    {"SOF_PHAD_ERR_STATE",             0x35},
    {"IP_1588_SPARE_CFG",              0x36},
};



static phy25g_reg_dump_t dump_ptp_ana[LAN80XX_PTP_ANA_REG_NUM] = {
    {"ETH1_NXT_PROTOCOL_REG",                  0x0},
    {"ETH1_VLAN_TPID_CFG",                     0x1},
    {"ETH1_TAG_MODE",                          0x2},
    {"ETH1_ETYPE_MATCH",                       0x3},
    {"FLOW_CFG_0_ETH1_FLOW_ENABLE",            0x10},
    {"FLOW_CFG_0_ETH1_MATCH_MODE",             0x11},
    {"FLOW_CFG_0_ETH1_ADDR_MATCH_1",           0x12},
    {"FLOW_CFG_0_ETH1_ADDR_MATCH_2",           0x13},
    {"FLOW_CFG_0_ETH1_VLAN_TAG_RANGE_I_TAG",   0x14},
    {"FLOW_CFG_0_ETH1_VLAN_TAG1",              0x15},
    {"FLOW_CFG_0_ETH1_VLAN_TAG2_I_TAG",        0x16},
    {"FLOW_CFG_1_ETH1_FLOW_ENABLE",            0x20},
    {"FLOW_CFG_1_ETH1_MATCH_MODE",             0x21},
    {"FLOW_CFG_1_ETH1_ADDR_MATCH_1",           0x22},
    {"FLOW_CFG_1_ETH1_ADDR_MATCH_2",           0x23},
    {"FLOW_CFG_1_ETH1_VLAN_TAG_RANGE_I_TAG",   0x24},
    {"FLOW_CFG_1_ETH1_VLAN_TAG1",              0x25},
    {"FLOW_CFG_1_ETH1_VLAN_TAG2_I_TAG",        0x26},
    {"FLOW_CFG_2_ETH1_FLOW_ENABLE",            0x30},
    {"FLOW_CFG_2_ETH1_MATCH_MODE",             0x31},
    {"FLOW_CFG_2_ETH1_ADDR_MATCH_1",           0x32},
    {"FLOW_CFG_2_ETH1_ADDR_MATCH_2",           0x33},
    {"FLOW_CFG_2_ETH1_VLAN_TAG_RANGE_I_TAG",   0x34},
    {"FLOW_CFG_2_ETH1_VLAN_TAG1",              0x35},
    {"FLOW_CFG_2_ETH1_VLAN_TAG2_I_TAG",        0x36},
    {"FLOW_CFG_3_ETH1_FLOW_ENABLE",            0x40},
    {"FLOW_CFG_3_ETH1_MATCH_MODE",             0x41},
    {"FLOW_CFG_3_ETH1_ADDR_MATCH_1",           0x42},
    {"FLOW_CFG_3_ETH1_ADDR_MATCH_2",           0x43},
    {"FLOW_CFG_3_ETH1_VLAN_TAG_RANGE_I_TAG",   0x44},
    {"FLOW_CFG_3_ETH1_VLAN_TAG1",              0x45},
    {"FLOW_CFG_3_ETH1_VLAN_TAG2_I_TAG",        0x46},
    {"FLOW_CFG_4_ETH1_FLOW_ENABLE",            0x50},
    {"FLOW_CFG_4_ETH1_MATCH_MODE",             0x51},
    {"FLOW_CFG_4_ETH1_ADDR_MATCH_1",           0x52},
    {"FLOW_CFG_4_ETH1_ADDR_MATCH_2",           0x53},
    {"FLOW_CFG_4_ETH1_VLAN_TAG_RANGE_I_TAG",   0x54},
    {"FLOW_CFG_4_ETH1_VLAN_TAG1",              0x55},
    {"FLOW_CFG_4_ETH1_VLAN_TAG2_I_TAG",        0x56},
    {"FLOW_CFG_5_ETH1_FLOW_ENABLE",            0x60},
    {"FLOW_CFG_5_ETH1_MATCH_MODE",             0x61},
    {"FLOW_CFG_5_ETH1_ADDR_MATCH_1",           0x62},
    {"FLOW_CFG_5_ETH1_ADDR_MATCH_2",           0x63},
    {"FLOW_CFG_5_ETH1_VLAN_TAG_RANGE_I_TAG",   0x64},
    {"FLOW_CFG_5_ETH1_VLAN_TAG1",              0x65},
    {"FLOW_CFG_5_ETH1_VLAN_TAG2_I_TAG",        0x66},
    {"FLOW_CFG_6_ETH1_FLOW_ENABLE",            0x70},
    {"FLOW_CFG_6_ETH1_MATCH_MODE",             0x71},
    {"FLOW_CFG_6_ETH1_ADDR_MATCH_1",           0x72},
    {"FLOW_CFG_6_ETH1_ADDR_MATCH_2",           0x73},
    {"FLOW_CFG_6_ETH1_VLAN_TAG_RANGE_I_TAG",   0x74},
    {"FLOW_CFG_6_ETH1_VLAN_TAG1",              0x75},
    {"FLOW_CFG_6_ETH1_VLAN_TAG2_I_TAG",        0x76},
    {"FLOW_CFG_7_ETH1_FLOW_ENABLE",            0x80},
    {"FLOW_CFG_7_ETH1_MATCH_MODE",             0x81},
    {"FLOW_CFG_7_ETH1_ADDR_MATCH_1",           0x82},
    {"FLOW_CFG_7_ETH1_ADDR_MATCH_2",           0x83},
    {"FLOW_CFG_7_ETH1_VLAN_TAG_RANGE_I_TAG",   0x84},
    {"FLOW_CFG_7_ETH1_VLAN_TAG1",              0x85},
    {"FLOW_CFG_7_ETH1_VLAN_TAG2_I_TAG",        0x86},
    {"ETH2_NXT_PROTOCOL_REG",                  0x90},
    {"ETH2_VLAN_TPID_CFG",                     0x91},
    {"ETH2_ETYPE_MATCH",                       0x92},
    {"FLOW_CFG_0_ETH2_FLOW_ENABLE",            0xA0},
    {"FLOW_CFG_0_ETH2_MATCH_MODE",             0xA1},
    {"FLOW_CFG_0_ETH2_ADDR_MATCH_1",           0xA2},
    {"FLOW_CFG_0_ETH2_ADDR_MATCH_2",           0xA3},
    {"FLOW_CFG_0_ETH2_VLAN_TAG_RANGE_I_TAG",   0xA4},
    {"FLOW_CFG_0_ETH2_VLAN_TAG1",              0xA5},
    {"FLOW_CFG_0_ETH2_VLAN_TAG2_I_TAG",        0xA6},
    {"FLOW_CFG_1_ETH2_FLOW_ENABLE",            0xB0},
    {"FLOW_CFG_1_ETH2_MATCH_MODE",             0xB1},
    {"FLOW_CFG_1_ETH2_ADDR_MATCH_1",           0xB2},
    {"FLOW_CFG_1_ETH2_ADDR_MATCH_2",           0xB3},
    {"FLOW_CFG_1_ETH2_VLAN_TAG_RANGE_I_TAG",   0xB4},
    {"FLOW_CFG_1_ETH2_VLAN_TAG1",              0xB5},
    {"FLOW_CFG_1_ETH2_VLAN_TAG2_I_TAG",        0xB6},
    {"FLOW_CFG_2_ETH2_FLOW_ENABLE",            0xC0},
    {"FLOW_CFG_2_ETH2_MATCH_MODE",             0xC1},
    {"FLOW_CFG_2_ETH2_ADDR_MATCH_1",           0xC2},
    {"FLOW_CFG_2_ETH2_ADDR_MATCH_2",           0xC3},
    {"FLOW_CFG_2_ETH2_VLAN_TAG_RANGE_I_TAG",   0xC4},
    {"FLOW_CFG_2_ETH2_VLAN_TAG1",              0xC5},
    {"FLOW_CFG_2_ETH2_VLAN_TAG2_I_TAG",        0xC6},
    {"FLOW_CFG_3_ETH2_FLOW_ENABLE",            0xD0},
    {"FLOW_CFG_3_ETH2_MATCH_MODE",             0xD1},
    {"FLOW_CFG_3_ETH2_ADDR_MATCH_1",           0xD2},
    {"FLOW_CFG_3_ETH2_ADDR_MATCH_2",           0xD3},
    {"FLOW_CFG_3_ETH2_VLAN_TAG_RANGE_I_TAG",   0xD4},
    {"FLOW_CFG_3_ETH2_VLAN_TAG1",              0xD5},
    {"FLOW_CFG_3_ETH2_VLAN_TAG2_I_TAG",        0xD6},
    {"FLOW_CFG_4_ETH2_FLOW_ENABLE",            0xE0},
    {"FLOW_CFG_4_ETH2_MATCH_MODE",             0xE1},
    {"FLOW_CFG_4_ETH2_ADDR_MATCH_1",           0xE2},
    {"FLOW_CFG_4_ETH2_ADDR_MATCH_2",           0xE3},
    {"FLOW_CFG_4_ETH2_VLAN_TAG_RANGE_I_TAG",   0xE4},
    {"FLOW_CFG_4_ETH2_VLAN_TAG1",              0xE5},
    {"FLOW_CFG_4_ETH2_VLAN_TAG2_I_TAG",        0xE6},
    {"FLOW_CFG_5_ETH2_FLOW_ENABLE",            0xF0},
    {"FLOW_CFG_5_ETH2_MATCH_MODE",             0xF1},
    {"FLOW_CFG_5_ETH2_ADDR_MATCH_1",           0xF2},
    {"FLOW_CFG_5_ETH2_ADDR_MATCH_2",           0xF3},
    {"FLOW_CFG_5_ETH2_VLAN_TAG_RANGE_I_TAG",   0xF4},
    {"FLOW_CFG_5_ETH2_VLAN_TAG1",              0xF5},
    {"FLOW_CFG_5_ETH2_VLAN_TAG2_I_TAG",        0xF6},
    {"FLOW_CFG_6_ETH2_FLOW_ENABLE",            0x100},
    {"FLOW_CFG_6_ETH2_MATCH_MODE",             0x101},
    {"FLOW_CFG_6_ETH2_ADDR_MATCH_1",           0x102},
    {"FLOW_CFG_6_ETH2_ADDR_MATCH_2",           0x103},
    {"FLOW_CFG_6_ETH2_VLAN_TAG_RANGE_I_TAG",   0x104},
    {"FLOW_CFG_6_ETH2_VLAN_TAG1",              0x105},
    {"FLOW_CFG_6_ETH2_VLAN_TAG2_I_TAG",        0x105},
    {"FLOW_CFG_7_ETH2_FLOW_ENABLE",            0x110},
    {"FLOW_CFG_7_ETH2_MATCH_MODE",             0x111},
    {"FLOW_CFG_7_ETH2_ADDR_MATCH_1",           0x112},
    {"FLOW_CFG_7_ETH2_ADDR_MATCH_2",           0x113},
    {"FLOW_CFG_7_ETH2_VLAN_TAG_RANGE_I_TAG",   0x114},
    {"FLOW_CFG_7_ETH2_VLAN_TAG1",              0x115},
    {"FLOW_CFG_7_ETH2_VLAN_TAG2_I_TAG",        0x116},
    {"MPLS_NXT_COMPARATOR",                    0x120},
    {"FLOW_CFG_0_MPLS_FLOW_CONTROL",           0x130},
    {"FLOW_CFG_0_MPLS_FLOW_MATCH_MODE",        0x131},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_LOWER_0",    0x132},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_UPPER_0",    0x133},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_LOWER_1",    0x134},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_UPPER_1",    0x135},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_LOWER_2",    0x136},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_UPPER_2",    0x137},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_LOWER_3",    0x138},
    {"FLOW_CFG_0_MPLS_LABEL_RANGE_UPPER_3",    0x139},
    {"FLOW_CFG_1_MPLS_FLOW_CONTROL",           0x140},
    {"FLOW_CFG_1_MPLS_FLOW_MATCH_MODE",        0x141},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_LOWER_0",    0x142},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_UPPER_0",    0x143},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_LOWER_1",    0x144},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_UPPER_1",    0x145},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_LOWER_2",    0x146},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_UPPER_2",    0x147},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_LOWER_3",    0x148},
    {"FLOW_CFG_1_MPLS_LABEL_RANGE_UPPER_3",    0x149},
    {"FLOW_CFG_2_MPLS_FLOW_CONTROL",           0x150},
    {"FLOW_CFG_2_MPLS_FLOW_MATCH_MODE",        0x151},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_LOWER_0",    0x152},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_UPPER_0",    0x153},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_LOWER_1",    0x154},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_UPPER_1",    0x155},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_LOWER_2",    0x156},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_UPPER_2",    0x157},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_LOWER_3",    0x158},
    {"FLOW_CFG_2_MPLS_LABEL_RANGE_UPPER_3",    0x159},
    {"FLOW_CFG_3_MPLS_FLOW_CONTROL",           0x160},
    {"FLOW_CFG_3_MPLS_FLOW_MATCH_MODE",        0x161},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_LOWER_0",    0x162},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_UPPER_0",    0x163},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_LOWER_1",    0x164},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_UPPER_1",    0x165},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_LOWER_2",    0x166},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_UPPER_2",    0x167},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_LOWER_3",    0x168},
    {"FLOW_CFG_3_MPLS_LABEL_RANGE_UPPER_3",    0x169},
    {"FLOW_CFG_4_MPLS_FLOW_CONTROL",           0x170},
    {"FLOW_CFG_4_MPLS_FLOW_MATCH_MODE",        0x171},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_LOWER_0",    0x172},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_UPPER_0",    0x173},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_LOWER_1",    0x174},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_UPPER_1",    0x175},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_LOWER_2",    0x176},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_UPPER_2",    0x177},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_LOWER_3",    0x178},
    {"FLOW_CFG_4_MPLS_LABEL_RANGE_UPPER_3",    0x179},
    {"FLOW_CFG_5_MPLS_FLOW_CONTROL",           0x180},
    {"FLOW_CFG_5_MPLS_FLOW_MATCH_MODE",        0x181},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_LOWER_0",    0x182},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_UPPER_0",    0x183},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_LOWER_1",    0x184},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_UPPER_1",    0x185},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_LOWER_2",    0x186},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_UPPER_2",    0x187},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_LOWER_3",    0x188},
    {"FLOW_CFG_5_MPLS_LABEL_RANGE_UPPER_3",    0x189},
    {"FLOW_CFG_6_MPLS_FLOW_CONTROL",           0x190},
    {"FLOW_CFG_6_MPLS_FLOW_MATCH_MODE",        0x191},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_LOWER_0",    0x192},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_UPPER_0",    0x193},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_LOWER_1",    0x194},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_UPPER_1",    0x195},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_LOWER_2",    0x196},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_UPPER_2",    0x197},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_LOWER_3",    0x198},
    {"FLOW_CFG_6_MPLS_LABEL_RANGE_UPPER_3",    0x199},
    {"FLOW_CFG_7_MPLS_FLOW_CONTROL",           0x1A0},
    {"FLOW_CFG_7_MPLS_FLOW_MATCH_MODE",        0x1A1},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_LOWER_0",    0x1A2},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_UPPER_0",    0x1A3},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_LOWER_1",    0x1A4},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_UPPER_1",    0x1A5},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_LOWER_2",    0x1A6},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_UPPER_2",    0x1A7},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_LOWER_3",    0x1A8},
    {"FLOW_CFG_7_MPLS_LABEL_RANGE_UPPER_3",    0x1A9},
    {"IP1_NXT_COMPARATOR",                     0x1B0},
    {"IP1_MODE",                               0x1B1},
    {"IP1_PROT_MATCH_1",                       0x1B2},
    {"IP1_PROT_MATCH_2_UPPER",                 0x1B3},
    {"IP1_PROT_MATCH_2_LOWER",                 0x1B4},
    {"IP1_PROT_MASK_2_UPPER",                  0x1B5},
    {"IP1_PROT_MASK_2_LOWER",                  0x1B6},
    {"IP1_PROT_OFFSET_2",                      0x1B7},
    {"IP1_UDP_CHKSUM_CFG",                     0x1B8},
    {"FLOW_CFG_0_IP1_FLOW_ENA",                0x1C0},
    {"FLOW_CFG_0_IP1_FLOW_MATCH_UPPER",        0x1C1},
    {"FLOW_CFG_0_IP1_FLOW_MATCH_UPPER_MID",    0x1C2},
    {"FLOW_CFG_0_IP1_FLOW_MATCH_LOWER_MID",    0x1C3},
    {"FLOW_CFG_0_IP1_FLOW_MATCH_LOWER",        0x1C4},
    {"FLOW_CFG_0_IP1_FLOW_MASK_UPPER",         0x1C5},
    {"FLOW_CFG_0_IP1_FLOW_MASK_UPPER_MID",     0x1C6},
    {"FLOW_CFG_0_IP1_FLOW_MASK_LOWER_MID",     0x1C7},
    {"FLOW_CFG_0_IP1_FLOW_MASK_LOWER",         0x1C8},
    {"FLOW_CFG_1_IP1_FLOW_ENA",                0x1D0},
    {"FLOW_CFG_1_IP1_FLOW_MATCH_UPPER",        0x1D1},
    {"FLOW_CFG_1_IP1_FLOW_MATCH_UPPER_MID",    0x1D2},
    {"FLOW_CFG_1_IP1_FLOW_MATCH_LOWER_MID",    0x1D3},
    {"FLOW_CFG_1_IP1_FLOW_MATCH_LOWER",        0x1D4},
    {"FLOW_CFG_1_IP1_FLOW_MASK_UPPER",         0x1D5},
    {"FLOW_CFG_1_IP1_FLOW_MASK_UPPER_MID",     0x1D6},
    {"FLOW_CFG_1_IP1_FLOW_MASK_LOWER_MID",     0x1D7},
    {"FLOW_CFG_1_IP1_FLOW_MASK_LOWER",         0x1D8},
    {"FLOW_CFG_2_IP1_FLOW_ENA",                0x1E0},
    {"FLOW_CFG_2_IP1_FLOW_MATCH_UPPER",        0x1E1},
    {"FLOW_CFG_2_IP1_FLOW_MATCH_UPPER_MID",    0x1E2},
    {"FLOW_CFG_2_IP1_FLOW_MATCH_LOWER_MID",    0x1E3},
    {"FLOW_CFG_2_IP1_FLOW_MATCH_LOWER",        0x1E4},
    {"FLOW_CFG_2_IP1_FLOW_MASK_UPPER",         0x1E5},
    {"FLOW_CFG_2_IP1_FLOW_MASK_UPPER_MID",     0x1E6},
    {"FLOW_CFG_2_IP1_FLOW_MASK_LOWER_MID",     0x1E7},
    {"FLOW_CFG_2_IP1_FLOW_MASK_LOWER",         0x1E8},
    {"FLOW_CFG_3_IP1_FLOW_ENA",                0x1F0},
    {"FLOW_CFG_3_IP1_FLOW_MATCH_UPPER",        0x1F1},
    {"FLOW_CFG_3_IP1_FLOW_MATCH_UPPER_MID",    0x1F2},
    {"FLOW_CFG_3_IP1_FLOW_MATCH_LOWER_MID",    0x1F3},
    {"FLOW_CFG_3_IP1_FLOW_MATCH_LOWER",        0x1F4},
    {"FLOW_CFG_3_IP1_FLOW_MASK_UPPER",         0x1F5},
    {"FLOW_CFG_3_IP1_FLOW_MASK_UPPER_MID",     0x1F6},
    {"FLOW_CFG_3_IP1_FLOW_MASK_LOWER_MID",     0x1F7},
    {"FLOW_CFG_3_IP1_FLOW_MASK_LOWER",         0x1F8},
    {"FLOW_CFG_4_IP1_FLOW_ENA",                0x200},
    {"FLOW_CFG_4_IP1_FLOW_MATCH_UPPER",        0x201},
    {"FLOW_CFG_4_IP1_FLOW_MATCH_UPPER_MID",    0x202},
    {"FLOW_CFG_4_IP1_FLOW_MATCH_LOWER_MID",    0x203},
    {"FLOW_CFG_4_IP1_FLOW_MATCH_LOWER",        0x204},
    {"FLOW_CFG_4_IP1_FLOW_MASK_UPPER",         0x205},
    {"FLOW_CFG_4_IP1_FLOW_MASK_UPPER_MID",     0x206},
    {"FLOW_CFG_4_IP1_FLOW_MASK_LOWER_MID",     0x207},
    {"FLOW_CFG_4_IP1_FLOW_MASK_LOWER",         0x208},
    {"FLOW_CFG_5_IP1_FLOW_ENA",                0x210},
    {"FLOW_CFG_5_IP1_FLOW_MATCH_UPPER",        0x211},
    {"FLOW_CFG_5_IP1_FLOW_MATCH_UPPER_MID",    0x212},
    {"FLOW_CFG_5_IP1_FLOW_MATCH_LOWER_MID",    0x213},
    {"FLOW_CFG_5_IP1_FLOW_MATCH_LOWER",        0x214},
    {"FLOW_CFG_5_IP1_FLOW_MASK_UPPER",         0x215},
    {"FLOW_CFG_5_IP1_FLOW_MASK_UPPER_MID",     0x216},
    {"FLOW_CFG_5_IP1_FLOW_MASK_LOWER_MID",     0x217},
    {"FLOW_CFG_5_IP1_FLOW_MASK_LOWER",         0x218},
    {"FLOW_CFG_6_IP1_FLOW_ENA",                0x220},
    {"FLOW_CFG_6_IP1_FLOW_MATCH_UPPER",        0x221},
    {"FLOW_CFG_6_IP1_FLOW_MATCH_UPPER_MID",    0x222},
    {"FLOW_CFG_6_IP1_FLOW_MATCH_LOWER_MID",    0x223},
    {"FLOW_CFG_6_IP1_FLOW_MATCH_LOWER",        0x224},
    {"FLOW_CFG_6_IP1_FLOW_MASK_UPPER",         0x225},
    {"FLOW_CFG_6_IP1_FLOW_MASK_UPPER_MID",     0x226},
    {"FLOW_CFG_6_IP1_FLOW_MASK_LOWER_MID",     0x227},
    {"FLOW_CFG_6_IP1_FLOW_MASK_LOWER",         0x228},
    {"FLOW_CFG_7_IP1_FLOW_ENA",                0x230},
    {"FLOW_CFG_7_IP1_FLOW_MATCH_UPPER",        0x231},
    {"FLOW_CFG_7_IP1_FLOW_MATCH_UPPER_MID",    0x232},
    {"FLOW_CFG_7_IP1_FLOW_MATCH_LOWER_MID",    0x233},
    {"FLOW_CFG_7_IP1_FLOW_MATCH_LOWER",        0x234},
    {"FLOW_CFG_7_IP1_FLOW_MASK_UPPER",         0x235},
    {"FLOW_CFG_7_IP1_FLOW_MASK_UPPER_MID",     0x236},
    {"FLOW_CFG_7_IP1_FLOW_MASK_LOWER_MID",     0x237},
    {"FLOW_CFG_7_IP1_FLOW_MASK_LOWER",         0x238},
    {"IP2_NXT_COMPARATOR",                     0x240},
    {"IP2_MODE",                               0x241},
    {"IP2_PROT_MATCH_1",                       0x242},
    {"IP2_PROT_MATCH_2_UPPER",                 0x243},
    {"IP2_PROT_MATCH_2_LOWER",                 0x244},
    {"IP2_PROT_MASK_2_UPPER",                  0x245},
    {"IP2_PROT_MASK_2_LOWER",                  0x246},
    {"IP2_PROT_OFFSET_2",                      0x247},
    {"IP2_UDP_CHKSUM_CFG",                     0x248},
    {"FLOW_CFG_0_IP2_FLOW_ENA",                0x250},
    {"FLOW_CFG_0_IP2_FLOW_MATCH_UPPER",        0x251},
    {"FLOW_CFG_0_IP2_FLOW_MATCH_UPPER_MID",    0x252},
    {"FLOW_CFG_0_IP2_FLOW_MATCH_LOWER_MID",    0x253},
    {"FLOW_CFG_0_IP2_FLOW_MATCH_LOWER",        0x254},
    {"FLOW_CFG_0_IP2_FLOW_MASK_UPPER",         0x255},
    {"FLOW_CFG_0_IP2_FLOW_MASK_UPPER_MID",     0x256},
    {"FLOW_CFG_0_IP2_FLOW_MASK_LOWER_MID",     0x257},
    {"FLOW_CFG_0_IP2_FLOW_MASK_LOWER",         0x258},
    {"FLOW_CFG_1_IP2_FLOW_ENA",                0x260},
    {"FLOW_CFG_1_IP2_FLOW_MATCH_UPPER",        0x261},
    {"FLOW_CFG_1_IP2_FLOW_MATCH_UPPER_MID",    0x262},
    {"FLOW_CFG_1_IP2_FLOW_MATCH_LOWER_MID",    0x253},
    {"FLOW_CFG_1_IP2_FLOW_MATCH_LOWER",        0x264},
    {"FLOW_CFG_1_IP2_FLOW_MASK_UPPER",         0x265},
    {"FLOW_CFG_1_IP2_FLOW_MASK_UPPER_MID",     0x266},
    {"FLOW_CFG_1_IP2_FLOW_MASK_LOWER_MID",     0x267},
    {"FLOW_CFG_1_IP2_FLOW_MASK_LOWER",         0x268},
    {"FLOW_CFG_2_IP2_FLOW_ENA",                0x270},
    {"FLOW_CFG_2_IP2_FLOW_MATCH_UPPER",        0x271},
    {"FLOW_CFG_2_IP2_FLOW_MATCH_UPPER_MID",    0x272},
    {"FLOW_CFG_2_IP2_FLOW_MATCH_LOWER_MID",    0x273},
    {"FLOW_CFG_2_IP2_FLOW_MATCH_LOWER",        0x274},
    {"FLOW_CFG_2_IP2_FLOW_MASK_UPPER",         0x275},
    {"FLOW_CFG_2_IP2_FLOW_MASK_UPPER_MID",     0x276},
    {"FLOW_CFG_2_IP2_FLOW_MASK_LOWER_MID",     0x277},
    {"FLOW_CFG_2_IP2_FLOW_MASK_LOWER",         0x278},
    {"FLOW_CFG_3_IP2_FLOW_ENA",                0x280},
    {"FLOW_CFG_3_IP2_FLOW_MATCH_UPPER",        0x281},
    {"FLOW_CFG_3_IP2_FLOW_MATCH_UPPER_MID",    0x282},
    {"FLOW_CFG_3_IP2_FLOW_MATCH_LOWER_MID",    0x283},
    {"FLOW_CFG_3_IP2_FLOW_MATCH_LOWER",        0x284},
    {"FLOW_CFG_3_IP2_FLOW_MASK_UPPER",         0x285},
    {"FLOW_CFG_3_IP2_FLOW_MASK_UPPER_MID",     0x286},
    {"FLOW_CFG_3_IP2_FLOW_MASK_LOWER_MID",     0x287},
    {"FLOW_CFG_3_IP2_FLOW_MASK_LOWER",         0x288},
    {"FLOW_CFG_4_IP2_FLOW_ENA",                0x290},
    {"FLOW_CFG_4_IP2_FLOW_MATCH_UPPER",        0x291},
    {"FLOW_CFG_4_IP2_FLOW_MATCH_UPPER_MID",    0x292},
    {"FLOW_CFG_4_IP2_FLOW_MATCH_LOWER_MID",    0x293},
    {"FLOW_CFG_4_IP2_FLOW_MATCH_LOWER",        0x294},
    {"FLOW_CFG_4_IP2_FLOW_MASK_UPPER",         0x295},
    {"FLOW_CFG_4_IP2_FLOW_MASK_UPPER_MID",     0x296},
    {"FLOW_CFG_4_IP2_FLOW_MASK_LOWER_MID",     0x297},
    {"FLOW_CFG_4_IP2_FLOW_MASK_LOWER",         0x298},
    {"FLOW_CFG_5_IP2_FLOW_ENA",                0x2A0},
    {"FLOW_CFG_5_IP2_FLOW_MATCH_UPPER",        0x2A1},
    {"FLOW_CFG_5_IP2_FLOW_MATCH_UPPER_MID",    0x2A2},
    {"FLOW_CFG_5_IP2_FLOW_MATCH_LOWER_MID",    0x2A3},
    {"FLOW_CFG_5_IP2_FLOW_MATCH_LOWER",        0x2A4},
    {"FLOW_CFG_5_IP2_FLOW_MASK_UPPER",         0x2A5},
    {"FLOW_CFG_5_IP2_FLOW_MASK_UPPER_MID",     0x2A6},
    {"FLOW_CFG_5_IP2_FLOW_MASK_LOWER_MID",     0x2A7},
    {"FLOW_CFG_5_IP2_FLOW_MASK_LOWER",         0x2A8},
    {"FLOW_CFG_6_IP2_FLOW_ENA",                0x2B0},
    {"FLOW_CFG_6_IP2_FLOW_MATCH_UPPER",        0x2B1},
    {"FLOW_CFG_6_IP2_FLOW_MATCH_UPPER_MID",    0x2B2},
    {"FLOW_CFG_6_IP2_FLOW_MATCH_LOWER_MID",    0x2B3},
    {"FLOW_CFG_6_IP2_FLOW_MATCH_LOWER",        0x2B4},
    {"FLOW_CFG_6_IP2_FLOW_MASK_UPPER",         0x2B5},
    {"FLOW_CFG_6_IP2_FLOW_MASK_UPPER_MID",     0x2B6},
    {"FLOW_CFG_6_IP2_FLOW_MASK_LOWER_MID",     0x2B7},
    {"FLOW_CFG_6_IP2_FLOW_MASK_LOWER",         0x2B8},
    {"FLOW_CFG_7_IP2_FLOW_ENA",                0x2C0},
    {"FLOW_CFG_7_IP2_FLOW_MATCH_UPPER",        0x2C1},
    {"FLOW_CFG_7_IP2_FLOW_MATCH_UPPER_MID",    0x2C2},
    {"FLOW_CFG_7_IP2_FLOW_MATCH_LOWER_MID",    0x2C3},
    {"FLOW_CFG_7_IP2_FLOW_MATCH_LOWER",        0x2C4},
    {"FLOW_CFG_7_IP2_FLOW_MASK_UPPER",         0x2C5},
    {"FLOW_CFG_7_IP2_FLOW_MASK_UPPER_MID",     0x2C6},
    {"FLOW_CFG_7_IP2_FLOW_MASK_LOWER_MID",     0x2C7},
    {"FLOW_CFG_7_IP2_FLOW_MASK_LOWER",         0x2C8},
    {"PTP_FLOW_0_PTP_FLOW_ENA",                0x2D0},
    {"PTP_FLOW_0_PTP_FLOW_MATCH_UPPER",        0x2D1},
    {"PTP_FLOW_0_PTP_FLOW_MATCH_LOWER",        0x2D2},
    {"PTP_FLOW_0_PTP_FLOW_MASK_UPPER",         0x2D3},
    {"PTP_FLOW_0_PTP_FLOW_MASK_LOWER",         0x2D4},
    {"PTP_FLOW_0_PTP_DOMAIN_RANGE",            0x2D5},
    {"PTP_FLOW_0_PTP_ACTION",                  0x2D6},
    {"PTP_FLOW_0_PTP_ACTION_2",                0x2D7},
    {"PTP_FLOW_0_PTP_ZERO_FIELD_CTL",          0x2D8},
    {"PTP_FLOW_1_PTP_FLOW_ENA",                0x2E0},
    {"PTP_FLOW_1_PTP_FLOW_MATCH_UPPER",        0x2E1},
    {"PTP_FLOW_1_PTP_FLOW_MATCH_LOWER",        0x2E2},
    {"PTP_FLOW_1_PTP_FLOW_MASK_UPPER",         0x2E3},
    {"PTP_FLOW_1_PTP_FLOW_MASK_LOWER",         0x2E4},
    {"PTP_FLOW_1_PTP_DOMAIN_RANGE",            0x2E5},
    {"PTP_FLOW_1_PTP_ACTION",                  0x2E6},
    {"PTP_FLOW_1_PTP_ACTION_2",                0x2E7},
    {"PTP_FLOW_1_PTP_ZERO_FIELD_CTL",          0x2E8},
    {"PTP_FLOW_2_PTP_FLOW_ENA",                0x2F0},
    {"PTP_FLOW_2_PTP_FLOW_MATCH_UPPER",        0x2F1},
    {"PTP_FLOW_2_PTP_FLOW_MATCH_LOWER",        0x2F2},
    {"PTP_FLOW_2_PTP_FLOW_MASK_UPPER",         0x2F3},
    {"PTP_FLOW_2_PTP_FLOW_MASK_LOWER",         0x2F4},
    {"PTP_FLOW_2_PTP_DOMAIN_RANGE",            0x2F5},
    {"PTP_FLOW_2_PTP_ACTION",                  0x2F6},
    {"PTP_FLOW_2_PTP_ACTION_2",                0x2F7},
    {"PTP_FLOW_2_PTP_ZERO_FIELD_CTL",          0x2F8},
    {"PTP_FLOW_3_PTP_FLOW_ENA",                0x300},
    {"PTP_FLOW_3_PTP_FLOW_MATCH_UPPER",        0x301},
    {"PTP_FLOW_3_PTP_FLOW_MATCH_LOWER",        0x302},
    {"PTP_FLOW_3_PTP_FLOW_MASK_UPPER",         0x303},
    {"PTP_FLOW_3_PTP_FLOW_MASK_LOWER",         0x304},
    {"PTP_FLOW_3_PTP_DOMAIN_RANGE",            0x305},
    {"PTP_FLOW_3_PTP_ACTION",                  0x306},
    {"PTP_FLOW_3_PTP_ACTION_2",                0x307},
    {"PTP_FLOW_3_PTP_ZERO_FIELD_CTL",          0x308},
    {"PTP_FLOW_4_PTP_FLOW_ENA",                0x310},
    {"PTP_FLOW_4_PTP_FLOW_MATCH_UPPER",        0x311},
    {"PTP_FLOW_4_PTP_FLOW_MATCH_LOWER",        0x312},
    {"PTP_FLOW_4_PTP_FLOW_MASK_UPPER",         0x313},
    {"PTP_FLOW_4_PTP_FLOW_MASK_LOWER",         0x314},
    {"PTP_FLOW_4_PTP_DOMAIN_RANGE",            0x315},
    {"PTP_FLOW_4_PTP_ACTION",                  0x316},
    {"PTP_FLOW_4_PTP_ACTION_2",                0x317},
    {"PTP_FLOW_4_PTP_ZERO_FIELD_CTL",          0x318},
    {"PTP_FLOW_5_PTP_FLOW_ENA",                0x320},
    {"PTP_FLOW_5_PTP_FLOW_MATCH_UPPER",        0x321},
    {"PTP_FLOW_5_PTP_FLOW_MATCH_LOWER",        0x322},
    {"PTP_FLOW_5_PTP_FLOW_MASK_UPPER",         0x323},
    {"PTP_FLOW_5_PTP_FLOW_MASK_LOWER",         0x324},
    {"PTP_FLOW_5_PTP_DOMAIN_RANGE",            0x325},
    {"PTP_FLOW_5_PTP_ACTION",                  0x326},
    {"PTP_FLOW_5_PTP_ACTION_2",                0x327},
    {"PTP_FLOW_5_PTP_ZERO_FIELD_CTL",          0x328},
    {"PTP_IP_CKSUM_SEL",                       0x330},
};
#endif
