└── source_file "//////////////////////////////////////////////////..." [0:0-43:9]
    ├── comment "//////////////////////////////////////////////////..." [0:0-0:76]
    ├── comment "// Module with Pragmas for AST Testing" [1:0-1:38]
    ├── comment "//" [2:0-2:3]
    ├── comment "// This module includes pragma annotations for tes..." [3:0-3:69]
    ├── comment "//////////////////////////////////////////////////..." [4:0-4:76]
    └── module_declaration "module matrix_multiply #(\n    parameter int unsig..." [6:0-43:9]
        ├── module_ansi_header "module matrix_multiply #(\n    parameter int unsig..." [6:0-39:2]
        │   ├── module_keyword "module" [6:0-6:6]
        │   │   └── module [6:0-6:6]
        │   ├── simple_identifier "matrix_multiply" [6:7-6:22]
        │   ├── parameter_port_list "#(\n    parameter int unsigned SIMD = 8,\n    para..." [6:23-11:1]
        │   │   ├── # [6:23-6:24]
        │   │   ├── ( [6:24-6:25]
        │   │   ├── parameter_port_declaration "parameter int unsigned SIMD = 8" [7:4-7:35]
        │   │   │   └── parameter_declaration "parameter int unsigned SIMD = 8" [7:4-7:35]
        │   │   │       ├── parameter [7:4-7:13]
        │   │   │       ├── data_type_or_implicit "int unsigned" [7:14-7:26]
        │   │   │       │   └── data_type "int unsigned" [7:14-7:26]
        │   │   │       │       ├── integer_atom_type "int" [7:14-7:17]
        │   │   │       │       │   └── int [7:14-7:17]
        │   │   │       │       └── unsigned [7:18-7:26]
        │   │   │       └── list_of_param_assignments "SIMD = 8" [7:27-7:35]
        │   │   │           └── param_assignment "SIMD = 8" [7:27-7:35]
        │   │   │               ├── simple_identifier "SIMD" [7:27-7:31]
        │   │   │               ├── = [7:32-7:33]
        │   │   │               └── constant_param_expression "8" [7:34-7:35]
        │   │   │                   └── constant_mintypmax_expression "8" [7:34-7:35]
        │   │   │                       └── constant_expression "8" [7:34-7:35]
        │   │   │                           └── constant_primary "8" [7:34-7:35]
        │   │   │                               └── primary_literal "8" [7:34-7:35]
        │   │   │                                   └── integral_number "8" [7:34-7:35]
        │   │   │                                       └── decimal_number "8" [7:34-7:35]
        │   │   │                                           └── unsigned_number "8" [7:34-7:35]
        │   │   ├── , [7:35-7:36]
        │   │   ├── parameter_port_declaration "parameter int unsigned PE = 4" [8:4-8:33]
        │   │   │   └── parameter_declaration "parameter int unsigned PE = 4" [8:4-8:33]
        │   │   │       ├── parameter [8:4-8:13]
        │   │   │       ├── data_type_or_implicit "int unsigned" [8:14-8:26]
        │   │   │       │   └── data_type "int unsigned" [8:14-8:26]
        │   │   │       │       ├── integer_atom_type "int" [8:14-8:17]
        │   │   │       │       │   └── int [8:14-8:17]
        │   │   │       │       └── unsigned [8:18-8:26]
        │   │   │       └── list_of_param_assignments "PE = 4" [8:27-8:33]
        │   │   │           └── param_assignment "PE = 4" [8:27-8:33]
        │   │   │               ├── simple_identifier "PE" [8:27-8:29]
        │   │   │               ├── = [8:30-8:31]
        │   │   │               └── constant_param_expression "4" [8:32-8:33]
        │   │   │                   └── constant_mintypmax_expression "4" [8:32-8:33]
        │   │   │                       └── constant_expression "4" [8:32-8:33]
        │   │   │                           └── constant_primary "4" [8:32-8:33]
        │   │   │                               └── primary_literal "4" [8:32-8:33]
        │   │   │                                   └── integral_number "4" [8:32-8:33]
        │   │   │                                       └── decimal_number "4" [8:32-8:33]
        │   │   │                                           └── unsigned_number "4" [8:32-8:33]
        │   │   ├── , [8:33-8:34]
        │   │   ├── parameter_port_declaration "parameter int unsigned INPUT_WIDTH = 16" [9:4-9:43]
        │   │   │   └── parameter_declaration "parameter int unsigned INPUT_WIDTH = 16" [9:4-9:43]
        │   │   │       ├── parameter [9:4-9:13]
        │   │   │       ├── data_type_or_implicit "int unsigned" [9:14-9:26]
        │   │   │       │   └── data_type "int unsigned" [9:14-9:26]
        │   │   │       │       ├── integer_atom_type "int" [9:14-9:17]
        │   │   │       │       │   └── int [9:14-9:17]
        │   │   │       │       └── unsigned [9:18-9:26]
        │   │   │       └── list_of_param_assignments "INPUT_WIDTH = 16" [9:27-9:43]
        │   │   │           └── param_assignment "INPUT_WIDTH = 16" [9:27-9:43]
        │   │   │               ├── simple_identifier "INPUT_WIDTH" [9:27-9:38]
        │   │   │               ├── = [9:39-9:40]
        │   │   │               └── constant_param_expression "16" [9:41-9:43]
        │   │   │                   └── constant_mintypmax_expression "16" [9:41-9:43]
        │   │   │                       └── constant_expression "16" [9:41-9:43]
        │   │   │                           └── constant_primary "16" [9:41-9:43]
        │   │   │                               └── primary_literal "16" [9:41-9:43]
        │   │   │                                   └── integral_number "16" [9:41-9:43]
        │   │   │                                       └── decimal_number "16" [9:41-9:43]
        │   │   │                                           └── unsigned_number "16" [9:41-9:43]
        │   │   ├── , [9:43-9:44]
        │   │   ├── parameter_port_declaration "parameter int unsigned OUTPUT_WIDTH = 32" [10:4-10:44]
        │   │   │   └── parameter_declaration "parameter int unsigned OUTPUT_WIDTH = 32" [10:4-10:44]
        │   │   │       ├── parameter [10:4-10:13]
        │   │   │       ├── data_type_or_implicit "int unsigned" [10:14-10:26]
        │   │   │       │   └── data_type "int unsigned" [10:14-10:26]
        │   │   │       │       ├── integer_atom_type "int" [10:14-10:17]
        │   │   │       │       │   └── int [10:14-10:17]
        │   │   │       │       └── unsigned [10:18-10:26]
        │   │   │       └── list_of_param_assignments "OUTPUT_WIDTH = 32" [10:27-10:44]
        │   │   │           └── param_assignment "OUTPUT_WIDTH = 32" [10:27-10:44]
        │   │   │               ├── simple_identifier "OUTPUT_WIDTH" [10:27-10:39]
        │   │   │               ├── = [10:40-10:41]
        │   │   │               └── constant_param_expression "32" [10:42-10:44]
        │   │   │                   └── constant_mintypmax_expression "32" [10:42-10:44]
        │   │   │                       └── constant_expression "32" [10:42-10:44]
        │   │   │                           └── constant_primary "32" [10:42-10:44]
        │   │   │                               └── primary_literal "32" [10:42-10:44]
        │   │   │                                   └── integral_number "32" [10:42-10:44]
        │   │   │                                       └── decimal_number "32" [10:42-10:44]
        │   │   │                                           └── unsigned_number "32" [10:42-10:44]
        │   │   └── ) [11:0-11:1]
        │   ├── list_of_port_declarations "(\n    // Global signals\n    input  logic        ..." [11:2-39:1]
        │   │   ├── ( [11:2-11:3]
        │   │   ├── comment "// Global signals" [12:4-12:21]
        │   │   ├── ansi_port_declaration "input  logic                            ap_clk" [13:4-13:50]
        │   │   │   ├── variable_port_header "input  logic" [13:4-13:16]
        │   │   │   │   ├── port_direction "input" [13:4-13:9]
        │   │   │   │   │   └── input [13:4-13:9]
        │   │   │   │   └── variable_port_type "logic" [13:11-13:16]
        │   │   │   │       └── data_type "logic" [13:11-13:16]
        │   │   │   │           └── integer_vector_type "logic" [13:11-13:16]
        │   │   │   │               └── logic [13:11-13:16]
        │   │   │   └── simple_identifier "ap_clk" [13:44-13:50]
        │   │   ├── , [13:50-13:51]
        │   │   ├── ansi_port_declaration "input  logic                            ap_rst_n" [14:4-14:52]
        │   │   │   ├── variable_port_header "input  logic" [14:4-14:16]
        │   │   │   │   ├── port_direction "input" [14:4-14:9]
        │   │   │   │   │   └── input [14:4-14:9]
        │   │   │   │   └── variable_port_type "logic" [14:11-14:16]
        │   │   │   │       └── data_type "logic" [14:11-14:16]
        │   │   │   │           └── integer_vector_type "logic" [14:11-14:16]
        │   │   │   │               └── logic [14:11-14:16]
        │   │   │   └── simple_identifier "ap_rst_n" [14:44-14:52]
        │   │   ├── , [14:52-14:53]
        │   │   ├── comment "// brainsmith:pragma:INTERFACE input" [16:4-16:40]
        │   │   ├── comment "// brainsmith:pragma:DATATYPE ap_fixed<16,6>" [17:4-17:48]
        │   │   ├── comment "// brainsmith:pragma:BDIM [*, 768]" [18:4-18:38]
        │   │   ├── comment "// brainsmith:pragma:SDIM [1, SIMD]" [19:4-19:39]
        │   │   ├── ansi_port_declaration "input  logic [INPUT_WIDTH-1:0]          s_axis_inp..." [20:4-20:62]
        │   │   │   ├── variable_port_header "input  logic [INPUT_WIDTH-1:0]" [20:4-20:34]
        │   │   │   │   ├── port_direction "input" [20:4-20:9]
        │   │   │   │   │   └── input [20:4-20:9]
        │   │   │   │   └── variable_port_type "logic [INPUT_WIDTH-1:0]" [20:11-20:34]
        │   │   │   │       └── data_type "logic [INPUT_WIDTH-1:0]" [20:11-20:34]
        │   │   │   │           ├── integer_vector_type "logic" [20:11-20:16]
        │   │   │   │           │   └── logic [20:11-20:16]
        │   │   │   │           └── packed_dimension "[INPUT_WIDTH-1:0]" [20:17-20:34]
        │   │   │   │               ├── [ [20:17-20:18]
        │   │   │   │               ├── constant_range "INPUT_WIDTH-1:0" [20:18-20:33]
        │   │   │   │               │   ├── constant_expression "INPUT_WIDTH-1" [20:18-20:31]
        │   │   │   │               │   │   ├── constant_expression "INPUT_WIDTH" [20:18-20:29]
        │   │   │   │               │   │   │   └── constant_primary "INPUT_WIDTH" [20:18-20:29]
        │   │   │   │               │   │   │       └── simple_identifier "INPUT_WIDTH" [20:18-20:29]
        │   │   │   │               │   │   ├── - [20:29-20:30]
        │   │   │   │               │   │   └── constant_expression "1" [20:30-20:31]
        │   │   │   │               │   │       └── constant_primary "1" [20:30-20:31]
        │   │   │   │               │   │           └── primary_literal "1" [20:30-20:31]
        │   │   │   │               │   │               └── integral_number "1" [20:30-20:31]
        │   │   │   │               │   │                   └── decimal_number "1" [20:30-20:31]
        │   │   │   │               │   │                       └── unsigned_number "1" [20:30-20:31]
        │   │   │   │               │   ├── : [20:31-20:32]
        │   │   │   │               │   └── constant_expression "0" [20:32-20:33]
        │   │   │   │               │       └── constant_primary "0" [20:32-20:33]
        │   │   │   │               │           └── primary_literal "0" [20:32-20:33]
        │   │   │   │               │               └── integral_number "0" [20:32-20:33]
        │   │   │   │               │                   └── decimal_number "0" [20:32-20:33]
        │   │   │   │               │                       └── unsigned_number "0" [20:32-20:33]
        │   │   │   │               └── ] [20:33-20:34]
        │   │   │   └── simple_identifier "s_axis_input_tdata" [20:44-20:62]
        │   │   ├── , [20:62-20:63]
        │   │   ├── ansi_port_declaration "input  logic                            s_axis_inp..." [21:4-21:63]
        │   │   │   ├── variable_port_header "input  logic" [21:4-21:16]
        │   │   │   │   ├── port_direction "input" [21:4-21:9]
        │   │   │   │   │   └── input [21:4-21:9]
        │   │   │   │   └── variable_port_type "logic" [21:11-21:16]
        │   │   │   │       └── data_type "logic" [21:11-21:16]
        │   │   │   │           └── integer_vector_type "logic" [21:11-21:16]
        │   │   │   │               └── logic [21:11-21:16]
        │   │   │   └── simple_identifier "s_axis_input_tvalid" [21:44-21:63]
        │   │   ├── , [21:63-21:64]
        │   │   ├── ansi_port_declaration "output logic                            s_axis_inp..." [22:4-22:63]
        │   │   │   ├── variable_port_header "output logic" [22:4-22:16]
        │   │   │   │   ├── port_direction "output" [22:4-22:10]
        │   │   │   │   │   └── output [22:4-22:10]
        │   │   │   │   └── variable_port_type "logic" [22:11-22:16]
        │   │   │   │       └── data_type "logic" [22:11-22:16]
        │   │   │   │           └── integer_vector_type "logic" [22:11-22:16]
        │   │   │   │               └── logic [22:11-22:16]
        │   │   │   └── simple_identifier "s_axis_input_tready" [22:44-22:63]
        │   │   ├── , [22:63-22:64]
        │   │   ├── comment "// brainsmith:pragma:INTERFACE weight" [24:4-24:41]
        │   │   ├── comment "// brainsmith:pragma:DATATYPE ap_fixed<16,6>" [25:4-25:48]
        │   │   ├── comment "// brainsmith:pragma:BDIM [768, 512]" [26:4-26:40]
        │   │   ├── comment "// brainsmith:pragma:SDIM [SIMD, PE]" [27:4-27:40]
        │   │   ├── ansi_port_declaration "input  logic [INPUT_WIDTH-1:0]          s_axis_wei..." [28:4-28:63]
        │   │   │   ├── variable_port_header "input  logic [INPUT_WIDTH-1:0]" [28:4-28:34]
        │   │   │   │   ├── port_direction "input" [28:4-28:9]
        │   │   │   │   │   └── input [28:4-28:9]
        │   │   │   │   └── variable_port_type "logic [INPUT_WIDTH-1:0]" [28:11-28:34]
        │   │   │   │       └── data_type "logic [INPUT_WIDTH-1:0]" [28:11-28:34]
        │   │   │   │           ├── integer_vector_type "logic" [28:11-28:16]
        │   │   │   │           │   └── logic [28:11-28:16]
        │   │   │   │           └── packed_dimension "[INPUT_WIDTH-1:0]" [28:17-28:34]
        │   │   │   │               ├── [ [28:17-28:18]
        │   │   │   │               ├── constant_range "INPUT_WIDTH-1:0" [28:18-28:33]
        │   │   │   │               │   ├── constant_expression "INPUT_WIDTH-1" [28:18-28:31]
        │   │   │   │               │   │   ├── constant_expression "INPUT_WIDTH" [28:18-28:29]
        │   │   │   │               │   │   │   └── constant_primary "INPUT_WIDTH" [28:18-28:29]
        │   │   │   │               │   │   │       └── simple_identifier "INPUT_WIDTH" [28:18-28:29]
        │   │   │   │               │   │   ├── - [28:29-28:30]
        │   │   │   │               │   │   └── constant_expression "1" [28:30-28:31]
        │   │   │   │               │   │       └── constant_primary "1" [28:30-28:31]
        │   │   │   │               │   │           └── primary_literal "1" [28:30-28:31]
        │   │   │   │               │   │               └── integral_number "1" [28:30-28:31]
        │   │   │   │               │   │                   └── decimal_number "1" [28:30-28:31]
        │   │   │   │               │   │                       └── unsigned_number "1" [28:30-28:31]
        │   │   │   │               │   ├── : [28:31-28:32]
        │   │   │   │               │   └── constant_expression "0" [28:32-28:33]
        │   │   │   │               │       └── constant_primary "0" [28:32-28:33]
        │   │   │   │               │           └── primary_literal "0" [28:32-28:33]
        │   │   │   │               │               └── integral_number "0" [28:32-28:33]
        │   │   │   │               │                   └── decimal_number "0" [28:32-28:33]
        │   │   │   │               │                       └── unsigned_number "0" [28:32-28:33]
        │   │   │   │               └── ] [28:33-28:34]
        │   │   │   └── simple_identifier "s_axis_weight_tdata" [28:44-28:63]
        │   │   ├── , [28:63-28:64]
        │   │   ├── ansi_port_declaration "input  logic                            s_axis_wei..." [29:4-29:64]
        │   │   │   ├── variable_port_header "input  logic" [29:4-29:16]
        │   │   │   │   ├── port_direction "input" [29:4-29:9]
        │   │   │   │   │   └── input [29:4-29:9]
        │   │   │   │   └── variable_port_type "logic" [29:11-29:16]
        │   │   │   │       └── data_type "logic" [29:11-29:16]
        │   │   │   │           └── integer_vector_type "logic" [29:11-29:16]
        │   │   │   │               └── logic [29:11-29:16]
        │   │   │   └── simple_identifier "s_axis_weight_tvalid" [29:44-29:64]
        │   │   ├── , [29:64-29:65]
        │   │   ├── ansi_port_declaration "output logic                            s_axis_wei..." [30:4-30:64]
        │   │   │   ├── variable_port_header "output logic" [30:4-30:16]
        │   │   │   │   ├── port_direction "output" [30:4-30:10]
        │   │   │   │   │   └── output [30:4-30:10]
        │   │   │   │   └── variable_port_type "logic" [30:11-30:16]
        │   │   │   │       └── data_type "logic" [30:11-30:16]
        │   │   │   │           └── integer_vector_type "logic" [30:11-30:16]
        │   │   │   │               └── logic [30:11-30:16]
        │   │   │   └── simple_identifier "s_axis_weight_tready" [30:44-30:64]
        │   │   ├── , [30:64-30:65]
        │   │   ├── comment "// brainsmith:pragma:INTERFACE output" [32:4-32:41]
        │   │   ├── comment "// brainsmith:pragma:DATATYPE ap_fixed<32,16>" [33:4-33:49]
        │   │   ├── comment "// brainsmith:pragma:BDIM [*, 512]" [34:4-34:38]
        │   │   ├── comment "// brainsmith:pragma:SDIM [1, PE]" [35:4-35:37]
        │   │   ├── ansi_port_declaration "output logic [OUTPUT_WIDTH-1:0]         m_axis_out..." [36:4-36:63]
        │   │   │   ├── variable_port_header "output logic [OUTPUT_WIDTH-1:0]" [36:4-36:35]
        │   │   │   │   ├── port_direction "output" [36:4-36:10]
        │   │   │   │   │   └── output [36:4-36:10]
        │   │   │   │   └── variable_port_type "logic [OUTPUT_WIDTH-1:0]" [36:11-36:35]
        │   │   │   │       └── data_type "logic [OUTPUT_WIDTH-1:0]" [36:11-36:35]
        │   │   │   │           ├── integer_vector_type "logic" [36:11-36:16]
        │   │   │   │           │   └── logic [36:11-36:16]
        │   │   │   │           └── packed_dimension "[OUTPUT_WIDTH-1:0]" [36:17-36:35]
        │   │   │   │               ├── [ [36:17-36:18]
        │   │   │   │               ├── constant_range "OUTPUT_WIDTH-1:0" [36:18-36:34]
        │   │   │   │               │   ├── constant_expression "OUTPUT_WIDTH-1" [36:18-36:32]
        │   │   │   │               │   │   ├── constant_expression "OUTPUT_WIDTH" [36:18-36:30]
        │   │   │   │               │   │   │   └── constant_primary "OUTPUT_WIDTH" [36:18-36:30]
        │   │   │   │               │   │   │       └── simple_identifier "OUTPUT_WIDTH" [36:18-36:30]
        │   │   │   │               │   │   ├── - [36:30-36:31]
        │   │   │   │               │   │   └── constant_expression "1" [36:31-36:32]
        │   │   │   │               │   │       └── constant_primary "1" [36:31-36:32]
        │   │   │   │               │   │           └── primary_literal "1" [36:31-36:32]
        │   │   │   │               │   │               └── integral_number "1" [36:31-36:32]
        │   │   │   │               │   │                   └── decimal_number "1" [36:31-36:32]
        │   │   │   │               │   │                       └── unsigned_number "1" [36:31-36:32]
        │   │   │   │               │   ├── : [36:32-36:33]
        │   │   │   │               │   └── constant_expression "0" [36:33-36:34]
        │   │   │   │               │       └── constant_primary "0" [36:33-36:34]
        │   │   │   │               │           └── primary_literal "0" [36:33-36:34]
        │   │   │   │               │               └── integral_number "0" [36:33-36:34]
        │   │   │   │               │                   └── decimal_number "0" [36:33-36:34]
        │   │   │   │               │                       └── unsigned_number "0" [36:33-36:34]
        │   │   │   │               └── ] [36:34-36:35]
        │   │   │   └── simple_identifier "m_axis_output_tdata" [36:44-36:63]
        │   │   ├── , [36:63-36:64]
        │   │   ├── ansi_port_declaration "output logic                            m_axis_out..." [37:4-37:64]
        │   │   │   ├── variable_port_header "output logic" [37:4-37:16]
        │   │   │   │   ├── port_direction "output" [37:4-37:10]
        │   │   │   │   │   └── output [37:4-37:10]
        │   │   │   │   └── variable_port_type "logic" [37:11-37:16]
        │   │   │   │       └── data_type "logic" [37:11-37:16]
        │   │   │   │           └── integer_vector_type "logic" [37:11-37:16]
        │   │   │   │               └── logic [37:11-37:16]
        │   │   │   └── simple_identifier "m_axis_output_tvalid" [37:44-37:64]
        │   │   ├── , [37:64-37:65]
        │   │   ├── ansi_port_declaration "input  logic                            m_axis_out..." [38:4-38:64]
        │   │   │   ├── variable_port_header "input  logic" [38:4-38:16]
        │   │   │   │   ├── port_direction "input" [38:4-38:9]
        │   │   │   │   │   └── input [38:4-38:9]
        │   │   │   │   └── variable_port_type "logic" [38:11-38:16]
        │   │   │   │       └── data_type "logic" [38:11-38:16]
        │   │   │   │           └── integer_vector_type "logic" [38:11-38:16]
        │   │   │   │               └── logic [38:11-38:16]
        │   │   │   └── simple_identifier "m_axis_output_tready" [38:44-38:64]
        │   │   └── ) [39:0-39:1]
        │   └── ; [39:1-39:2]
        ├── comment "// Implementation would go here" [41:4-41:35]
        └── endmodule [43:0-43:9]