{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649964907490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649964907490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 12:35:07 2022 " "Processing started: Thu Apr 14 12:35:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649964907490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964907490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off apophis -c apophis " "Command: quartus_map --read_settings_files=on --write_settings_files=off apophis -c apophis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964907490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649964907877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649964907877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/drivers/apply_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/drivers/apply_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 apply_speed " "Found entity 1: apply_speed" {  } { { "../hdl/Drivers/apply_speed.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/apply_speed.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATIC_FRICTION static_friction apply_force.v(13) " "Verilog HDL Declaration information at apply_force.v(13): object \"STATIC_FRICTION\" differs only in case from object \"static_friction\" in the same scope" {  } { { "../hdl/Drivers/apply_force.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/apply_force.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649964914555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/drivers/apply_force.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/drivers/apply_force.v" { { "Info" "ISGN_ENTITY_NAME" "1 apply_force " "Found entity 1: apply_force" {  } { { "../hdl/Drivers/apply_force.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/apply_force.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 bin2ascii_seq.v(25) " "Verilog HDL Expression warning at bin2ascii_seq.v(25): truncated literal to match 64 bits" {  } { { "../hdl/Uart/bin2ascii_seq.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/bin2ascii_seq.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1649964914558 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2ascii_seq.v(20) " "Verilog HDL information at bin2ascii_seq.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/Uart/bin2ascii_seq.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/bin2ascii_seq.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649964914559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/uart/bin2ascii_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/uart/bin2ascii_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2ascii_seq " "Found entity 1: bin2ascii_seq" {  } { { "../hdl/Uart/bin2ascii_seq.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/bin2ascii_seq.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/math/absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/math/absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "../hdl/Math/absolute.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Math/absolute.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/drivers/motorcont.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/drivers/motorcont.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_driver " "Found entity 1: motor_driver" {  } { { "../hdl/Drivers/motorcont.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/motorcont.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/drivers/encoder.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/natha/apophis/fpga/hdl/drivers/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../hdl/Drivers/Encoder.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Encoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914563 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder4sig " "Found entity 2: encoder4sig" {  } { { "../hdl/Drivers/Encoder.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Encoder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/drivers/display.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/natha/apophis/fpga/hdl/drivers/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dis " "Found entity 1: bin2dis" {  } { { "../hdl/Drivers/Display.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914564 ""} { "Info" "ISGN_ENTITY_NAME" "2 dis_char " "Found entity 2: dis_char" {  } { { "../hdl/Drivers/Display.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Display.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/math/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/math/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_int " "Found entity 1: div_int" {  } { { "../hdl/Math/divide.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Math/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/uart/send_packet.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/uart/send_packet.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_packet " "Found entity 1: send_packet" {  } { { "../hdl/Uart/send_packet.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/send_packet.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914568 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "printfun.v(97) " "Verilog HDL Module Instantiation warning at printfun.v(97): ignored dangling comma in List of Port Connections" {  } { { "../hdl/Uart/printfun.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/printfun.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649964914570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/uart/printfun.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/uart/printfun.v" { { "Info" "ISGN_ENTITY_NAME" "1 print_str " "Found entity 1: print_str" {  } { { "../hdl/Uart/printfun.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/printfun.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/natha/apophis/fpga/hdl/apophis.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/natha/apophis/fpga/hdl/apophis.v" { { "Info" "ISGN_ENTITY_NAME" "1 apophis " "Found entity 1: apophis" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649964914571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964914571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apophis " "Elaborating entity \"apophis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649964914598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mspeed apophis.v(38) " "Verilog HDL or VHDL warning at apophis.v(38): object \"mspeed\" assigned a value but never read" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649964914599 "|apophis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 apophis.v(40) " "Verilog HDL assignment warning at apophis.v(40): truncated value with size 32 to match size of target (20)" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914600 "|apophis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder4sig encoder4sig:encoder1 " "Elaborating entity \"encoder4sig\" for hierarchy \"encoder4sig:encoder1\"" {  } { { "../hdl/apophis.v" "encoder1" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tBR Encoder.v(48) " "Verilog HDL or VHDL warning at Encoder.v(48): object \"tBR\" assigned a value but never read" {  } { { "../hdl/Drivers/Encoder.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Encoder.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649964914621 "|apophis|encoder4sig:encoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tBF Encoder.v(49) " "Verilog HDL or VHDL warning at Encoder.v(49): object \"tBF\" assigned a value but never read" {  } { { "../hdl/Drivers/Encoder.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Encoder.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649964914621 "|apophis|encoder4sig:encoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "51 32 Encoder.v(162) " "Verilog HDL assignment warning at Encoder.v(162): truncated value with size 51 to match size of target (32)" {  } { { "../hdl/Drivers/Encoder.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Encoder.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914621 "|apophis|encoder4sig:encoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apply_speed apply_speed:af " "Elaborating entity \"apply_speed\" for hierarchy \"apply_speed:af\"" {  } { { "../hdl/apophis.v" "af" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_driver apply_speed:af\|motor_driver:md0 " "Elaborating entity \"motor_driver\" for hierarchy \"apply_speed:af\|motor_driver:md0\"" {  } { { "../hdl/Drivers/apply_speed.v" "md0" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/apply_speed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 motorcont.v(8) " "Verilog HDL assignment warning at motorcont.v(8): truncated value with size 32 to match size of target (20)" {  } { { "../hdl/Drivers/motorcont.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/motorcont.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914627 "|apophis|apply_speed:af|motor_driver:md0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_packet send_packet:pack " "Elaborating entity \"send_packet\" for hierarchy \"send_packet:pack\"" {  } { { "../hdl/apophis.v" "pack" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_str send_packet:pack\|print_str:str_writer " "Elaborating entity \"print_str\" for hierarchy \"send_packet:pack\|print_str:str_writer\"" {  } { { "../hdl/Uart/send_packet.v" "str_writer" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/send_packet.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "368 8 printfun.v(99) " "Verilog HDL assignment warning at printfun.v(99): truncated value with size 368 to match size of target (8)" {  } { { "../hdl/Uart/printfun.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/printfun.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914631 "|apophis|send_packet:pack|print_str:str_writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 printfun.v(119) " "Verilog HDL assignment warning at printfun.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/Uart/printfun.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/printfun.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914631 "|apophis|send_packet:pack|print_str:str_writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart send_packet:pack\|print_str:str_writer\|uart:uart0 " "Elaborating entity \"uart\" for hierarchy \"send_packet:pack\|print_str:str_writer\|uart:uart0\"" {  } { { "../hdl/Uart/printfun.v" "uart0" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/printfun.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(56) " "Verilog HDL assignment warning at uart.v(56): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(57) " "Verilog HDL assignment warning at uart.v(57): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(89) " "Verilog HDL assignment warning at uart.v(89): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(91) " "Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(94) " "Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(96) " "Verilog HDL assignment warning at uart.v(96): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(97) " "Verilog HDL assignment warning at uart.v(97): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(137) " "Verilog HDL assignment warning at uart.v(137): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(181) " "Verilog HDL assignment warning at uart.v(181): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(191) " "Verilog HDL assignment warning at uart.v(191): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/Uart/uart.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/Uart/uart.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649964914633 "|apophis|send_packet:pack|print_str:str_writer|uart:uart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dis bin2dis:b2d " "Elaborating entity \"bin2dis\" for hierarchy \"bin2dis:b2d\"" {  } { { "../hdl/apophis.v" "b2d" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dis_char bin2dis:b2d\|dis_char:ch1 " "Elaborating entity \"dis_char\" for hierarchy \"bin2dis:b2d\|dis_char:ch1\"" {  } { { "../hdl/Drivers/Display.v" "ch1" { Text "C:/Users/natha/Apophis/FPGA/hdl/Drivers/Display.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964914636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649964915538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[0\] VCC " "Pin \"DIS\[0\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[1\] GND " "Pin \"DIS\[1\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[2\] GND " "Pin \"DIS\[2\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[3\] VCC " "Pin \"DIS\[3\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[4\] VCC " "Pin \"DIS\[4\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[5\] GND " "Pin \"DIS\[5\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[6\] GND " "Pin \"DIS\[6\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[7\] GND " "Pin \"DIS\[7\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[8\] GND " "Pin \"DIS\[8\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[9\] GND " "Pin \"DIS\[9\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[10\] VCC " "Pin \"DIS\[10\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[11\] VCC " "Pin \"DIS\[11\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[12\] VCC " "Pin \"DIS\[12\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[13\] VCC " "Pin \"DIS\[13\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[14\] GND " "Pin \"DIS\[14\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[15\] GND " "Pin \"DIS\[15\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[16\] GND " "Pin \"DIS\[16\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[17\] GND " "Pin \"DIS\[17\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[18\] GND " "Pin \"DIS\[18\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[19\] GND " "Pin \"DIS\[19\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[20\] VCC " "Pin \"DIS\[20\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[21\] GND " "Pin \"DIS\[21\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[22\] VCC " "Pin \"DIS\[22\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[23\] VCC " "Pin \"DIS\[23\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[24\] VCC " "Pin \"DIS\[24\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[25\] GND " "Pin \"DIS\[25\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[26\] GND " "Pin \"DIS\[26\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[27\] GND " "Pin \"DIS\[27\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[28\] GND " "Pin \"DIS\[28\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[29\] GND " "Pin \"DIS\[29\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[30\] VCC " "Pin \"DIS\[30\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[31\] GND " "Pin \"DIS\[31\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[32\] GND " "Pin \"DIS\[32\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[33\] VCC " "Pin \"DIS\[33\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[34\] GND " "Pin \"DIS\[34\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[35\] GND " "Pin \"DIS\[35\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[36\] GND " "Pin \"DIS\[36\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[37\] GND " "Pin \"DIS\[37\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[38\] GND " "Pin \"DIS\[38\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[39\] GND " "Pin \"DIS\[39\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[40\] GND " "Pin \"DIS\[40\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS\[41\] VCC " "Pin \"DIS\[41\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|DIS[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor\[0\] VCC " "Pin \"motor\[0\]\" is stuck at VCC" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|motor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor\[1\] GND " "Pin \"motor\[1\]\" is stuck at GND" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649964915852 "|apophis|motor[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649964915852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649964915947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649964916884 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916940 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1649964916940 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Inverted_Pend 24 " "Ignored 24 assignments for entity \"Inverted_Pend\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Inverted_Pend -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Inverted_Pend -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Inverted_Pend -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649964916941 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1649964916941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/natha/Apophis/FPGA/synthesis/output_files/apophis.map.smsg " "Generated suppressed messages file C:/Users/natha/Apophis/FPGA/synthesis/output_files/apophis.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964916964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649964917168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649964917168 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc1\[2\] " "No output dependent on input pin \"enc1\[2\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|enc1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc2\[2\] " "No output dependent on input pin \"enc2\[2\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|enc2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd " "No output dependent on input pin \"rxd\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|rxd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/apophis.v" "" { Text "C:/Users/natha/Apophis/FPGA/hdl/apophis.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649964917317 "|apophis|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649964917317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2274 " "Implemented 2274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649964917317 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649964917317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2207 " "Implemented 2207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649964917317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649964917317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649964917338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 12:35:17 2022 " "Processing ended: Thu Apr 14 12:35:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649964917338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649964917338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649964917338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649964917338 ""}
