

================================================================
== Vitis HLS Report for 'push_tensor1d_1'
================================================================
* Date:           Tue Sep 30 15:49:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      782|      782|  3.128 us|  3.128 us|  782|  782|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51  |push_tensor1d_1_Pipeline_VITIS_LOOP_12_1  |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       13|       56|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      162|     -|
|Register             |        -|      -|       76|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       89|      218|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+----+----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+----+----+-----+
    |grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51  |push_tensor1d_1_Pipeline_VITIS_LOOP_12_1  |        0|   0|  13|  56|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+----+-----+
    |Total                                               |                                          |        0|   0|  13|  56|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   5|         14|    1|         14|
    |gmem_blk_n_AR          |   1|          2|    1|          2|
    |m_axi_gmem_0_ARADDR    |  64|          3|   64|        192|
    |m_axi_gmem_0_ARBURST   |   8|          2|    2|          4|
    |m_axi_gmem_0_ARCACHE   |   8|          2|    4|          8|
    |m_axi_gmem_0_ARID      |   1|          2|    1|          2|
    |m_axi_gmem_0_ARLEN     |  32|          3|   32|         96|
    |m_axi_gmem_0_ARLOCK    |   8|          2|    2|          4|
    |m_axi_gmem_0_ARPROT    |   8|          2|    3|          6|
    |m_axi_gmem_0_ARQOS     |   8|          2|    4|          8|
    |m_axi_gmem_0_ARREGION  |   8|          2|    4|          8|
    |m_axi_gmem_0_ARSIZE    |   8|          2|    3|          6|
    |m_axi_gmem_0_ARUSER    |   1|          2|    1|          2|
    |m_axi_gmem_0_ARVALID   |   1|          3|    1|          3|
    |m_axi_gmem_0_RREADY    |   1|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 162|         45|  124|        357|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  13|   0|   13|          0|
    |grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_89                                                  |  62|   0|   62|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  76|   0|   76|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  push_tensor1d.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  push_tensor1d.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  push_tensor1d.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  push_tensor1d.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  push_tensor1d.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  push_tensor1d.1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|             gmem|       pointer|
|tsor                   |   in|   64|     ap_none|             tsor|        scalar|
|x_strm_din             |  out|   32|     ap_fifo|           x_strm|       pointer|
|x_strm_full_n          |   in|    1|     ap_fifo|           x_strm|       pointer|
|x_strm_write           |  out|    1|     ap_fifo|           x_strm|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

