#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jan 15 13:37:55 2021
# Process ID: 3672
# Current directory: C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8728 C:\Users\gorka\Documents\Repostiorios\Serial-Basys3\RXTX_Serial\RX_Serial.xpr
# Log file: C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/vivado.log
# Journal file: C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 842.922 ; gain = 88.008
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 902.320 ; gain = 53.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-3491] module 'FrekuentziaZatitzailea' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/FrekuentziaZatitzailea.vhd:15' bound to instance 'U1' of component 'FrekuentziaZatitzailea' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'FrekuentziaZatitzailea' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/FrekuentziaZatitzailea.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FrekuentziaZatitzailea' (1#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/FrekuentziaZatitzailea.vhd:20]
INFO: [Synth 8-3491] module 'kcuart_rx' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:12' bound to instance 'U2' of component 'kcuart_rx' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'kcuart_rx' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:67]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'stop_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:72]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:142]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:155]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:165]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:178]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-113] binding component instance 'valid_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'valid_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:196]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-113] binding component instance 'purge_lut' to cell 'LUT3' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'purge_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:213]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:234]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:271]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'strobe_lut' to cell 'LUT2' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:281]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'strobe_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:289]
WARNING: [Synth 8-2887] Directive 'init' on 'valid_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'purge_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'strobe_lut' is unsupported and ignored
INFO: [Synth 8-256] done synthesizing module 'kcuart_rx' (2#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/imports/FITXATEGIAK/kcuart_rx.vhd:23]
INFO: [Synth 8-3491] module 'EM' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:35' bound to instance 'U4' of component 'EM' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'EM' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:54]
WARNING: [Synth 8-614] signal 'data_strobe' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 'kontadorea' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 'datain' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 's_uno' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 's_dos' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 's_tres' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-614] signal 's_cuatro' is read in the process but is not in the sensitivity list [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element s_uno_reg was removed.  [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element s_dos_reg was removed.  [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element s_tres_reg was removed.  [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element s_cuatro_reg was removed.  [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'EM' (3#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/EM.vhd:54]
INFO: [Synth 8-3491] module 'kcuart_tx' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:13' bound to instance 'U5' of component 'kcuart_tx' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'kcuart_tx' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:25]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux1_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:84]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux2_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:94]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux3_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:104]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux4_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:114]
INFO: [Synth 8-113] binding component instance 'mux5_muxf5' to cell 'MUXF5' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:124]
INFO: [Synth 8-113] binding component instance 'mux6_muxf5' to cell 'MUXF5' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:130]
INFO: [Synth 8-113] binding component instance 'mux7_muxf6' to cell 'MUXF6' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:136]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pipeline_serial' to cell 'FDRS' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:144]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:165]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'count_lut' to cell 'LUT2' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:172]
INFO: [Synth 8-113] binding component instance 'mask_and' to cell 'MULT_AND' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:180]
INFO: [Synth 8-113] binding component instance 'count_muxcy' to cell 'MUXCY' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:188]
INFO: [Synth 8-113] binding component instance 'count_xor' to cell 'XORCY' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:194]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:165]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'count_lut' to cell 'LUT2' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:172]
INFO: [Synth 8-113] binding component instance 'mask_and' to cell 'MULT_AND' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:180]
INFO: [Synth 8-113] binding component instance 'count_muxcy' to cell 'MUXCY' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:204]
INFO: [Synth 8-113] binding component instance 'count_xor' to cell 'XORCY' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:210]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:165]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'count_lut' to cell 'LUT2' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:172]
INFO: [Synth 8-113] binding component instance 'mask_and' to cell 'MULT_AND' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:180]
INFO: [Synth 8-113] binding component instance 'count_muxcy' to cell 'MUXCY' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:204]
INFO: [Synth 8-113] binding component instance 'count_xor' to cell 'XORCY' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:210]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-113] binding component instance 'ready_lut' to cell 'LUT3' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:221]
	Parameter INIT bound to: 16'b0000000110010000 
INFO: [Synth 8-113] binding component instance 'start_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_start_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:242]
	Parameter INIT bound to: 16'b0001010101000000 
INFO: [Synth 8-113] binding component instance 'run_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:251]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_run_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:261]
	Parameter INIT bound to: 8'b10010100 
INFO: [Synth 8-113] binding component instance 'hot_state_lut' to cell 'LUT3' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'hot_state_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:278]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay14_srl' to cell 'SRL16E' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:284]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_bit_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:297]
	Parameter INIT bound to: 16'b0000000110000000 
INFO: [Synth 8-113] binding component instance 'stop_lut' to cell 'LUT4' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:305]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_stop_reg' to cell 'FDE' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:315]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'complete_lut' to cell 'LUT2' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:323]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_complete_reg' to cell 'FD' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:331]
WARNING: [Synth 8-2887] Directive 'init' on 'mux1_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux2_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux3_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux4_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'ready_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'start_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'run_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'hot_state_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'stop_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'complete_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[0].count_lut ' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[1].count_lut ' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[2].count_lut ' is unsupported and ignored
INFO: [Synth 8-256] done synthesizing module 'kcuart_tx' (4#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/trasmisor.vhd:25]
INFO: [Synth 8-3491] module 'para_mandar' declared at 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/para_mandar.vhd:35' bound to instance 'U6' of component 'para_mandar' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'para_mandar' [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/para_mandar.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'para_mandar' (5#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/para_mandar.vhd:46]
WARNING: [Synth 8-3848] Net seg in module/entity top does not have driver. [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:40]
WARNING: [Synth 8-3848] Net an in module/entity top does not have driver. [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/sources_1/new/top.vhd:49]
WARNING: [Synth 8-3331] design EM has unconnected port clk16
WARNING: [Synth 8-3331] design top has unconnected port seg[6]
WARNING: [Synth 8-3331] design top has unconnected port seg[5]
WARNING: [Synth 8-3331] design top has unconnected port seg[4]
WARNING: [Synth 8-3331] design top has unconnected port seg[3]
WARNING: [Synth 8-3331] design top has unconnected port seg[2]
WARNING: [Synth 8-3331] design top has unconnected port seg[1]
WARNING: [Synth 8-3331] design top has unconnected port seg[0]
WARNING: [Synth 8-3331] design top has unconnected port an[3]
WARNING: [Synth 8-3331] design top has unconnected port an[2]
WARNING: [Synth 8-3331] design top has unconnected port an[1]
WARNING: [Synth 8-3331] design top has unconnected port an[0]
WARNING: [Synth 8-3331] design top has unconnected port send_character
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 931.383 ; gain = 82.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 931.383 ; gain = 82.422
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/RXTX_Serial/RX_Serial.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 26 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1212.379 ; gain = 363.418
107 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1212.379 ; gain = 363.418
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 15 13:39:08 2021...
