
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 07:30:48 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fnmadd.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fnmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_9971:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b803fff; valaddr_reg:x12; val_offset:29850*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29850*FLEN/8, x13, x9, x10)

inst_9972:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffe000; valaddr_reg:x12; val_offset:29853*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29853*FLEN/8, x13, x9, x10)

inst_9973:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b801fff; valaddr_reg:x12; val_offset:29856*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29856*FLEN/8, x13, x9, x10)

inst_9974:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfff000; valaddr_reg:x12; val_offset:29859*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29859*FLEN/8, x13, x9, x10)

inst_9975:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800fff; valaddr_reg:x12; val_offset:29862*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29862*FLEN/8, x13, x9, x10)

inst_9976:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfff800; valaddr_reg:x12; val_offset:29865*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29865*FLEN/8, x13, x9, x10)

inst_9977:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8007ff; valaddr_reg:x12; val_offset:29868*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29868*FLEN/8, x13, x9, x10)

inst_9978:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffc00; valaddr_reg:x12; val_offset:29871*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29871*FLEN/8, x13, x9, x10)

inst_9979:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8003ff; valaddr_reg:x12; val_offset:29874*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29874*FLEN/8, x13, x9, x10)

inst_9980:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffe00; valaddr_reg:x12; val_offset:29877*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29877*FLEN/8, x13, x9, x10)

inst_9981:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8001ff; valaddr_reg:x12; val_offset:29880*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29880*FLEN/8, x13, x9, x10)

inst_9982:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffff00; valaddr_reg:x12; val_offset:29883*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29883*FLEN/8, x13, x9, x10)

inst_9983:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8000ff; valaddr_reg:x12; val_offset:29886*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29886*FLEN/8, x13, x9, x10)

inst_9984:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffff80; valaddr_reg:x12; val_offset:29889*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29889*FLEN/8, x13, x9, x10)

inst_9985:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80007f; valaddr_reg:x12; val_offset:29892*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29892*FLEN/8, x13, x9, x10)

inst_9986:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffffc0; valaddr_reg:x12; val_offset:29895*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29895*FLEN/8, x13, x9, x10)

inst_9987:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80003f; valaddr_reg:x12; val_offset:29898*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29898*FLEN/8, x13, x9, x10)

inst_9988:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffffe0; valaddr_reg:x12; val_offset:29901*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29901*FLEN/8, x13, x9, x10)

inst_9989:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80001f; valaddr_reg:x12; val_offset:29904*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29904*FLEN/8, x13, x9, x10)

inst_9990:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffff0; valaddr_reg:x12; val_offset:29907*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29907*FLEN/8, x13, x9, x10)

inst_9991:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80000f; valaddr_reg:x12; val_offset:29910*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29910*FLEN/8, x13, x9, x10)

inst_9992:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffff8; valaddr_reg:x12; val_offset:29913*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29913*FLEN/8, x13, x9, x10)

inst_9993:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800007; valaddr_reg:x12; val_offset:29916*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29916*FLEN/8, x13, x9, x10)

inst_9994:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffffc; valaddr_reg:x12; val_offset:29919*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29919*FLEN/8, x13, x9, x10)

inst_9995:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800003; valaddr_reg:x12; val_offset:29922*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29922*FLEN/8, x13, x9, x10)

inst_9996:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffffe; valaddr_reg:x12; val_offset:29925*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29925*FLEN/8, x13, x9, x10)

inst_9997:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800001; valaddr_reg:x12; val_offset:29928*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29928*FLEN/8, x13, x9, x10)

inst_9998:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:29931*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29931*FLEN/8, x13, x9, x10)

inst_9999:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f800007; valaddr_reg:x12; val_offset:29934*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29934*FLEN/8, x13, x9, x10)

inst_10000:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:29937*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29937*FLEN/8, x13, x9, x10)

inst_10001:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f800003; valaddr_reg:x12; val_offset:29940*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29940*FLEN/8, x13, x9, x10)

inst_10002:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:29943*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29943*FLEN/8, x13, x9, x10)

inst_10003:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f800001; valaddr_reg:x12; val_offset:29946*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29946*FLEN/8, x13, x9, x10)

inst_10004:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:29949*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29949*FLEN/8, x13, x9, x10)

inst_10005:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:29952*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29952*FLEN/8, x13, x9, x10)

inst_10006:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f999999; valaddr_reg:x12; val_offset:29955*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29955*FLEN/8, x13, x9, x10)

inst_10007:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:29958*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29958*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_78)
inst_10008:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:29961*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29961*FLEN/8, x13, x9, x10)

inst_10009:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:29964*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29964*FLEN/8, x13, x9, x10)

inst_10010:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:29967*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29967*FLEN/8, x13, x9, x10)

inst_10011:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:29970*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29970*FLEN/8, x13, x9, x10)

inst_10012:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:29973*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29973*FLEN/8, x13, x9, x10)

inst_10013:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:29976*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29976*FLEN/8, x13, x9, x10)

inst_10014:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c000000; valaddr_reg:x12; val_offset:29979*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29979*FLEN/8, x13, x9, x10)

inst_10015:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fffff; valaddr_reg:x12; val_offset:29982*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29982*FLEN/8, x13, x9, x10)

inst_10016:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c400000; valaddr_reg:x12; val_offset:29985*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29985*FLEN/8, x13, x9, x10)

inst_10017:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c3fffff; valaddr_reg:x12; val_offset:29988*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29988*FLEN/8, x13, x9, x10)

inst_10018:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c600000; valaddr_reg:x12; val_offset:29991*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29991*FLEN/8, x13, x9, x10)

inst_10019:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c1fffff; valaddr_reg:x12; val_offset:29994*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29994*FLEN/8, x13, x9, x10)

inst_10020:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c700000; valaddr_reg:x12; val_offset:29997*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 29997*FLEN/8, x13, x9, x10)

inst_10021:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c0fffff; valaddr_reg:x12; val_offset:30000*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30000*FLEN/8, x13, x9, x10)

inst_10022:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c780000; valaddr_reg:x12; val_offset:30003*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30003*FLEN/8, x13, x9, x10)

inst_10023:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c07ffff; valaddr_reg:x12; val_offset:30006*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30006*FLEN/8, x13, x9, x10)

inst_10024:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7c0000; valaddr_reg:x12; val_offset:30009*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30009*FLEN/8, x13, x9, x10)

inst_10025:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c03ffff; valaddr_reg:x12; val_offset:30012*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30012*FLEN/8, x13, x9, x10)

inst_10026:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7e0000; valaddr_reg:x12; val_offset:30015*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30015*FLEN/8, x13, x9, x10)

inst_10027:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c01ffff; valaddr_reg:x12; val_offset:30018*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30018*FLEN/8, x13, x9, x10)

inst_10028:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7f0000; valaddr_reg:x12; val_offset:30021*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30021*FLEN/8, x13, x9, x10)

inst_10029:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c00ffff; valaddr_reg:x12; val_offset:30024*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30024*FLEN/8, x13, x9, x10)

inst_10030:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7f8000; valaddr_reg:x12; val_offset:30027*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30027*FLEN/8, x13, x9, x10)

inst_10031:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c007fff; valaddr_reg:x12; val_offset:30030*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30030*FLEN/8, x13, x9, x10)

inst_10032:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fc000; valaddr_reg:x12; val_offset:30033*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30033*FLEN/8, x13, x9, x10)

inst_10033:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c003fff; valaddr_reg:x12; val_offset:30036*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30036*FLEN/8, x13, x9, x10)

inst_10034:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fe000; valaddr_reg:x12; val_offset:30039*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30039*FLEN/8, x13, x9, x10)

inst_10035:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c001fff; valaddr_reg:x12; val_offset:30042*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30042*FLEN/8, x13, x9, x10)

inst_10036:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ff000; valaddr_reg:x12; val_offset:30045*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30045*FLEN/8, x13, x9, x10)

inst_10037:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c000fff; valaddr_reg:x12; val_offset:30048*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30048*FLEN/8, x13, x9, x10)

inst_10038:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ff800; valaddr_reg:x12; val_offset:30051*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30051*FLEN/8, x13, x9, x10)

inst_10039:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c0007ff; valaddr_reg:x12; val_offset:30054*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30054*FLEN/8, x13, x9, x10)

inst_10040:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ffc00; valaddr_reg:x12; val_offset:30057*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30057*FLEN/8, x13, x9, x10)

inst_10041:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c0003ff; valaddr_reg:x12; val_offset:30060*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30060*FLEN/8, x13, x9, x10)

inst_10042:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ffe00; valaddr_reg:x12; val_offset:30063*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30063*FLEN/8, x13, x9, x10)

inst_10043:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c0001ff; valaddr_reg:x12; val_offset:30066*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30066*FLEN/8, x13, x9, x10)

inst_10044:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fff00; valaddr_reg:x12; val_offset:30069*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30069*FLEN/8, x13, x9, x10)

inst_10045:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c0000ff; valaddr_reg:x12; val_offset:30072*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30072*FLEN/8, x13, x9, x10)

inst_10046:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fff80; valaddr_reg:x12; val_offset:30075*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30075*FLEN/8, x13, x9, x10)

inst_10047:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c00007f; valaddr_reg:x12; val_offset:30078*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30078*FLEN/8, x13, x9, x10)

inst_10048:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fffc0; valaddr_reg:x12; val_offset:30081*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30081*FLEN/8, x13, x9, x10)

inst_10049:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c00003f; valaddr_reg:x12; val_offset:30084*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30084*FLEN/8, x13, x9, x10)

inst_10050:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7fffe0; valaddr_reg:x12; val_offset:30087*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30087*FLEN/8, x13, x9, x10)

inst_10051:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c00001f; valaddr_reg:x12; val_offset:30090*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30090*FLEN/8, x13, x9, x10)

inst_10052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ffff0; valaddr_reg:x12; val_offset:30093*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30093*FLEN/8, x13, x9, x10)

inst_10053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c00000f; valaddr_reg:x12; val_offset:30096*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30096*FLEN/8, x13, x9, x10)

inst_10054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ffff8; valaddr_reg:x12; val_offset:30099*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30099*FLEN/8, x13, x9, x10)

inst_10055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c000007; valaddr_reg:x12; val_offset:30102*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30102*FLEN/8, x13, x9, x10)

inst_10056:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ffffc; valaddr_reg:x12; val_offset:30105*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30105*FLEN/8, x13, x9, x10)

inst_10057:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c000003; valaddr_reg:x12; val_offset:30108*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30108*FLEN/8, x13, x9, x10)

inst_10058:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c7ffffe; valaddr_reg:x12; val_offset:30111*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30111*FLEN/8, x13, x9, x10)

inst_10059:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x98 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x4c000001; valaddr_reg:x12; val_offset:30114*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30114*FLEN/8, x13, x9, x10)

inst_10060:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:30117*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30117*FLEN/8, x13, x9, x10)

inst_10061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f800007; valaddr_reg:x12; val_offset:30120*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30120*FLEN/8, x13, x9, x10)

inst_10062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:30123*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30123*FLEN/8, x13, x9, x10)

inst_10063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f800003; valaddr_reg:x12; val_offset:30126*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30126*FLEN/8, x13, x9, x10)

inst_10064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:30129*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30129*FLEN/8, x13, x9, x10)

inst_10065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f800001; valaddr_reg:x12; val_offset:30132*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30132*FLEN/8, x13, x9, x10)

inst_10066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:30135*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30135*FLEN/8, x13, x9, x10)

inst_10067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:30138*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30138*FLEN/8, x13, x9, x10)

inst_10068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f999999; valaddr_reg:x12; val_offset:30141*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30141*FLEN/8, x13, x9, x10)

inst_10069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:30144*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30144*FLEN/8, x13, x9, x10)

inst_10070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:30147*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30147*FLEN/8, x13, x9, x10)

inst_10071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:30150*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30150*FLEN/8, x13, x9, x10)

inst_10072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:30153*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30153*FLEN/8, x13, x9, x10)

inst_10073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:30156*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30156*FLEN/8, x13, x9, x10)

inst_10074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:30159*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30159*FLEN/8, x13, x9, x10)

inst_10075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:30162*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30162*FLEN/8, x13, x9, x10)

inst_10076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c800000; valaddr_reg:x12; val_offset:30165*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30165*FLEN/8, x13, x9, x10)

inst_10077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffffff; valaddr_reg:x12; val_offset:30168*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30168*FLEN/8, x13, x9, x10)

inst_10078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cc00000; valaddr_reg:x12; val_offset:30171*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30171*FLEN/8, x13, x9, x10)

inst_10079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cbfffff; valaddr_reg:x12; val_offset:30174*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30174*FLEN/8, x13, x9, x10)

inst_10080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4ce00000; valaddr_reg:x12; val_offset:30177*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30177*FLEN/8, x13, x9, x10)

inst_10081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c9fffff; valaddr_reg:x12; val_offset:30180*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30180*FLEN/8, x13, x9, x10)

inst_10082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cf00000; valaddr_reg:x12; val_offset:30183*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30183*FLEN/8, x13, x9, x10)

inst_10083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c8fffff; valaddr_reg:x12; val_offset:30186*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30186*FLEN/8, x13, x9, x10)

inst_10084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cf80000; valaddr_reg:x12; val_offset:30189*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30189*FLEN/8, x13, x9, x10)

inst_10085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c87ffff; valaddr_reg:x12; val_offset:30192*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30192*FLEN/8, x13, x9, x10)

inst_10086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfc0000; valaddr_reg:x12; val_offset:30195*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30195*FLEN/8, x13, x9, x10)

inst_10087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c83ffff; valaddr_reg:x12; val_offset:30198*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30198*FLEN/8, x13, x9, x10)

inst_10088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfe0000; valaddr_reg:x12; val_offset:30201*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30201*FLEN/8, x13, x9, x10)

inst_10089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c81ffff; valaddr_reg:x12; val_offset:30204*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30204*FLEN/8, x13, x9, x10)

inst_10090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cff0000; valaddr_reg:x12; val_offset:30207*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30207*FLEN/8, x13, x9, x10)

inst_10091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c80ffff; valaddr_reg:x12; val_offset:30210*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30210*FLEN/8, x13, x9, x10)

inst_10092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cff8000; valaddr_reg:x12; val_offset:30213*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30213*FLEN/8, x13, x9, x10)

inst_10093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c807fff; valaddr_reg:x12; val_offset:30216*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30216*FLEN/8, x13, x9, x10)

inst_10094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffc000; valaddr_reg:x12; val_offset:30219*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30219*FLEN/8, x13, x9, x10)

inst_10095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c803fff; valaddr_reg:x12; val_offset:30222*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30222*FLEN/8, x13, x9, x10)

inst_10096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffe000; valaddr_reg:x12; val_offset:30225*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30225*FLEN/8, x13, x9, x10)

inst_10097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c801fff; valaddr_reg:x12; val_offset:30228*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30228*FLEN/8, x13, x9, x10)

inst_10098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfff000; valaddr_reg:x12; val_offset:30231*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30231*FLEN/8, x13, x9, x10)

inst_10099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c800fff; valaddr_reg:x12; val_offset:30234*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30234*FLEN/8, x13, x9, x10)

inst_10100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfff800; valaddr_reg:x12; val_offset:30237*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30237*FLEN/8, x13, x9, x10)

inst_10101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c8007ff; valaddr_reg:x12; val_offset:30240*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30240*FLEN/8, x13, x9, x10)

inst_10102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfffc00; valaddr_reg:x12; val_offset:30243*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30243*FLEN/8, x13, x9, x10)

inst_10103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c8003ff; valaddr_reg:x12; val_offset:30246*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30246*FLEN/8, x13, x9, x10)

inst_10104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfffe00; valaddr_reg:x12; val_offset:30249*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30249*FLEN/8, x13, x9, x10)

inst_10105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c8001ff; valaddr_reg:x12; val_offset:30252*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30252*FLEN/8, x13, x9, x10)

inst_10106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffff00; valaddr_reg:x12; val_offset:30255*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30255*FLEN/8, x13, x9, x10)

inst_10107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c8000ff; valaddr_reg:x12; val_offset:30258*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30258*FLEN/8, x13, x9, x10)

inst_10108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffff80; valaddr_reg:x12; val_offset:30261*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30261*FLEN/8, x13, x9, x10)

inst_10109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c80007f; valaddr_reg:x12; val_offset:30264*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30264*FLEN/8, x13, x9, x10)

inst_10110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffffc0; valaddr_reg:x12; val_offset:30267*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30267*FLEN/8, x13, x9, x10)

inst_10111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c80003f; valaddr_reg:x12; val_offset:30270*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30270*FLEN/8, x13, x9, x10)

inst_10112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cffffe0; valaddr_reg:x12; val_offset:30273*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30273*FLEN/8, x13, x9, x10)

inst_10113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c80001f; valaddr_reg:x12; val_offset:30276*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30276*FLEN/8, x13, x9, x10)

inst_10114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfffff0; valaddr_reg:x12; val_offset:30279*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30279*FLEN/8, x13, x9, x10)

inst_10115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c80000f; valaddr_reg:x12; val_offset:30282*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30282*FLEN/8, x13, x9, x10)

inst_10116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfffff8; valaddr_reg:x12; val_offset:30285*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30285*FLEN/8, x13, x9, x10)

inst_10117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c800007; valaddr_reg:x12; val_offset:30288*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30288*FLEN/8, x13, x9, x10)

inst_10118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfffffc; valaddr_reg:x12; val_offset:30291*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30291*FLEN/8, x13, x9, x10)

inst_10119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c800003; valaddr_reg:x12; val_offset:30294*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30294*FLEN/8, x13, x9, x10)

inst_10120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4cfffffe; valaddr_reg:x12; val_offset:30297*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30297*FLEN/8, x13, x9, x10)

inst_10121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x4c800001; valaddr_reg:x12; val_offset:30300*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30300*FLEN/8, x13, x9, x10)

inst_10122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:30303*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30303*FLEN/8, x13, x9, x10)

inst_10123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3f800007; valaddr_reg:x12; val_offset:30306*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30306*FLEN/8, x13, x9, x10)

inst_10124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:30309*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30309*FLEN/8, x13, x9, x10)

inst_10125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3f800003; valaddr_reg:x12; val_offset:30312*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30312*FLEN/8, x13, x9, x10)

inst_10126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:30315*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30315*FLEN/8, x13, x9, x10)

inst_10127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3f800001; valaddr_reg:x12; val_offset:30318*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30318*FLEN/8, x13, x9, x10)

inst_10128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:30321*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30321*FLEN/8, x13, x9, x10)

inst_10129:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:30324*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30324*FLEN/8, x13, x9, x10)

inst_10130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3f999999; valaddr_reg:x12; val_offset:30327*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30327*FLEN/8, x13, x9, x10)

inst_10131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:30330*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30330*FLEN/8, x13, x9, x10)

inst_10132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:30333*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30333*FLEN/8, x13, x9, x10)

inst_10133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:30336*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30336*FLEN/8, x13, x9, x10)

inst_10134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:30339*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30339*FLEN/8, x13, x9, x10)

inst_10135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:30342*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30342*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_79)
inst_10136:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:30345*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30345*FLEN/8, x13, x9, x10)

inst_10137:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a4000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x351bcc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a4000; op2val:0x351bcc;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:30348*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30348*FLEN/8, x13, x9, x10)

inst_10138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000000; valaddr_reg:x12; val_offset:30351*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30351*FLEN/8, x13, x9, x10)

inst_10139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffff; valaddr_reg:x12; val_offset:30354*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30354*FLEN/8, x13, x9, x10)

inst_10140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d400000; valaddr_reg:x12; val_offset:30357*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30357*FLEN/8, x13, x9, x10)

inst_10141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d3fffff; valaddr_reg:x12; val_offset:30360*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30360*FLEN/8, x13, x9, x10)

inst_10142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d600000; valaddr_reg:x12; val_offset:30363*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30363*FLEN/8, x13, x9, x10)

inst_10143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d1fffff; valaddr_reg:x12; val_offset:30366*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30366*FLEN/8, x13, x9, x10)

inst_10144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d700000; valaddr_reg:x12; val_offset:30369*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30369*FLEN/8, x13, x9, x10)

inst_10145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0fffff; valaddr_reg:x12; val_offset:30372*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30372*FLEN/8, x13, x9, x10)

inst_10146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d780000; valaddr_reg:x12; val_offset:30375*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30375*FLEN/8, x13, x9, x10)

inst_10147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d07ffff; valaddr_reg:x12; val_offset:30378*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30378*FLEN/8, x13, x9, x10)

inst_10148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7c0000; valaddr_reg:x12; val_offset:30381*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30381*FLEN/8, x13, x9, x10)

inst_10149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d03ffff; valaddr_reg:x12; val_offset:30384*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30384*FLEN/8, x13, x9, x10)

inst_10150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7e0000; valaddr_reg:x12; val_offset:30387*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30387*FLEN/8, x13, x9, x10)

inst_10151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d01ffff; valaddr_reg:x12; val_offset:30390*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30390*FLEN/8, x13, x9, x10)

inst_10152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7f0000; valaddr_reg:x12; val_offset:30393*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30393*FLEN/8, x13, x9, x10)

inst_10153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00ffff; valaddr_reg:x12; val_offset:30396*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30396*FLEN/8, x13, x9, x10)

inst_10154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7f8000; valaddr_reg:x12; val_offset:30399*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30399*FLEN/8, x13, x9, x10)

inst_10155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d007fff; valaddr_reg:x12; val_offset:30402*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30402*FLEN/8, x13, x9, x10)

inst_10156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fc000; valaddr_reg:x12; val_offset:30405*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30405*FLEN/8, x13, x9, x10)

inst_10157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d003fff; valaddr_reg:x12; val_offset:30408*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30408*FLEN/8, x13, x9, x10)

inst_10158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fe000; valaddr_reg:x12; val_offset:30411*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30411*FLEN/8, x13, x9, x10)

inst_10159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d001fff; valaddr_reg:x12; val_offset:30414*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30414*FLEN/8, x13, x9, x10)

inst_10160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ff000; valaddr_reg:x12; val_offset:30417*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30417*FLEN/8, x13, x9, x10)

inst_10161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000fff; valaddr_reg:x12; val_offset:30420*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30420*FLEN/8, x13, x9, x10)

inst_10162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ff800; valaddr_reg:x12; val_offset:30423*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30423*FLEN/8, x13, x9, x10)

inst_10163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0007ff; valaddr_reg:x12; val_offset:30426*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30426*FLEN/8, x13, x9, x10)

inst_10164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffc00; valaddr_reg:x12; val_offset:30429*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30429*FLEN/8, x13, x9, x10)

inst_10165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0003ff; valaddr_reg:x12; val_offset:30432*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30432*FLEN/8, x13, x9, x10)

inst_10166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffe00; valaddr_reg:x12; val_offset:30435*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30435*FLEN/8, x13, x9, x10)

inst_10167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0001ff; valaddr_reg:x12; val_offset:30438*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30438*FLEN/8, x13, x9, x10)

inst_10168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fff00; valaddr_reg:x12; val_offset:30441*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30441*FLEN/8, x13, x9, x10)

inst_10169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0000ff; valaddr_reg:x12; val_offset:30444*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30444*FLEN/8, x13, x9, x10)

inst_10170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fff80; valaddr_reg:x12; val_offset:30447*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30447*FLEN/8, x13, x9, x10)

inst_10171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00007f; valaddr_reg:x12; val_offset:30450*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30450*FLEN/8, x13, x9, x10)

inst_10172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffc0; valaddr_reg:x12; val_offset:30453*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30453*FLEN/8, x13, x9, x10)

inst_10173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00003f; valaddr_reg:x12; val_offset:30456*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30456*FLEN/8, x13, x9, x10)

inst_10174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffe0; valaddr_reg:x12; val_offset:30459*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30459*FLEN/8, x13, x9, x10)

inst_10175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00001f; valaddr_reg:x12; val_offset:30462*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30462*FLEN/8, x13, x9, x10)

inst_10176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffff0; valaddr_reg:x12; val_offset:30465*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30465*FLEN/8, x13, x9, x10)

inst_10177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00000f; valaddr_reg:x12; val_offset:30468*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30468*FLEN/8, x13, x9, x10)

inst_10178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffff8; valaddr_reg:x12; val_offset:30471*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30471*FLEN/8, x13, x9, x10)

inst_10179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000007; valaddr_reg:x12; val_offset:30474*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30474*FLEN/8, x13, x9, x10)

inst_10180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffffc; valaddr_reg:x12; val_offset:30477*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30477*FLEN/8, x13, x9, x10)

inst_10181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000003; valaddr_reg:x12; val_offset:30480*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30480*FLEN/8, x13, x9, x10)

inst_10182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffffe; valaddr_reg:x12; val_offset:30483*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30483*FLEN/8, x13, x9, x10)

inst_10183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000001; valaddr_reg:x12; val_offset:30486*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30486*FLEN/8, x13, x9, x10)

inst_10184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:30489*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30489*FLEN/8, x13, x9, x10)

inst_10185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800007; valaddr_reg:x12; val_offset:30492*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30492*FLEN/8, x13, x9, x10)

inst_10186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:30495*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30495*FLEN/8, x13, x9, x10)

inst_10187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800003; valaddr_reg:x12; val_offset:30498*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30498*FLEN/8, x13, x9, x10)

inst_10188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:30501*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30501*FLEN/8, x13, x9, x10)

inst_10189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800001; valaddr_reg:x12; val_offset:30504*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30504*FLEN/8, x13, x9, x10)

inst_10190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:30507*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30507*FLEN/8, x13, x9, x10)

inst_10191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:30510*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30510*FLEN/8, x13, x9, x10)

inst_10192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f999999; valaddr_reg:x12; val_offset:30513*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30513*FLEN/8, x13, x9, x10)

inst_10193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:30516*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30516*FLEN/8, x13, x9, x10)

inst_10194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:30519*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30519*FLEN/8, x13, x9, x10)

inst_10195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:30522*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30522*FLEN/8, x13, x9, x10)

inst_10196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:30525*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30525*FLEN/8, x13, x9, x10)

inst_10197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:30528*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30528*FLEN/8, x13, x9, x10)

inst_10198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:30531*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30531*FLEN/8, x13, x9, x10)

inst_10199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:30534*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30534*FLEN/8, x13, x9, x10)

inst_10200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800000; valaddr_reg:x12; val_offset:30537*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30537*FLEN/8, x13, x9, x10)

inst_10201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffffff; valaddr_reg:x12; val_offset:30540*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30540*FLEN/8, x13, x9, x10)

inst_10202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dc00000; valaddr_reg:x12; val_offset:30543*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30543*FLEN/8, x13, x9, x10)

inst_10203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dbfffff; valaddr_reg:x12; val_offset:30546*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30546*FLEN/8, x13, x9, x10)

inst_10204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4de00000; valaddr_reg:x12; val_offset:30549*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30549*FLEN/8, x13, x9, x10)

inst_10205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d9fffff; valaddr_reg:x12; val_offset:30552*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30552*FLEN/8, x13, x9, x10)

inst_10206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4df00000; valaddr_reg:x12; val_offset:30555*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30555*FLEN/8, x13, x9, x10)

inst_10207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8fffff; valaddr_reg:x12; val_offset:30558*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30558*FLEN/8, x13, x9, x10)

inst_10208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4df80000; valaddr_reg:x12; val_offset:30561*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30561*FLEN/8, x13, x9, x10)

inst_10209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d87ffff; valaddr_reg:x12; val_offset:30564*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30564*FLEN/8, x13, x9, x10)

inst_10210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfc0000; valaddr_reg:x12; val_offset:30567*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30567*FLEN/8, x13, x9, x10)

inst_10211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d83ffff; valaddr_reg:x12; val_offset:30570*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30570*FLEN/8, x13, x9, x10)

inst_10212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfe0000; valaddr_reg:x12; val_offset:30573*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30573*FLEN/8, x13, x9, x10)

inst_10213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d81ffff; valaddr_reg:x12; val_offset:30576*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30576*FLEN/8, x13, x9, x10)

inst_10214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dff0000; valaddr_reg:x12; val_offset:30579*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30579*FLEN/8, x13, x9, x10)

inst_10215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80ffff; valaddr_reg:x12; val_offset:30582*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30582*FLEN/8, x13, x9, x10)

inst_10216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dff8000; valaddr_reg:x12; val_offset:30585*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30585*FLEN/8, x13, x9, x10)

inst_10217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d807fff; valaddr_reg:x12; val_offset:30588*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30588*FLEN/8, x13, x9, x10)

inst_10218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffc000; valaddr_reg:x12; val_offset:30591*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30591*FLEN/8, x13, x9, x10)

inst_10219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d803fff; valaddr_reg:x12; val_offset:30594*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30594*FLEN/8, x13, x9, x10)

inst_10220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffe000; valaddr_reg:x12; val_offset:30597*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30597*FLEN/8, x13, x9, x10)

inst_10221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d801fff; valaddr_reg:x12; val_offset:30600*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30600*FLEN/8, x13, x9, x10)

inst_10222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfff000; valaddr_reg:x12; val_offset:30603*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30603*FLEN/8, x13, x9, x10)

inst_10223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800fff; valaddr_reg:x12; val_offset:30606*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30606*FLEN/8, x13, x9, x10)

inst_10224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfff800; valaddr_reg:x12; val_offset:30609*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30609*FLEN/8, x13, x9, x10)

inst_10225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8007ff; valaddr_reg:x12; val_offset:30612*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30612*FLEN/8, x13, x9, x10)

inst_10226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffc00; valaddr_reg:x12; val_offset:30615*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30615*FLEN/8, x13, x9, x10)

inst_10227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8003ff; valaddr_reg:x12; val_offset:30618*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30618*FLEN/8, x13, x9, x10)

inst_10228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffe00; valaddr_reg:x12; val_offset:30621*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30621*FLEN/8, x13, x9, x10)

inst_10229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8001ff; valaddr_reg:x12; val_offset:30624*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30624*FLEN/8, x13, x9, x10)

inst_10230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffff00; valaddr_reg:x12; val_offset:30627*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30627*FLEN/8, x13, x9, x10)

inst_10231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d8000ff; valaddr_reg:x12; val_offset:30630*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30630*FLEN/8, x13, x9, x10)

inst_10232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffff80; valaddr_reg:x12; val_offset:30633*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30633*FLEN/8, x13, x9, x10)

inst_10233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80007f; valaddr_reg:x12; val_offset:30636*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30636*FLEN/8, x13, x9, x10)

inst_10234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffffc0; valaddr_reg:x12; val_offset:30639*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30639*FLEN/8, x13, x9, x10)

inst_10235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80003f; valaddr_reg:x12; val_offset:30642*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30642*FLEN/8, x13, x9, x10)

inst_10236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dffffe0; valaddr_reg:x12; val_offset:30645*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30645*FLEN/8, x13, x9, x10)

inst_10237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80001f; valaddr_reg:x12; val_offset:30648*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30648*FLEN/8, x13, x9, x10)

inst_10238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffff0; valaddr_reg:x12; val_offset:30651*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30651*FLEN/8, x13, x9, x10)

inst_10239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d80000f; valaddr_reg:x12; val_offset:30654*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30654*FLEN/8, x13, x9, x10)

inst_10240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffff8; valaddr_reg:x12; val_offset:30657*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30657*FLEN/8, x13, x9, x10)

inst_10241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800007; valaddr_reg:x12; val_offset:30660*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30660*FLEN/8, x13, x9, x10)

inst_10242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffffc; valaddr_reg:x12; val_offset:30663*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30663*FLEN/8, x13, x9, x10)

inst_10243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800003; valaddr_reg:x12; val_offset:30666*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30666*FLEN/8, x13, x9, x10)

inst_10244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4dfffffe; valaddr_reg:x12; val_offset:30669*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30669*FLEN/8, x13, x9, x10)

inst_10245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x4d800001; valaddr_reg:x12; val_offset:30672*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30672*FLEN/8, x13, x9, x10)

inst_10246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:30675*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30675*FLEN/8, x13, x9, x10)

inst_10247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f800007; valaddr_reg:x12; val_offset:30678*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30678*FLEN/8, x13, x9, x10)

inst_10248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:30681*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30681*FLEN/8, x13, x9, x10)

inst_10249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f800003; valaddr_reg:x12; val_offset:30684*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30684*FLEN/8, x13, x9, x10)

inst_10250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:30687*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30687*FLEN/8, x13, x9, x10)

inst_10251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f800001; valaddr_reg:x12; val_offset:30690*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30690*FLEN/8, x13, x9, x10)

inst_10252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:30693*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30693*FLEN/8, x13, x9, x10)

inst_10253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:30696*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30696*FLEN/8, x13, x9, x10)

inst_10254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3f999999; valaddr_reg:x12; val_offset:30699*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30699*FLEN/8, x13, x9, x10)

inst_10255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:30702*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30702*FLEN/8, x13, x9, x10)

inst_10256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:30705*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30705*FLEN/8, x13, x9, x10)

inst_10257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:30708*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30708*FLEN/8, x13, x9, x10)

inst_10258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:30711*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30711*FLEN/8, x13, x9, x10)

inst_10259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:30714*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30714*FLEN/8, x13, x9, x10)

inst_10260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:30717*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30717*FLEN/8, x13, x9, x10)

inst_10261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x23b2ee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x64160e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea3b2ee; op2val:0x64160e;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:30720*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30720*FLEN/8, x13, x9, x10)

inst_10262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e000000; valaddr_reg:x12; val_offset:30723*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30723*FLEN/8, x13, x9, x10)

inst_10263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fffff; valaddr_reg:x12; val_offset:30726*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30726*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_80)
inst_10264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e400000; valaddr_reg:x12; val_offset:30729*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30729*FLEN/8, x13, x9, x10)

inst_10265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e3fffff; valaddr_reg:x12; val_offset:30732*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30732*FLEN/8, x13, x9, x10)

inst_10266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e600000; valaddr_reg:x12; val_offset:30735*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30735*FLEN/8, x13, x9, x10)

inst_10267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e1fffff; valaddr_reg:x12; val_offset:30738*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30738*FLEN/8, x13, x9, x10)

inst_10268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e700000; valaddr_reg:x12; val_offset:30741*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30741*FLEN/8, x13, x9, x10)

inst_10269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e0fffff; valaddr_reg:x12; val_offset:30744*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30744*FLEN/8, x13, x9, x10)

inst_10270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e780000; valaddr_reg:x12; val_offset:30747*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30747*FLEN/8, x13, x9, x10)

inst_10271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e07ffff; valaddr_reg:x12; val_offset:30750*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30750*FLEN/8, x13, x9, x10)

inst_10272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7c0000; valaddr_reg:x12; val_offset:30753*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30753*FLEN/8, x13, x9, x10)

inst_10273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e03ffff; valaddr_reg:x12; val_offset:30756*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30756*FLEN/8, x13, x9, x10)

inst_10274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7e0000; valaddr_reg:x12; val_offset:30759*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30759*FLEN/8, x13, x9, x10)

inst_10275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e01ffff; valaddr_reg:x12; val_offset:30762*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30762*FLEN/8, x13, x9, x10)

inst_10276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7f0000; valaddr_reg:x12; val_offset:30765*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30765*FLEN/8, x13, x9, x10)

inst_10277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e00ffff; valaddr_reg:x12; val_offset:30768*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30768*FLEN/8, x13, x9, x10)

inst_10278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7f8000; valaddr_reg:x12; val_offset:30771*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30771*FLEN/8, x13, x9, x10)

inst_10279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e007fff; valaddr_reg:x12; val_offset:30774*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30774*FLEN/8, x13, x9, x10)

inst_10280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fc000; valaddr_reg:x12; val_offset:30777*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30777*FLEN/8, x13, x9, x10)

inst_10281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e003fff; valaddr_reg:x12; val_offset:30780*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30780*FLEN/8, x13, x9, x10)

inst_10282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fe000; valaddr_reg:x12; val_offset:30783*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30783*FLEN/8, x13, x9, x10)

inst_10283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e001fff; valaddr_reg:x12; val_offset:30786*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30786*FLEN/8, x13, x9, x10)

inst_10284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ff000; valaddr_reg:x12; val_offset:30789*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30789*FLEN/8, x13, x9, x10)

inst_10285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e000fff; valaddr_reg:x12; val_offset:30792*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30792*FLEN/8, x13, x9, x10)

inst_10286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ff800; valaddr_reg:x12; val_offset:30795*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30795*FLEN/8, x13, x9, x10)

inst_10287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e0007ff; valaddr_reg:x12; val_offset:30798*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30798*FLEN/8, x13, x9, x10)

inst_10288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ffc00; valaddr_reg:x12; val_offset:30801*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30801*FLEN/8, x13, x9, x10)

inst_10289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e0003ff; valaddr_reg:x12; val_offset:30804*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30804*FLEN/8, x13, x9, x10)

inst_10290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ffe00; valaddr_reg:x12; val_offset:30807*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30807*FLEN/8, x13, x9, x10)

inst_10291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e0001ff; valaddr_reg:x12; val_offset:30810*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30810*FLEN/8, x13, x9, x10)

inst_10292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fff00; valaddr_reg:x12; val_offset:30813*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30813*FLEN/8, x13, x9, x10)

inst_10293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e0000ff; valaddr_reg:x12; val_offset:30816*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30816*FLEN/8, x13, x9, x10)

inst_10294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fff80; valaddr_reg:x12; val_offset:30819*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30819*FLEN/8, x13, x9, x10)

inst_10295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e00007f; valaddr_reg:x12; val_offset:30822*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30822*FLEN/8, x13, x9, x10)

inst_10296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fffc0; valaddr_reg:x12; val_offset:30825*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30825*FLEN/8, x13, x9, x10)

inst_10297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e00003f; valaddr_reg:x12; val_offset:30828*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30828*FLEN/8, x13, x9, x10)

inst_10298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7fffe0; valaddr_reg:x12; val_offset:30831*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30831*FLEN/8, x13, x9, x10)

inst_10299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e00001f; valaddr_reg:x12; val_offset:30834*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30834*FLEN/8, x13, x9, x10)

inst_10300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ffff0; valaddr_reg:x12; val_offset:30837*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30837*FLEN/8, x13, x9, x10)

inst_10301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e00000f; valaddr_reg:x12; val_offset:30840*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30840*FLEN/8, x13, x9, x10)

inst_10302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ffff8; valaddr_reg:x12; val_offset:30843*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30843*FLEN/8, x13, x9, x10)

inst_10303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e000007; valaddr_reg:x12; val_offset:30846*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30846*FLEN/8, x13, x9, x10)

inst_10304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ffffc; valaddr_reg:x12; val_offset:30849*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30849*FLEN/8, x13, x9, x10)

inst_10305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e000003; valaddr_reg:x12; val_offset:30852*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30852*FLEN/8, x13, x9, x10)

inst_10306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e7ffffe; valaddr_reg:x12; val_offset:30855*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30855*FLEN/8, x13, x9, x10)

inst_10307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x4e000001; valaddr_reg:x12; val_offset:30858*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30858*FLEN/8, x13, x9, x10)

inst_10308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:30861*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30861*FLEN/8, x13, x9, x10)

inst_10309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3f800007; valaddr_reg:x12; val_offset:30864*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30864*FLEN/8, x13, x9, x10)

inst_10310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:30867*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30867*FLEN/8, x13, x9, x10)

inst_10311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3f800003; valaddr_reg:x12; val_offset:30870*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30870*FLEN/8, x13, x9, x10)

inst_10312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:30873*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30873*FLEN/8, x13, x9, x10)

inst_10313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3f800001; valaddr_reg:x12; val_offset:30876*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30876*FLEN/8, x13, x9, x10)

inst_10314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:30879*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30879*FLEN/8, x13, x9, x10)

inst_10315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:30882*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30882*FLEN/8, x13, x9, x10)

inst_10316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3f999999; valaddr_reg:x12; val_offset:30885*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30885*FLEN/8, x13, x9, x10)

inst_10317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:30888*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30888*FLEN/8, x13, x9, x10)

inst_10318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:30891*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30891*FLEN/8, x13, x9, x10)

inst_10319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:30894*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30894*FLEN/8, x13, x9, x10)

inst_10320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:30897*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30897*FLEN/8, x13, x9, x10)

inst_10321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:30900*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30900*FLEN/8, x13, x9, x10)

inst_10322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:30903*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30903*FLEN/8, x13, x9, x10)

inst_10323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0d9733 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x39db60 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0d9733; op2val:0x39db60;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:30906*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30906*FLEN/8, x13, x9, x10)

inst_10324:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e800000; valaddr_reg:x12; val_offset:30909*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30909*FLEN/8, x13, x9, x10)

inst_10325:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effffff; valaddr_reg:x12; val_offset:30912*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30912*FLEN/8, x13, x9, x10)

inst_10326:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4ec00000; valaddr_reg:x12; val_offset:30915*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30915*FLEN/8, x13, x9, x10)

inst_10327:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4ebfffff; valaddr_reg:x12; val_offset:30918*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30918*FLEN/8, x13, x9, x10)

inst_10328:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4ee00000; valaddr_reg:x12; val_offset:30921*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30921*FLEN/8, x13, x9, x10)

inst_10329:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e9fffff; valaddr_reg:x12; val_offset:30924*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30924*FLEN/8, x13, x9, x10)

inst_10330:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4ef00000; valaddr_reg:x12; val_offset:30927*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30927*FLEN/8, x13, x9, x10)

inst_10331:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e8fffff; valaddr_reg:x12; val_offset:30930*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30930*FLEN/8, x13, x9, x10)

inst_10332:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4ef80000; valaddr_reg:x12; val_offset:30933*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30933*FLEN/8, x13, x9, x10)

inst_10333:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e87ffff; valaddr_reg:x12; val_offset:30936*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30936*FLEN/8, x13, x9, x10)

inst_10334:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efc0000; valaddr_reg:x12; val_offset:30939*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30939*FLEN/8, x13, x9, x10)

inst_10335:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e83ffff; valaddr_reg:x12; val_offset:30942*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30942*FLEN/8, x13, x9, x10)

inst_10336:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efe0000; valaddr_reg:x12; val_offset:30945*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30945*FLEN/8, x13, x9, x10)

inst_10337:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e81ffff; valaddr_reg:x12; val_offset:30948*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30948*FLEN/8, x13, x9, x10)

inst_10338:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4eff0000; valaddr_reg:x12; val_offset:30951*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30951*FLEN/8, x13, x9, x10)

inst_10339:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e80ffff; valaddr_reg:x12; val_offset:30954*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30954*FLEN/8, x13, x9, x10)

inst_10340:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4eff8000; valaddr_reg:x12; val_offset:30957*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30957*FLEN/8, x13, x9, x10)

inst_10341:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e807fff; valaddr_reg:x12; val_offset:30960*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30960*FLEN/8, x13, x9, x10)

inst_10342:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effc000; valaddr_reg:x12; val_offset:30963*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30963*FLEN/8, x13, x9, x10)

inst_10343:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e803fff; valaddr_reg:x12; val_offset:30966*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30966*FLEN/8, x13, x9, x10)

inst_10344:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effe000; valaddr_reg:x12; val_offset:30969*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30969*FLEN/8, x13, x9, x10)

inst_10345:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e801fff; valaddr_reg:x12; val_offset:30972*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30972*FLEN/8, x13, x9, x10)

inst_10346:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efff000; valaddr_reg:x12; val_offset:30975*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30975*FLEN/8, x13, x9, x10)

inst_10347:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e800fff; valaddr_reg:x12; val_offset:30978*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30978*FLEN/8, x13, x9, x10)

inst_10348:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efff800; valaddr_reg:x12; val_offset:30981*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30981*FLEN/8, x13, x9, x10)

inst_10349:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e8007ff; valaddr_reg:x12; val_offset:30984*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30984*FLEN/8, x13, x9, x10)

inst_10350:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efffc00; valaddr_reg:x12; val_offset:30987*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30987*FLEN/8, x13, x9, x10)

inst_10351:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e8003ff; valaddr_reg:x12; val_offset:30990*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30990*FLEN/8, x13, x9, x10)

inst_10352:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efffe00; valaddr_reg:x12; val_offset:30993*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30993*FLEN/8, x13, x9, x10)

inst_10353:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e8001ff; valaddr_reg:x12; val_offset:30996*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30996*FLEN/8, x13, x9, x10)

inst_10354:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effff00; valaddr_reg:x12; val_offset:30999*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 30999*FLEN/8, x13, x9, x10)

inst_10355:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e8000ff; valaddr_reg:x12; val_offset:31002*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31002*FLEN/8, x13, x9, x10)

inst_10356:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effff80; valaddr_reg:x12; val_offset:31005*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31005*FLEN/8, x13, x9, x10)

inst_10357:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e80007f; valaddr_reg:x12; val_offset:31008*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31008*FLEN/8, x13, x9, x10)

inst_10358:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effffc0; valaddr_reg:x12; val_offset:31011*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31011*FLEN/8, x13, x9, x10)

inst_10359:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e80003f; valaddr_reg:x12; val_offset:31014*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31014*FLEN/8, x13, x9, x10)

inst_10360:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4effffe0; valaddr_reg:x12; val_offset:31017*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31017*FLEN/8, x13, x9, x10)

inst_10361:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e80001f; valaddr_reg:x12; val_offset:31020*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31020*FLEN/8, x13, x9, x10)

inst_10362:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efffff0; valaddr_reg:x12; val_offset:31023*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31023*FLEN/8, x13, x9, x10)

inst_10363:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e80000f; valaddr_reg:x12; val_offset:31026*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31026*FLEN/8, x13, x9, x10)

inst_10364:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efffff8; valaddr_reg:x12; val_offset:31029*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31029*FLEN/8, x13, x9, x10)

inst_10365:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e800007; valaddr_reg:x12; val_offset:31032*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31032*FLEN/8, x13, x9, x10)

inst_10366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efffffc; valaddr_reg:x12; val_offset:31035*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31035*FLEN/8, x13, x9, x10)

inst_10367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e800003; valaddr_reg:x12; val_offset:31038*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31038*FLEN/8, x13, x9, x10)

inst_10368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4efffffe; valaddr_reg:x12; val_offset:31041*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31041*FLEN/8, x13, x9, x10)

inst_10369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x9d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x4e800001; valaddr_reg:x12; val_offset:31044*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31044*FLEN/8, x13, x9, x10)

inst_10370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:31047*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31047*FLEN/8, x13, x9, x10)

inst_10371:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3f800007; valaddr_reg:x12; val_offset:31050*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31050*FLEN/8, x13, x9, x10)

inst_10372:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:31053*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31053*FLEN/8, x13, x9, x10)

inst_10373:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3f800003; valaddr_reg:x12; val_offset:31056*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31056*FLEN/8, x13, x9, x10)

inst_10374:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:31059*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31059*FLEN/8, x13, x9, x10)

inst_10375:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3f800001; valaddr_reg:x12; val_offset:31062*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31062*FLEN/8, x13, x9, x10)

inst_10376:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:31065*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31065*FLEN/8, x13, x9, x10)

inst_10377:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:31068*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31068*FLEN/8, x13, x9, x10)

inst_10378:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3f999999; valaddr_reg:x12; val_offset:31071*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31071*FLEN/8, x13, x9, x10)

inst_10379:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:31074*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31074*FLEN/8, x13, x9, x10)

inst_10380:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:31077*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31077*FLEN/8, x13, x9, x10)

inst_10381:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:31080*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31080*FLEN/8, x13, x9, x10)

inst_10382:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:31083*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31083*FLEN/8, x13, x9, x10)

inst_10383:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:31086*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31086*FLEN/8, x13, x9, x10)

inst_10384:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:31089*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31089*FLEN/8, x13, x9, x10)

inst_10385:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x410cb0 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x29bd20 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dc10cb0; op2val:0x129bd20;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:31092*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31092*FLEN/8, x13, x9, x10)

inst_10386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f000000; valaddr_reg:x12; val_offset:31095*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31095*FLEN/8, x13, x9, x10)

inst_10387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fffff; valaddr_reg:x12; val_offset:31098*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31098*FLEN/8, x13, x9, x10)

inst_10388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f400000; valaddr_reg:x12; val_offset:31101*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31101*FLEN/8, x13, x9, x10)

inst_10389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f3fffff; valaddr_reg:x12; val_offset:31104*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31104*FLEN/8, x13, x9, x10)

inst_10390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f600000; valaddr_reg:x12; val_offset:31107*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31107*FLEN/8, x13, x9, x10)

inst_10391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f1fffff; valaddr_reg:x12; val_offset:31110*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31110*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_81)
inst_10392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f700000; valaddr_reg:x12; val_offset:31113*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31113*FLEN/8, x13, x9, x10)

inst_10393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f0fffff; valaddr_reg:x12; val_offset:31116*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31116*FLEN/8, x13, x9, x10)

inst_10394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f780000; valaddr_reg:x12; val_offset:31119*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31119*FLEN/8, x13, x9, x10)

inst_10395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f07ffff; valaddr_reg:x12; val_offset:31122*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31122*FLEN/8, x13, x9, x10)

inst_10396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7c0000; valaddr_reg:x12; val_offset:31125*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31125*FLEN/8, x13, x9, x10)

inst_10397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f03ffff; valaddr_reg:x12; val_offset:31128*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31128*FLEN/8, x13, x9, x10)

inst_10398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7e0000; valaddr_reg:x12; val_offset:31131*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31131*FLEN/8, x13, x9, x10)

inst_10399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f01ffff; valaddr_reg:x12; val_offset:31134*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31134*FLEN/8, x13, x9, x10)

inst_10400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7f0000; valaddr_reg:x12; val_offset:31137*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31137*FLEN/8, x13, x9, x10)

inst_10401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f00ffff; valaddr_reg:x12; val_offset:31140*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31140*FLEN/8, x13, x9, x10)

inst_10402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7f8000; valaddr_reg:x12; val_offset:31143*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31143*FLEN/8, x13, x9, x10)

inst_10403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f007fff; valaddr_reg:x12; val_offset:31146*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31146*FLEN/8, x13, x9, x10)

inst_10404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fc000; valaddr_reg:x12; val_offset:31149*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31149*FLEN/8, x13, x9, x10)

inst_10405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f003fff; valaddr_reg:x12; val_offset:31152*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31152*FLEN/8, x13, x9, x10)

inst_10406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fe000; valaddr_reg:x12; val_offset:31155*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31155*FLEN/8, x13, x9, x10)

inst_10407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f001fff; valaddr_reg:x12; val_offset:31158*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31158*FLEN/8, x13, x9, x10)

inst_10408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ff000; valaddr_reg:x12; val_offset:31161*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31161*FLEN/8, x13, x9, x10)

inst_10409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f000fff; valaddr_reg:x12; val_offset:31164*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31164*FLEN/8, x13, x9, x10)

inst_10410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ff800; valaddr_reg:x12; val_offset:31167*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31167*FLEN/8, x13, x9, x10)

inst_10411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f0007ff; valaddr_reg:x12; val_offset:31170*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31170*FLEN/8, x13, x9, x10)

inst_10412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ffc00; valaddr_reg:x12; val_offset:31173*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31173*FLEN/8, x13, x9, x10)

inst_10413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f0003ff; valaddr_reg:x12; val_offset:31176*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31176*FLEN/8, x13, x9, x10)

inst_10414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ffe00; valaddr_reg:x12; val_offset:31179*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31179*FLEN/8, x13, x9, x10)

inst_10415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f0001ff; valaddr_reg:x12; val_offset:31182*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31182*FLEN/8, x13, x9, x10)

inst_10416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fff00; valaddr_reg:x12; val_offset:31185*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31185*FLEN/8, x13, x9, x10)

inst_10417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f0000ff; valaddr_reg:x12; val_offset:31188*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31188*FLEN/8, x13, x9, x10)

inst_10418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fff80; valaddr_reg:x12; val_offset:31191*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31191*FLEN/8, x13, x9, x10)

inst_10419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f00007f; valaddr_reg:x12; val_offset:31194*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31194*FLEN/8, x13, x9, x10)

inst_10420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fffc0; valaddr_reg:x12; val_offset:31197*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31197*FLEN/8, x13, x9, x10)

inst_10421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f00003f; valaddr_reg:x12; val_offset:31200*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31200*FLEN/8, x13, x9, x10)

inst_10422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7fffe0; valaddr_reg:x12; val_offset:31203*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31203*FLEN/8, x13, x9, x10)

inst_10423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f00001f; valaddr_reg:x12; val_offset:31206*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31206*FLEN/8, x13, x9, x10)

inst_10424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ffff0; valaddr_reg:x12; val_offset:31209*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31209*FLEN/8, x13, x9, x10)

inst_10425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f00000f; valaddr_reg:x12; val_offset:31212*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31212*FLEN/8, x13, x9, x10)

inst_10426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ffff8; valaddr_reg:x12; val_offset:31215*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31215*FLEN/8, x13, x9, x10)

inst_10427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f000007; valaddr_reg:x12; val_offset:31218*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31218*FLEN/8, x13, x9, x10)

inst_10428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ffffc; valaddr_reg:x12; val_offset:31221*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31221*FLEN/8, x13, x9, x10)

inst_10429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f000003; valaddr_reg:x12; val_offset:31224*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31224*FLEN/8, x13, x9, x10)

inst_10430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f7ffffe; valaddr_reg:x12; val_offset:31227*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31227*FLEN/8, x13, x9, x10)

inst_10431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x9e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x4f000001; valaddr_reg:x12; val_offset:31230*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31230*FLEN/8, x13, x9, x10)

inst_10432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:31233*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31233*FLEN/8, x13, x9, x10)

inst_10433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3f800007; valaddr_reg:x12; val_offset:31236*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31236*FLEN/8, x13, x9, x10)

inst_10434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:31239*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31239*FLEN/8, x13, x9, x10)

inst_10435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3f800003; valaddr_reg:x12; val_offset:31242*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31242*FLEN/8, x13, x9, x10)

inst_10436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:31245*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31245*FLEN/8, x13, x9, x10)

inst_10437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3f800001; valaddr_reg:x12; val_offset:31248*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31248*FLEN/8, x13, x9, x10)

inst_10438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:31251*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31251*FLEN/8, x13, x9, x10)

inst_10439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:31254*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31254*FLEN/8, x13, x9, x10)

inst_10440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3f999999; valaddr_reg:x12; val_offset:31257*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31257*FLEN/8, x13, x9, x10)

inst_10441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:31260*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31260*FLEN/8, x13, x9, x10)

inst_10442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:31263*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31263*FLEN/8, x13, x9, x10)

inst_10443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:31266*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31266*FLEN/8, x13, x9, x10)

inst_10444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:31269*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31269*FLEN/8, x13, x9, x10)

inst_10445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:31272*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31272*FLEN/8, x13, x9, x10)

inst_10446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:31275*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31275*FLEN/8, x13, x9, x10)

inst_10447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x22eac9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x492207 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e22eac9; op2val:0xc92207;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:31278*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31278*FLEN/8, x13, x9, x10)

inst_10448:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f800000; valaddr_reg:x12; val_offset:31281*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31281*FLEN/8, x13, x9, x10)

inst_10449:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffffff; valaddr_reg:x12; val_offset:31284*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31284*FLEN/8, x13, x9, x10)

inst_10450:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fc00000; valaddr_reg:x12; val_offset:31287*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31287*FLEN/8, x13, x9, x10)

inst_10451:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fbfffff; valaddr_reg:x12; val_offset:31290*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31290*FLEN/8, x13, x9, x10)

inst_10452:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fe00000; valaddr_reg:x12; val_offset:31293*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31293*FLEN/8, x13, x9, x10)

inst_10453:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f9fffff; valaddr_reg:x12; val_offset:31296*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31296*FLEN/8, x13, x9, x10)

inst_10454:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ff00000; valaddr_reg:x12; val_offset:31299*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31299*FLEN/8, x13, x9, x10)

inst_10455:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f8fffff; valaddr_reg:x12; val_offset:31302*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31302*FLEN/8, x13, x9, x10)

inst_10456:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ff80000; valaddr_reg:x12; val_offset:31305*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31305*FLEN/8, x13, x9, x10)

inst_10457:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f87ffff; valaddr_reg:x12; val_offset:31308*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31308*FLEN/8, x13, x9, x10)

inst_10458:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffc0000; valaddr_reg:x12; val_offset:31311*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31311*FLEN/8, x13, x9, x10)

inst_10459:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f83ffff; valaddr_reg:x12; val_offset:31314*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31314*FLEN/8, x13, x9, x10)

inst_10460:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffe0000; valaddr_reg:x12; val_offset:31317*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31317*FLEN/8, x13, x9, x10)

inst_10461:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f81ffff; valaddr_reg:x12; val_offset:31320*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31320*FLEN/8, x13, x9, x10)

inst_10462:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fff0000; valaddr_reg:x12; val_offset:31323*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31323*FLEN/8, x13, x9, x10)

inst_10463:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f80ffff; valaddr_reg:x12; val_offset:31326*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31326*FLEN/8, x13, x9, x10)

inst_10464:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fff8000; valaddr_reg:x12; val_offset:31329*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31329*FLEN/8, x13, x9, x10)

inst_10465:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f807fff; valaddr_reg:x12; val_offset:31332*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31332*FLEN/8, x13, x9, x10)

inst_10466:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffc000; valaddr_reg:x12; val_offset:31335*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31335*FLEN/8, x13, x9, x10)

inst_10467:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f803fff; valaddr_reg:x12; val_offset:31338*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31338*FLEN/8, x13, x9, x10)

inst_10468:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffe000; valaddr_reg:x12; val_offset:31341*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31341*FLEN/8, x13, x9, x10)

inst_10469:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f801fff; valaddr_reg:x12; val_offset:31344*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31344*FLEN/8, x13, x9, x10)

inst_10470:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffff000; valaddr_reg:x12; val_offset:31347*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31347*FLEN/8, x13, x9, x10)

inst_10471:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f800fff; valaddr_reg:x12; val_offset:31350*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31350*FLEN/8, x13, x9, x10)

inst_10472:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffff800; valaddr_reg:x12; val_offset:31353*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31353*FLEN/8, x13, x9, x10)

inst_10473:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f8007ff; valaddr_reg:x12; val_offset:31356*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31356*FLEN/8, x13, x9, x10)

inst_10474:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffffc00; valaddr_reg:x12; val_offset:31359*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31359*FLEN/8, x13, x9, x10)

inst_10475:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f8003ff; valaddr_reg:x12; val_offset:31362*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31362*FLEN/8, x13, x9, x10)

inst_10476:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffffe00; valaddr_reg:x12; val_offset:31365*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31365*FLEN/8, x13, x9, x10)

inst_10477:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f8001ff; valaddr_reg:x12; val_offset:31368*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31368*FLEN/8, x13, x9, x10)

inst_10478:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffff00; valaddr_reg:x12; val_offset:31371*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31371*FLEN/8, x13, x9, x10)

inst_10479:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f8000ff; valaddr_reg:x12; val_offset:31374*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31374*FLEN/8, x13, x9, x10)

inst_10480:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffff80; valaddr_reg:x12; val_offset:31377*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31377*FLEN/8, x13, x9, x10)

inst_10481:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f80007f; valaddr_reg:x12; val_offset:31380*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31380*FLEN/8, x13, x9, x10)

inst_10482:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffffc0; valaddr_reg:x12; val_offset:31383*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31383*FLEN/8, x13, x9, x10)

inst_10483:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f80003f; valaddr_reg:x12; val_offset:31386*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31386*FLEN/8, x13, x9, x10)

inst_10484:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4fffffe0; valaddr_reg:x12; val_offset:31389*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31389*FLEN/8, x13, x9, x10)

inst_10485:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f80001f; valaddr_reg:x12; val_offset:31392*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31392*FLEN/8, x13, x9, x10)

inst_10486:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffffff0; valaddr_reg:x12; val_offset:31395*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31395*FLEN/8, x13, x9, x10)

inst_10487:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f80000f; valaddr_reg:x12; val_offset:31398*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31398*FLEN/8, x13, x9, x10)

inst_10488:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffffff8; valaddr_reg:x12; val_offset:31401*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31401*FLEN/8, x13, x9, x10)

inst_10489:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f800007; valaddr_reg:x12; val_offset:31404*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31404*FLEN/8, x13, x9, x10)

inst_10490:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffffffc; valaddr_reg:x12; val_offset:31407*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31407*FLEN/8, x13, x9, x10)

inst_10491:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f800003; valaddr_reg:x12; val_offset:31410*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31410*FLEN/8, x13, x9, x10)

inst_10492:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4ffffffe; valaddr_reg:x12; val_offset:31413*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31413*FLEN/8, x13, x9, x10)

inst_10493:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x9f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x4f800001; valaddr_reg:x12; val_offset:31416*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31416*FLEN/8, x13, x9, x10)

inst_10494:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:31419*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31419*FLEN/8, x13, x9, x10)

inst_10495:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3f800007; valaddr_reg:x12; val_offset:31422*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31422*FLEN/8, x13, x9, x10)

inst_10496:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:31425*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31425*FLEN/8, x13, x9, x10)

inst_10497:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3f800003; valaddr_reg:x12; val_offset:31428*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31428*FLEN/8, x13, x9, x10)

inst_10498:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:31431*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31431*FLEN/8, x13, x9, x10)

inst_10499:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3f800001; valaddr_reg:x12; val_offset:31434*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31434*FLEN/8, x13, x9, x10)

inst_10500:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:31437*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31437*FLEN/8, x13, x9, x10)

inst_10501:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:31440*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31440*FLEN/8, x13, x9, x10)

inst_10502:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3f999999; valaddr_reg:x12; val_offset:31443*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31443*FLEN/8, x13, x9, x10)

inst_10503:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:31446*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31446*FLEN/8, x13, x9, x10)

inst_10504:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:31449*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31449*FLEN/8, x13, x9, x10)

inst_10505:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:31452*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31452*FLEN/8, x13, x9, x10)

inst_10506:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:31455*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31455*FLEN/8, x13, x9, x10)

inst_10507:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:31458*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31458*FLEN/8, x13, x9, x10)

inst_10508:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:31461*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31461*FLEN/8, x13, x9, x10)

inst_10509:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x11bc78 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x60d838 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d11bc78; op2val:0x1e0d838;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:31464*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31464*FLEN/8, x13, x9, x10)

inst_10510:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82000000; valaddr_reg:x12; val_offset:31467*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31467*FLEN/8, x13, x9, x10)

inst_10511:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fffff; valaddr_reg:x12; val_offset:31470*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31470*FLEN/8, x13, x9, x10)

inst_10512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82400000; valaddr_reg:x12; val_offset:31473*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31473*FLEN/8, x13, x9, x10)

inst_10513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x823fffff; valaddr_reg:x12; val_offset:31476*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31476*FLEN/8, x13, x9, x10)

inst_10514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82600000; valaddr_reg:x12; val_offset:31479*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31479*FLEN/8, x13, x9, x10)

inst_10515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x821fffff; valaddr_reg:x12; val_offset:31482*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31482*FLEN/8, x13, x9, x10)

inst_10516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82700000; valaddr_reg:x12; val_offset:31485*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31485*FLEN/8, x13, x9, x10)

inst_10517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x820fffff; valaddr_reg:x12; val_offset:31488*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31488*FLEN/8, x13, x9, x10)

inst_10518:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82780000; valaddr_reg:x12; val_offset:31491*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31491*FLEN/8, x13, x9, x10)

inst_10519:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8207ffff; valaddr_reg:x12; val_offset:31494*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31494*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_82)
inst_10520:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827c0000; valaddr_reg:x12; val_offset:31497*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31497*FLEN/8, x13, x9, x10)

inst_10521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8203ffff; valaddr_reg:x12; val_offset:31500*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31500*FLEN/8, x13, x9, x10)

inst_10522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827e0000; valaddr_reg:x12; val_offset:31503*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31503*FLEN/8, x13, x9, x10)

inst_10523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8201ffff; valaddr_reg:x12; val_offset:31506*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31506*FLEN/8, x13, x9, x10)

inst_10524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827f0000; valaddr_reg:x12; val_offset:31509*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31509*FLEN/8, x13, x9, x10)

inst_10525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8200ffff; valaddr_reg:x12; val_offset:31512*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31512*FLEN/8, x13, x9, x10)

inst_10526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827f8000; valaddr_reg:x12; val_offset:31515*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31515*FLEN/8, x13, x9, x10)

inst_10527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82007fff; valaddr_reg:x12; val_offset:31518*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31518*FLEN/8, x13, x9, x10)

inst_10528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fc000; valaddr_reg:x12; val_offset:31521*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31521*FLEN/8, x13, x9, x10)

inst_10529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82003fff; valaddr_reg:x12; val_offset:31524*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31524*FLEN/8, x13, x9, x10)

inst_10530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fe000; valaddr_reg:x12; val_offset:31527*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31527*FLEN/8, x13, x9, x10)

inst_10531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82001fff; valaddr_reg:x12; val_offset:31530*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31530*FLEN/8, x13, x9, x10)

inst_10532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ff000; valaddr_reg:x12; val_offset:31533*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31533*FLEN/8, x13, x9, x10)

inst_10533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82000fff; valaddr_reg:x12; val_offset:31536*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31536*FLEN/8, x13, x9, x10)

inst_10534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ff800; valaddr_reg:x12; val_offset:31539*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31539*FLEN/8, x13, x9, x10)

inst_10535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x820007ff; valaddr_reg:x12; val_offset:31542*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31542*FLEN/8, x13, x9, x10)

inst_10536:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffc00; valaddr_reg:x12; val_offset:31545*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31545*FLEN/8, x13, x9, x10)

inst_10537:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x820003ff; valaddr_reg:x12; val_offset:31548*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31548*FLEN/8, x13, x9, x10)

inst_10538:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffe00; valaddr_reg:x12; val_offset:31551*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31551*FLEN/8, x13, x9, x10)

inst_10539:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x820001ff; valaddr_reg:x12; val_offset:31554*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31554*FLEN/8, x13, x9, x10)

inst_10540:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fff00; valaddr_reg:x12; val_offset:31557*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31557*FLEN/8, x13, x9, x10)

inst_10541:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x820000ff; valaddr_reg:x12; val_offset:31560*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31560*FLEN/8, x13, x9, x10)

inst_10542:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fff80; valaddr_reg:x12; val_offset:31563*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31563*FLEN/8, x13, x9, x10)

inst_10543:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8200007f; valaddr_reg:x12; val_offset:31566*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31566*FLEN/8, x13, x9, x10)

inst_10544:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fffc0; valaddr_reg:x12; val_offset:31569*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31569*FLEN/8, x13, x9, x10)

inst_10545:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8200003f; valaddr_reg:x12; val_offset:31572*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31572*FLEN/8, x13, x9, x10)

inst_10546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fffe0; valaddr_reg:x12; val_offset:31575*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31575*FLEN/8, x13, x9, x10)

inst_10547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8200001f; valaddr_reg:x12; val_offset:31578*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31578*FLEN/8, x13, x9, x10)

inst_10548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffff0; valaddr_reg:x12; val_offset:31581*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31581*FLEN/8, x13, x9, x10)

inst_10549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8200000f; valaddr_reg:x12; val_offset:31584*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31584*FLEN/8, x13, x9, x10)

inst_10550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffff8; valaddr_reg:x12; val_offset:31587*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31587*FLEN/8, x13, x9, x10)

inst_10551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82000007; valaddr_reg:x12; val_offset:31590*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31590*FLEN/8, x13, x9, x10)

inst_10552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffffc; valaddr_reg:x12; val_offset:31593*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31593*FLEN/8, x13, x9, x10)

inst_10553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82000003; valaddr_reg:x12; val_offset:31596*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31596*FLEN/8, x13, x9, x10)

inst_10554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffffe; valaddr_reg:x12; val_offset:31599*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31599*FLEN/8, x13, x9, x10)

inst_10555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82000001; valaddr_reg:x12; val_offset:31602*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31602*FLEN/8, x13, x9, x10)

inst_10556:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:31605*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31605*FLEN/8, x13, x9, x10)

inst_10557:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf800007; valaddr_reg:x12; val_offset:31608*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31608*FLEN/8, x13, x9, x10)

inst_10558:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:31611*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31611*FLEN/8, x13, x9, x10)

inst_10559:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf800003; valaddr_reg:x12; val_offset:31614*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31614*FLEN/8, x13, x9, x10)

inst_10560:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:31617*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31617*FLEN/8, x13, x9, x10)

inst_10561:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf800001; valaddr_reg:x12; val_offset:31620*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31620*FLEN/8, x13, x9, x10)

inst_10562:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:31623*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31623*FLEN/8, x13, x9, x10)

inst_10563:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:31626*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31626*FLEN/8, x13, x9, x10)

inst_10564:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf999999; valaddr_reg:x12; val_offset:31629*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31629*FLEN/8, x13, x9, x10)

inst_10565:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:31632*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31632*FLEN/8, x13, x9, x10)

inst_10566:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:31635*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31635*FLEN/8, x13, x9, x10)

inst_10567:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:31638*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31638*FLEN/8, x13, x9, x10)

inst_10568:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:31641*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31641*FLEN/8, x13, x9, x10)

inst_10569:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:31644*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31644*FLEN/8, x13, x9, x10)

inst_10570:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:31647*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31647*FLEN/8, x13, x9, x10)

inst_10571:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:31650*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31650*FLEN/8, x13, x9, x10)

inst_10572:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3800000; valaddr_reg:x12; val_offset:31653*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31653*FLEN/8, x13, x9, x10)

inst_10573:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffffff; valaddr_reg:x12; val_offset:31656*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31656*FLEN/8, x13, x9, x10)

inst_10574:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3c00000; valaddr_reg:x12; val_offset:31659*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31659*FLEN/8, x13, x9, x10)

inst_10575:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3bfffff; valaddr_reg:x12; val_offset:31662*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31662*FLEN/8, x13, x9, x10)

inst_10576:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3e00000; valaddr_reg:x12; val_offset:31665*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31665*FLEN/8, x13, x9, x10)

inst_10577:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe39fffff; valaddr_reg:x12; val_offset:31668*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31668*FLEN/8, x13, x9, x10)

inst_10578:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3f00000; valaddr_reg:x12; val_offset:31671*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31671*FLEN/8, x13, x9, x10)

inst_10579:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe38fffff; valaddr_reg:x12; val_offset:31674*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31674*FLEN/8, x13, x9, x10)

inst_10580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3f80000; valaddr_reg:x12; val_offset:31677*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31677*FLEN/8, x13, x9, x10)

inst_10581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe387ffff; valaddr_reg:x12; val_offset:31680*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31680*FLEN/8, x13, x9, x10)

inst_10582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fc0000; valaddr_reg:x12; val_offset:31683*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31683*FLEN/8, x13, x9, x10)

inst_10583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe383ffff; valaddr_reg:x12; val_offset:31686*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31686*FLEN/8, x13, x9, x10)

inst_10584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fe0000; valaddr_reg:x12; val_offset:31689*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31689*FLEN/8, x13, x9, x10)

inst_10585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe381ffff; valaddr_reg:x12; val_offset:31692*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31692*FLEN/8, x13, x9, x10)

inst_10586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ff0000; valaddr_reg:x12; val_offset:31695*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31695*FLEN/8, x13, x9, x10)

inst_10587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe380ffff; valaddr_reg:x12; val_offset:31698*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31698*FLEN/8, x13, x9, x10)

inst_10588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ff8000; valaddr_reg:x12; val_offset:31701*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31701*FLEN/8, x13, x9, x10)

inst_10589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3807fff; valaddr_reg:x12; val_offset:31704*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31704*FLEN/8, x13, x9, x10)

inst_10590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffc000; valaddr_reg:x12; val_offset:31707*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31707*FLEN/8, x13, x9, x10)

inst_10591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3803fff; valaddr_reg:x12; val_offset:31710*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31710*FLEN/8, x13, x9, x10)

inst_10592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffe000; valaddr_reg:x12; val_offset:31713*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31713*FLEN/8, x13, x9, x10)

inst_10593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3801fff; valaddr_reg:x12; val_offset:31716*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31716*FLEN/8, x13, x9, x10)

inst_10594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fff000; valaddr_reg:x12; val_offset:31719*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31719*FLEN/8, x13, x9, x10)

inst_10595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3800fff; valaddr_reg:x12; val_offset:31722*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31722*FLEN/8, x13, x9, x10)

inst_10596:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fff800; valaddr_reg:x12; val_offset:31725*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31725*FLEN/8, x13, x9, x10)

inst_10597:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe38007ff; valaddr_reg:x12; val_offset:31728*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31728*FLEN/8, x13, x9, x10)

inst_10598:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffc00; valaddr_reg:x12; val_offset:31731*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31731*FLEN/8, x13, x9, x10)

inst_10599:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe38003ff; valaddr_reg:x12; val_offset:31734*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31734*FLEN/8, x13, x9, x10)

inst_10600:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffe00; valaddr_reg:x12; val_offset:31737*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31737*FLEN/8, x13, x9, x10)

inst_10601:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe38001ff; valaddr_reg:x12; val_offset:31740*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31740*FLEN/8, x13, x9, x10)

inst_10602:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffff00; valaddr_reg:x12; val_offset:31743*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31743*FLEN/8, x13, x9, x10)

inst_10603:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe38000ff; valaddr_reg:x12; val_offset:31746*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31746*FLEN/8, x13, x9, x10)

inst_10604:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffff80; valaddr_reg:x12; val_offset:31749*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31749*FLEN/8, x13, x9, x10)

inst_10605:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe380007f; valaddr_reg:x12; val_offset:31752*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31752*FLEN/8, x13, x9, x10)

inst_10606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffffc0; valaddr_reg:x12; val_offset:31755*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31755*FLEN/8, x13, x9, x10)

inst_10607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe380003f; valaddr_reg:x12; val_offset:31758*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31758*FLEN/8, x13, x9, x10)

inst_10608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffffe0; valaddr_reg:x12; val_offset:31761*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31761*FLEN/8, x13, x9, x10)

inst_10609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe380001f; valaddr_reg:x12; val_offset:31764*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31764*FLEN/8, x13, x9, x10)

inst_10610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffff0; valaddr_reg:x12; val_offset:31767*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31767*FLEN/8, x13, x9, x10)

inst_10611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe380000f; valaddr_reg:x12; val_offset:31770*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31770*FLEN/8, x13, x9, x10)

inst_10612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffff8; valaddr_reg:x12; val_offset:31773*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31773*FLEN/8, x13, x9, x10)

inst_10613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3800007; valaddr_reg:x12; val_offset:31776*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31776*FLEN/8, x13, x9, x10)

inst_10614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffffc; valaddr_reg:x12; val_offset:31779*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31779*FLEN/8, x13, x9, x10)

inst_10615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3800003; valaddr_reg:x12; val_offset:31782*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31782*FLEN/8, x13, x9, x10)

inst_10616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffffe; valaddr_reg:x12; val_offset:31785*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31785*FLEN/8, x13, x9, x10)

inst_10617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3800001; valaddr_reg:x12; val_offset:31788*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31788*FLEN/8, x13, x9, x10)

inst_10618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:31791*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31791*FLEN/8, x13, x9, x10)

inst_10619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbf800007; valaddr_reg:x12; val_offset:31794*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31794*FLEN/8, x13, x9, x10)

inst_10620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:31797*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31797*FLEN/8, x13, x9, x10)

inst_10621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbf800003; valaddr_reg:x12; val_offset:31800*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31800*FLEN/8, x13, x9, x10)

inst_10622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:31803*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31803*FLEN/8, x13, x9, x10)

inst_10623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbf800001; valaddr_reg:x12; val_offset:31806*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31806*FLEN/8, x13, x9, x10)

inst_10624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:31809*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31809*FLEN/8, x13, x9, x10)

inst_10625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:31812*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31812*FLEN/8, x13, x9, x10)

inst_10626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbf999999; valaddr_reg:x12; val_offset:31815*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31815*FLEN/8, x13, x9, x10)

inst_10627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:31818*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31818*FLEN/8, x13, x9, x10)

inst_10628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:31821*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31821*FLEN/8, x13, x9, x10)

inst_10629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:31824*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31824*FLEN/8, x13, x9, x10)

inst_10630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:31827*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31827*FLEN/8, x13, x9, x10)

inst_10631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:31830*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31830*FLEN/8, x13, x9, x10)

inst_10632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:31833*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31833*FLEN/8, x13, x9, x10)

inst_10633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:31836*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31836*FLEN/8, x13, x9, x10)

inst_10634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f000000; valaddr_reg:x12; val_offset:31839*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31839*FLEN/8, x13, x9, x10)

inst_10635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fffff; valaddr_reg:x12; val_offset:31842*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31842*FLEN/8, x13, x9, x10)

inst_10636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f400000; valaddr_reg:x12; val_offset:31845*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31845*FLEN/8, x13, x9, x10)

inst_10637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f3fffff; valaddr_reg:x12; val_offset:31848*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31848*FLEN/8, x13, x9, x10)

inst_10638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f600000; valaddr_reg:x12; val_offset:31851*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31851*FLEN/8, x13, x9, x10)

inst_10639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f1fffff; valaddr_reg:x12; val_offset:31854*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31854*FLEN/8, x13, x9, x10)

inst_10640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f700000; valaddr_reg:x12; val_offset:31857*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31857*FLEN/8, x13, x9, x10)

inst_10641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f0fffff; valaddr_reg:x12; val_offset:31860*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31860*FLEN/8, x13, x9, x10)

inst_10642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f780000; valaddr_reg:x12; val_offset:31863*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31863*FLEN/8, x13, x9, x10)

inst_10643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f07ffff; valaddr_reg:x12; val_offset:31866*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31866*FLEN/8, x13, x9, x10)

inst_10644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7c0000; valaddr_reg:x12; val_offset:31869*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31869*FLEN/8, x13, x9, x10)

inst_10645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f03ffff; valaddr_reg:x12; val_offset:31872*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31872*FLEN/8, x13, x9, x10)

inst_10646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7e0000; valaddr_reg:x12; val_offset:31875*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31875*FLEN/8, x13, x9, x10)

inst_10647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f01ffff; valaddr_reg:x12; val_offset:31878*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31878*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_83)
inst_10648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7f0000; valaddr_reg:x12; val_offset:31881*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31881*FLEN/8, x13, x9, x10)

inst_10649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f00ffff; valaddr_reg:x12; val_offset:31884*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31884*FLEN/8, x13, x9, x10)

inst_10650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7f8000; valaddr_reg:x12; val_offset:31887*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31887*FLEN/8, x13, x9, x10)

inst_10651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f007fff; valaddr_reg:x12; val_offset:31890*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31890*FLEN/8, x13, x9, x10)

inst_10652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fc000; valaddr_reg:x12; val_offset:31893*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31893*FLEN/8, x13, x9, x10)

inst_10653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f003fff; valaddr_reg:x12; val_offset:31896*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31896*FLEN/8, x13, x9, x10)

inst_10654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fe000; valaddr_reg:x12; val_offset:31899*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31899*FLEN/8, x13, x9, x10)

inst_10655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f001fff; valaddr_reg:x12; val_offset:31902*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31902*FLEN/8, x13, x9, x10)

inst_10656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ff000; valaddr_reg:x12; val_offset:31905*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31905*FLEN/8, x13, x9, x10)

inst_10657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f000fff; valaddr_reg:x12; val_offset:31908*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31908*FLEN/8, x13, x9, x10)

inst_10658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ff800; valaddr_reg:x12; val_offset:31911*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31911*FLEN/8, x13, x9, x10)

inst_10659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f0007ff; valaddr_reg:x12; val_offset:31914*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31914*FLEN/8, x13, x9, x10)

inst_10660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ffc00; valaddr_reg:x12; val_offset:31917*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31917*FLEN/8, x13, x9, x10)

inst_10661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f0003ff; valaddr_reg:x12; val_offset:31920*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31920*FLEN/8, x13, x9, x10)

inst_10662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ffe00; valaddr_reg:x12; val_offset:31923*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31923*FLEN/8, x13, x9, x10)

inst_10663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f0001ff; valaddr_reg:x12; val_offset:31926*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31926*FLEN/8, x13, x9, x10)

inst_10664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fff00; valaddr_reg:x12; val_offset:31929*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31929*FLEN/8, x13, x9, x10)

inst_10665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f0000ff; valaddr_reg:x12; val_offset:31932*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31932*FLEN/8, x13, x9, x10)

inst_10666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fff80; valaddr_reg:x12; val_offset:31935*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31935*FLEN/8, x13, x9, x10)

inst_10667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f00007f; valaddr_reg:x12; val_offset:31938*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31938*FLEN/8, x13, x9, x10)

inst_10668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fffc0; valaddr_reg:x12; val_offset:31941*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31941*FLEN/8, x13, x9, x10)

inst_10669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f00003f; valaddr_reg:x12; val_offset:31944*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31944*FLEN/8, x13, x9, x10)

inst_10670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7fffe0; valaddr_reg:x12; val_offset:31947*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31947*FLEN/8, x13, x9, x10)

inst_10671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f00001f; valaddr_reg:x12; val_offset:31950*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31950*FLEN/8, x13, x9, x10)

inst_10672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ffff0; valaddr_reg:x12; val_offset:31953*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31953*FLEN/8, x13, x9, x10)

inst_10673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f00000f; valaddr_reg:x12; val_offset:31956*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31956*FLEN/8, x13, x9, x10)

inst_10674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ffff8; valaddr_reg:x12; val_offset:31959*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31959*FLEN/8, x13, x9, x10)

inst_10675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f000007; valaddr_reg:x12; val_offset:31962*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31962*FLEN/8, x13, x9, x10)

inst_10676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ffffc; valaddr_reg:x12; val_offset:31965*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31965*FLEN/8, x13, x9, x10)

inst_10677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f000003; valaddr_reg:x12; val_offset:31968*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31968*FLEN/8, x13, x9, x10)

inst_10678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f7ffffe; valaddr_reg:x12; val_offset:31971*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31971*FLEN/8, x13, x9, x10)

inst_10679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x3e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0x9f000001; valaddr_reg:x12; val_offset:31974*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31974*FLEN/8, x13, x9, x10)

inst_10680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:31977*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31977*FLEN/8, x13, x9, x10)

inst_10681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbf800007; valaddr_reg:x12; val_offset:31980*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31980*FLEN/8, x13, x9, x10)

inst_10682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:31983*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31983*FLEN/8, x13, x9, x10)

inst_10683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbf800003; valaddr_reg:x12; val_offset:31986*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31986*FLEN/8, x13, x9, x10)

inst_10684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:31989*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31989*FLEN/8, x13, x9, x10)

inst_10685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbf800001; valaddr_reg:x12; val_offset:31992*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31992*FLEN/8, x13, x9, x10)

inst_10686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:31995*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31995*FLEN/8, x13, x9, x10)

inst_10687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:31998*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 31998*FLEN/8, x13, x9, x10)

inst_10688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbf999999; valaddr_reg:x12; val_offset:32001*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32001*FLEN/8, x13, x9, x10)

inst_10689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:32004*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32004*FLEN/8, x13, x9, x10)

inst_10690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:32007*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32007*FLEN/8, x13, x9, x10)

inst_10691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:32010*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32010*FLEN/8, x13, x9, x10)

inst_10692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:32013*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32013*FLEN/8, x13, x9, x10)

inst_10693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:32016*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32016*FLEN/8, x13, x9, x10)

inst_10694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:32019*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32019*FLEN/8, x13, x9, x10)

inst_10695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64c58c and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0f3c08 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e64c58c; op2val:0x808f3c08;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:32022*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32022*FLEN/8, x13, x9, x10)

inst_10696:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f800000; valaddr_reg:x12; val_offset:32025*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 32025*FLEN/8, x13, x9, x10)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(1266680831,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275067904,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266680319,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068160,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266680063,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068288,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679935,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068352,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679871,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068384,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679839,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068400,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679823,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068408,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679815,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068412,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679811,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068414,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679809,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068416,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283457023,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1279262720,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1279262719,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1281359872,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1277165567,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1282408448,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1276116991,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1282932736,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275592703,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283194880,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275330559,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283325952,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275199487,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283391488,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275133951,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283424256,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275101183,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283440640,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275084799,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283448832,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275076607,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283452928,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275072511,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283454976,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275070463,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283456000,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275069439,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283456512,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068927,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283456768,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068671,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283456896,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068543,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283456960,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068479,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283456992,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068447,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283457008,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068431,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283457016,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068423,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283457020,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068419,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1283457022,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1275068417,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457024,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845631,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1287651328,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1287651327,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1289748480,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1285554175,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1290797056,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1284505599,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291321344,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283981311,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291583488,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283719167,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291714560,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283588095,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291780096,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283522559,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291812864,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283489791,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291829248,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283473407,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291837440,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283465215,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291841536,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283461119,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291843584,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283459071,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291844608,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283458047,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845120,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457535,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845376,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457279,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845504,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457151,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845568,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457087,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845600,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457055,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845616,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457039,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845624,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457031,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845628,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457027,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1291845630,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1283457025,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132426752,32,FLEN)
NAN_BOXED(3480524,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845632,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234239,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1296039936,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1296039935,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1298137088,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1293942783,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299185664,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292894207,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299709952,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292369919,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299972096,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292107775,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300103168,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291976703,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300168704,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291911167,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300201472,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291878399,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300217856,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291862015,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300226048,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291853823,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300230144,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291849727,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300232192,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291847679,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233216,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291846655,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233728,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291846143,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233984,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845887,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234112,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845759,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234176,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845695,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234208,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845663,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234224,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845647,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234232,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845639,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234236,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845635,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234238,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845633,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234240,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622847,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1304428544,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1304428543,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1306525696,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1302331391,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1307574272,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1301282815,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308098560,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300758527,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308360704,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300496383,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308491776,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300365311,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308557312,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300299775,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308590080,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300267007,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308606464,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300250623,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308614656,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300242431,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308618752,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300238335,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308620800,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300236287,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308621824,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300235263,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622336,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234751,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622592,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234495,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622720,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234367,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622784,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234303,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622816,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234271,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622832,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234255,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622840,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234247,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622844,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234243,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1308622846,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1300234241,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124657390,32,FLEN)
NAN_BOXED(6559246,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622848,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011455,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1312817152,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1312817151,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1314914304,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1310719999,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1315962880,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1309671423,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1316487168,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1309147135,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1316749312,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308884991,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1316880384,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308753919,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1316945920,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308688383,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1316978688,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308655615,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1316995072,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308639231,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317003264,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308631039,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317007360,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308626943,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317009408,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308624895,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317010432,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308623871,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317010944,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308623359,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011200,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308623103,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011328,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622975,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011392,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622911,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011424,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622879,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011440,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622863,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011448,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622855,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011452,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622851,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1317011454,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1308622849,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2131597107,32,FLEN)
NAN_BOXED(3791712,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011456,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400063,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1321205760,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1321205759,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1323302912,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1319108607,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1324351488,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1318060031,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1324875776,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317535743,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325137920,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317273599,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325268992,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317142527,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325334528,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317076991,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325367296,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317044223,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325383680,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317027839,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325391872,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317019647,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325395968,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317015551,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325398016,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317013503,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325399040,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317012479,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325399552,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011967,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325399808,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011711,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325399936,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011583,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400000,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011519,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400032,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011487,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400048,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011471,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400056,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011463,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400060,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011459,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1325400062,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1317011457,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2109803696,32,FLEN)
NAN_BOXED(19512608,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400064,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788671,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1329594368,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1329594367,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1331691520,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1327497215,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1332740096,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1326448639,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333264384,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325924351,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333526528,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325662207,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333657600,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325531135,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333723136,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325465599,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333755904,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325432831,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333772288,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325416447,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333780480,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325408255,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333784576,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325404159,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333786624,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325402111,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333787648,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325401087,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788160,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400575,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788416,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400319,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788544,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400191,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788608,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400127,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788640,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400095,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788656,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400079,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788664,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400071,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788668,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400067,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1333788670,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1325400065,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2116217545,32,FLEN)
NAN_BOXED(13181447,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788672,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177279,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1337982976,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1337982975,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1340080128,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1335885823,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1341128704,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1334837247,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1341652992,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1334312959,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1341915136,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1334050815,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342046208,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333919743,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342111744,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333854207,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342144512,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333821439,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342160896,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333805055,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342169088,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333796863,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342173184,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333792767,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342175232,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333790719,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342176256,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333789695,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342176768,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333789183,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177024,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788927,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177152,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788799,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177216,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788735,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177248,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788703,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177264,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788687,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177272,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788679,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177276,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788675,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1342177278,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1333788673,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2098314360,32,FLEN)
NAN_BOXED(31512632,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038080,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426687,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2185232384,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2185232383,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2187329536,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2183135231,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2188378112,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2182086655,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2188902400,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181562367,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189164544,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181300223,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189295616,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181169151,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189361152,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181103615,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189393920,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181070847,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189410304,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181054463,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189418496,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181046271,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189422592,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181042175,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189424640,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181040127,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189425664,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181039103,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426176,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038591,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426432,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038335,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426560,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038207,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426624,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038143,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426656,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038111,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426672,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038095,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426680,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038087,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426684,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038083,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426686,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181038081,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816640,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205247,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3821010944,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3821010943,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3823108096,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3818913791,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3824156672,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3817865215,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3824680960,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3817340927,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3824943104,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3817078783,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825074176,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816947711,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825139712,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816882175,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825172480,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816849407,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825188864,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816833023,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825197056,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816824831,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825201152,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816820735,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825203200,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816818687,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825204224,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816817663,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825204736,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816817151,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825204992,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816895,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205120,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816767,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205184,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816703,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205216,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816671,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205232,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816655,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205240,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816647,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205244,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816643,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205246,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3816816641,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577344,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965951,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2671771648,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2671771647,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2673868800,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2669674495,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2674917376,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2668625919,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675441664,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2668101631,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675703808,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667839487,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675834880,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667708415,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675900416,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667642879,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675933184,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667610111,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675949568,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667593727,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675957760,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667585535,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675961856,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667581439,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675963904,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667579391,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675964928,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667578367,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965440,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577855,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965696,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577599,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965824,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577471,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965888,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577407,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965920,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577375,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965936,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577359,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965944,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577351,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965948,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577347,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2675965950,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(2667577345,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2120533388,32,FLEN)
NAN_BOXED(2156870664,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965952,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354559,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2680160256,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2680160255,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2682257408,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2678063103,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2683305984,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2677014527,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2683830272,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2676490239,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684092416,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2676228095,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684223488,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2676097023,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684289024,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2676031487,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684321792,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675998719,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684338176,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675982335,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684346368,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675974143,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684350464,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675970047,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684352512,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675967999,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684353536,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966975,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354048,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966463,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354304,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966207,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354432,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966079,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354496,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966015,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354528,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965983,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354544,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965967,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354552,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965959,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354556,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965955,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2684354558,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965953,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 48*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
