Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 27 20:40:06 2023
| Host         : DESKTOP-K0IDMNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/alu_inst/result_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.468        0.000                      0                 1199        0.267        0.000                      0                 1199        3.000        0.000                       0                  1093  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk0_clk_wiz_0           94.434        0.000                      0                   99        0.267        0.000                      0                   99       49.500        0.000                       0                  1081  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk90_clk_wiz_0   clk0_clk_wiz_0         64.394        0.000                      0                 1092       25.711        0.000                      0                 1092  
clk0_clk_wiz_0    clk180_clk_wiz_0       44.421        0.000                      0                   32       49.997        0.000                      0                   32  
clk90_clk_wiz_0   clk180_clk_wiz_0       14.468        0.000                      0                   36       75.503        0.000                      0                   36  
clk0_clk_wiz_0    clk90_clk_wiz_0        22.005        0.000                      0                   22       74.560        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.434ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.290ns (24.319%)  route 4.015ns (75.681%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 97.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.926     2.849    iGPIO/D[3]
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.539    97.045    iGPIO/clk0
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[3]/C
                         clock pessimism              0.406    97.451    
                         clock uncertainty           -0.111    97.340    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.058    97.282    iGPIO/LEDS_reg[3]
  -------------------------------------------------------------------
                         required time                         97.282    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 94.434    

Slack (MET) :             94.792ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.091ns (22.187%)  route 3.826ns (77.813%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 97.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.652    -2.450    iCPU/regfile_inst/clk0
    SLICE_X37Y61         FDRE                                         r  iCPU/regfile_inst/x25_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  iCPU/regfile_inst/x25_reg[1]/Q
                         net (fo=2, routed)           1.141    -0.853    iCPU/regfile_inst/x25_reg_n_1_[1]
    SLICE_X44Y60         LUT6 (Prop_lut6_I3_O)        0.124    -0.729 r  iCPU/regfile_inst/HEX0[1]_i_6/O
                         net (fo=1, routed)           0.000    -0.729    iCPU/regfile_inst/HEX0[1]_i_6_n_1
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.517 r  iCPU/regfile_inst/HEX0_reg[1]_i_2/O
                         net (fo=1, routed)           0.986     0.469    iCPU/regfile_inst/HEX0_reg[1]_i_2_n_1
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.768 r  iCPU/regfile_inst/HEX0[1]_i_1/O
                         net (fo=9, routed)           1.700     2.467    iGPIO/D[1]
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.539    97.045    iGPIO/clk0
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[1]/C
                         clock pessimism              0.406    97.451    
                         clock uncertainty           -0.111    97.340    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.081    97.259    iGPIO/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         97.259    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 94.792    

Slack (MET) :             94.917ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.290ns (26.389%)  route 3.598ns (73.611%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 96.988 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.510     2.432    iGPIO/D[3]
    SLICE_X40Y56         FDRE                                         r  iGPIO/HEX4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.482    96.988    iGPIO/clk0
    SLICE_X40Y56         FDRE                                         r  iGPIO/HEX4_reg[3]/C
                         clock pessimism              0.539    97.527    
                         clock uncertainty           -0.111    97.416    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)       -0.067    97.349    iGPIO/HEX4_reg[3]
  -------------------------------------------------------------------
                         required time                         97.349    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 94.917    

Slack (MET) :             95.161ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.290ns (27.775%)  route 3.354ns (72.225%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 96.988 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.266     2.188    iGPIO/D[3]
    SLICE_X41Y55         FDRE                                         r  iGPIO/HEX5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.482    96.988    iGPIO/clk0
    SLICE_X41Y55         FDRE                                         r  iGPIO/HEX5_reg[3]/C
                         clock pessimism              0.539    97.527    
                         clock uncertainty           -0.111    97.416    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)       -0.067    97.349    iGPIO/HEX5_reg[3]
  -------------------------------------------------------------------
                         required time                         97.349    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                 95.161    

Slack (MET) :             95.198ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.290ns (27.996%)  route 3.318ns (72.004%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 96.988 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.229     2.152    iGPIO/D[3]
    SLICE_X43Y55         FDRE                                         r  iGPIO/HEX3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.482    96.988    iGPIO/clk0
    SLICE_X43Y55         FDRE                                         r  iGPIO/HEX3_reg[3]/C
                         clock pessimism              0.539    97.527    
                         clock uncertainty           -0.111    97.416    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)       -0.067    97.349    iGPIO/HEX3_reg[3]
  -------------------------------------------------------------------
                         required time                         97.349    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                 95.198    

Slack (MET) :             95.221ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.290ns (28.139%)  route 3.294ns (71.861%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 96.988 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.206     2.128    iGPIO/D[3]
    SLICE_X40Y53         FDRE                                         r  iGPIO/HEX0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.482    96.988    iGPIO/clk0
    SLICE_X40Y53         FDRE                                         r  iGPIO/HEX0_reg[3]/C
                         clock pessimism              0.539    97.527    
                         clock uncertainty           -0.111    97.416    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)       -0.067    97.349    iGPIO/HEX0_reg[3]
  -------------------------------------------------------------------
                         required time                         97.349    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                 95.221    

Slack (MET) :             95.356ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.290ns (28.936%)  route 3.168ns (71.064%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 96.988 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.079     2.002    iGPIO/D[3]
    SLICE_X40Y54         FDRE                                         r  iGPIO/HEX2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.482    96.988    iGPIO/clk0
    SLICE_X40Y54         FDRE                                         r  iGPIO/HEX2_reg[3]/C
                         clock pessimism              0.539    97.527    
                         clock uncertainty           -0.111    97.416    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.058    97.358    iGPIO/HEX2_reg[3]
  -------------------------------------------------------------------
                         required time                         97.358    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 95.356    

Slack (MET) :             95.359ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.290ns (28.955%)  route 3.165ns (71.045%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 96.988 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           1.076     1.999    iGPIO/D[3]
    SLICE_X41Y54         FDRE                                         r  iGPIO/HEX1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.482    96.988    iGPIO/clk0
    SLICE_X41Y54         FDRE                                         r  iGPIO/HEX1_reg[3]/C
                         clock pessimism              0.539    97.527    
                         clock uncertainty           -0.111    97.416    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.058    97.358    iGPIO/HEX1_reg[3]
  -------------------------------------------------------------------
                         required time                         97.358    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                 95.359    

Slack (MET) :             95.394ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.148ns (26.287%)  route 3.219ns (73.713%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 97.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.653    -2.449    iCPU/regfile_inst/clk0
    SLICE_X38Y60         FDRE                                         r  iCPU/regfile_inst/x2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.931 r  iCPU/regfile_inst/x2_reg[7]/Q
                         net (fo=2, routed)           1.182    -0.749    iCPU/regfile_inst/x2_reg_n_1_[7]
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.124    -0.625 r  iCPU/regfile_inst/LEDS[7]_i_16/O
                         net (fo=1, routed)           0.000    -0.625    iCPU/regfile_inst/LEDS[7]_i_16_n_1
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.416 r  iCPU/regfile_inst/LEDS_reg[7]_i_8/O
                         net (fo=1, routed)           0.662     0.246    iCPU/regfile_inst/LEDS_reg[7]_i_8_n_1
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.297     0.543 r  iCPU/regfile_inst/LEDS[7]_i_2/O
                         net (fo=3, routed)           1.375     1.918    iGPIO/D[7]
    SLICE_X54Y53         FDRE                                         r  iGPIO/LEDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.539    97.045    iGPIO/clk0
    SLICE_X54Y53         FDRE                                         r  iGPIO/LEDS_reg[7]/C
                         clock pessimism              0.406    97.451    
                         clock uncertainty           -0.111    97.340    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)       -0.028    97.312    iGPIO/LEDS_reg[7]
  -------------------------------------------------------------------
                         required time                         97.312    
                         arrival time                          -1.918    
  -------------------------------------------------------------------
                         slack                                 95.394    

Slack (MET) :             95.432ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.116ns (26.007%)  route 3.175ns (73.993%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 97.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.652    -2.450    iCPU/regfile_inst/clk0
    SLICE_X47Y59         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.126    -0.868    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    -0.744 r  iCPU/regfile_inst/HEX0[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.744    iCPU/regfile_inst/HEX0[0]_i_12_n_1
    SLICE_X40Y57         MUXF7 (Prop_muxf7_I0_O)      0.238    -0.506 r  iCPU/regfile_inst/HEX0_reg[0]_i_5/O
                         net (fo=1, routed)           0.728     0.223    iCPU/regfile_inst/HEX0_reg[0]_i_5_n_1
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.298     0.521 r  iCPU/regfile_inst/HEX0[0]_i_1/O
                         net (fo=9, routed)           1.321     1.841    iGPIO/D[0]
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.539    97.045    iGPIO/clk0
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[0]/C
                         clock pessimism              0.406    97.451    
                         clock uncertainty           -0.111    97.340    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.067    97.273    iGPIO/LEDS_reg[0]
  -------------------------------------------------------------------
                         required time                         97.273    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                 95.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.575    -0.862    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.698 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.127    -0.571    iCPU/addra[10]
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.461 r  iCPU/pc_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.461    iCPU/pc_reg[10]_i_1_n_6
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.843    -1.288    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[12]/C
                         clock pessimism              0.426    -0.862    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.134    -0.728    iCPU/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 seg_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.561    -0.876    clk
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.712 r  seg_cnt_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.575    seg_cnt_reg_n_1_[11]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.530 r  seg_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.530    seg_cnt[8]_i_2_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.466 r  seg_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.466    seg_cnt_reg[8]_i_1_n_5
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[11]/C
                         clock pessimism              0.427    -0.876    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.742    seg_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 seg_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.561    -0.876    clk
    SLICE_X34Y50         FDCE                                         r  seg_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.712 r  seg_cnt_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.575    seg_cnt_reg_n_1_[3]
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.530 r  seg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.530    seg_cnt[0]_i_3_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.466 r  seg_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.466    seg_cnt_reg[0]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  seg_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y50         FDCE                                         r  seg_cnt_reg[3]/C
                         clock pessimism              0.427    -0.876    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.742    seg_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.561    -0.876    clk
    SLICE_X34Y51         FDCE                                         r  seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.712 r  seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.575    seg_cnt_reg_n_1_[7]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.530 r  seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.530    seg_cnt[4]_i_2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.466 r  seg_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.466    seg_cnt_reg[4]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  seg_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y51         FDCE                                         r  seg_cnt_reg[7]/C
                         clock pessimism              0.427    -0.876    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.742    seg_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.462%)  route 0.216ns (60.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.559    -0.878    clk
    SLICE_X37Y52         FDCE                                         r  seg_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.737 r  seg_com_reg[1]/Q
                         net (fo=10, routed)          0.216    -0.520    seg_com_OBUF[1]
    SLICE_X37Y52         FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X37Y52         FDCE                                         r  seg_com_reg[0]/C
                         clock pessimism              0.426    -0.878    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.070    -0.808    seg_com_reg[0]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 seg_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.274ns (62.253%)  route 0.166ns (37.747%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X34Y53         FDCE                                         r  seg_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.713 f  seg_cnt_reg[13]/Q
                         net (fo=26, routed)          0.166    -0.547    p_0_in
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.045    -0.502 r  seg_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.502    seg_cnt[8]_i_3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.437 r  seg_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.437    seg_cnt_reg[8]_i_1_n_6
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[10]/C
                         clock pessimism              0.443    -0.860    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.726    seg_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 seg_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.561    -0.876    clk
    SLICE_X34Y50         FDCE                                         r  seg_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.712 f  seg_cnt_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.549    seg_cnt_reg_n_1_[0]
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.504 r  seg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.504    seg_cnt[0]_i_6_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.434 r  seg_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.434    seg_cnt_reg[0]_i_1_n_8
    SLICE_X34Y50         FDCE                                         r  seg_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y50         FDCE                                         r  seg_cnt_reg[0]/C
                         clock pessimism              0.427    -0.876    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.742    seg_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 seg_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.561    -0.876    clk
    SLICE_X34Y51         FDCE                                         r  seg_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.712 r  seg_cnt_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.549    seg_cnt_reg_n_1_[4]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.504 r  seg_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.504    seg_cnt[4]_i_5_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.434 r  seg_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.434    seg_cnt_reg[4]_i_1_n_8
    SLICE_X34Y51         FDCE                                         r  seg_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y51         FDCE                                         r  seg_cnt_reg[4]/C
                         clock pessimism              0.427    -0.876    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.742    seg_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 seg_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.561    -0.876    clk
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.712 r  seg_cnt_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.549    seg_cnt_reg_n_1_[8]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.504 r  seg_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.504    seg_cnt[8]_i_5_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.434 r  seg_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.434    seg_cnt_reg[8]_i_1_n_8
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    clk
    SLICE_X34Y52         FDCE                                         r  seg_cnt_reg[8]/C
                         clock pessimism              0.427    -0.876    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.742    seg_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 seg_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X34Y53         FDCE                                         r  seg_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.713 r  seg_cnt_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.550    seg_cnt_reg_n_1_[12]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.505 r  seg_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.505    seg_cnt[12]_i_2_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.435 r  seg_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.435    seg_cnt_reg[12]_i_1_n_8
    SLICE_X34Y53         FDCE                                         r  seg_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X34Y53         FDCE                                         r  seg_cnt_reg[12]/C
                         clock pessimism              0.427    -0.877    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.134    -0.743    seg_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y72     iCPU/regfile_inst/x11_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y77     iCPU/regfile_inst/x11_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y56     iCPU/regfile_inst/x11_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y60     iCPU/regfile_inst/x11_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y56     iCPU/regfile_inst/x11_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y60     iCPU/regfile_inst/x11_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y60     iCPU/regfile_inst/x11_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y78     iCPU/regfile_inst/x11_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y67     iCPU/regfile_inst/x11_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y78     iCPU/regfile_inst/x11_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y72     iCPU/regfile_inst/x11_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y77     iCPU/regfile_inst/x11_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y56     iCPU/regfile_inst/x11_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y56     iCPU/regfile_inst/x11_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y60     iCPU/regfile_inst/x11_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y60     iCPU/regfile_inst/x11_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y78     iCPU/regfile_inst/x11_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y78     iCPU/regfile_inst/x11_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y72     iCPU/regfile_inst/x11_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y72     iCPU/regfile_inst/x11_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.394ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.802ns  (logic 3.054ns (31.156%)  route 6.748ns (68.844%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 97.028 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          4.127    32.452    iCPU/regfile_inst/x25
    SLICE_X54Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.522    97.028    iCPU/regfile_inst/clk0
    SLICE_X54Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[21]/C
                         clock pessimism              0.218    97.246    
                         clock uncertainty           -0.231    97.015    
    SLICE_X54Y74         FDRE (Setup_fdre_C_CE)      -0.169    96.846    iCPU/regfile_inst/x25_reg[21]
  -------------------------------------------------------------------
                         required time                         96.846    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 64.394    

Slack (MET) :             64.394ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.802ns  (logic 3.054ns (31.156%)  route 6.748ns (68.844%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 97.028 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          4.127    32.452    iCPU/regfile_inst/x25
    SLICE_X54Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.522    97.028    iCPU/regfile_inst/clk0
    SLICE_X54Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[27]/C
                         clock pessimism              0.218    97.246    
                         clock uncertainty           -0.231    97.015    
    SLICE_X54Y74         FDRE (Setup_fdre_C_CE)      -0.169    96.846    iCPU/regfile_inst/x25_reg[27]
  -------------------------------------------------------------------
                         required time                         96.846    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 64.394    

Slack (MET) :             64.468ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.839ns  (logic 3.089ns (31.394%)  route 6.750ns (68.606%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 97.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         4.265    29.362    iCPU/regfile_inst/douta[19]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    29.486 r  iCPU/regfile_inst/HEX0[1]_i_12/O
                         net (fo=1, routed)           0.000    29.486    iCPU/regfile_inst/HEX0[1]_i_12_n_1
    SLICE_X40Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    29.698 r  iCPU/regfile_inst/HEX0_reg[1]_i_5/O
                         net (fo=1, routed)           0.786    30.484    iCPU/regfile_inst/HEX0_reg[1]_i_5_n_1
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.299    30.783 r  iCPU/regfile_inst/HEX0[1]_i_1/O
                         net (fo=9, routed)           1.700    32.483    iGPIO/D[1]
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.539    97.045    iGPIO/clk0
    SLICE_X55Y53         FDRE                                         r  iGPIO/LEDS_reg[1]/C
                         clock pessimism              0.218    97.263    
                         clock uncertainty           -0.231    97.032    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.081    96.951    iGPIO/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         96.951    
                         arrival time                         -32.483    
  -------------------------------------------------------------------
                         slack                                 64.468    

Slack (MET) :             64.753ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.391ns  (logic 3.054ns (32.522%)  route 6.337ns (67.478%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.025ns = ( 96.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          3.715    32.040    iCPU/regfile_inst/x25
    SLICE_X46Y71         FDRE                                         r  iCPU/regfile_inst/x25_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.469    96.975    iCPU/regfile_inst/clk0
    SLICE_X46Y71         FDRE                                         r  iCPU/regfile_inst/x25_reg[26]/C
                         clock pessimism              0.218    97.193    
                         clock uncertainty           -0.231    96.962    
    SLICE_X46Y71         FDRE (Setup_fdre_C_CE)      -0.169    96.793    iCPU/regfile_inst/x25_reg[26]
  -------------------------------------------------------------------
                         required time                         96.793    
                         arrival time                         -32.040    
  -------------------------------------------------------------------
                         slack                                 64.753    

Slack (MET) :             64.753ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.391ns  (logic 3.054ns (32.522%)  route 6.337ns (67.478%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.025ns = ( 96.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          3.715    32.040    iCPU/regfile_inst/x25
    SLICE_X46Y71         FDRE                                         r  iCPU/regfile_inst/x25_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.469    96.975    iCPU/regfile_inst/clk0
    SLICE_X46Y71         FDRE                                         r  iCPU/regfile_inst/x25_reg[28]/C
                         clock pessimism              0.218    97.193    
                         clock uncertainty           -0.231    96.962    
    SLICE_X46Y71         FDRE (Setup_fdre_C_CE)      -0.169    96.793    iCPU/regfile_inst/x25_reg[28]
  -------------------------------------------------------------------
                         required time                         96.793    
                         arrival time                         -32.040    
  -------------------------------------------------------------------
                         slack                                 64.753    

Slack (MET) :             64.753ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.391ns  (logic 3.054ns (32.522%)  route 6.337ns (67.478%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.025ns = ( 96.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          3.715    32.040    iCPU/regfile_inst/x25
    SLICE_X46Y71         FDRE                                         r  iCPU/regfile_inst/x25_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.469    96.975    iCPU/regfile_inst/clk0
    SLICE_X46Y71         FDRE                                         r  iCPU/regfile_inst/x25_reg[31]/C
                         clock pessimism              0.218    97.193    
                         clock uncertainty           -0.231    96.962    
    SLICE_X46Y71         FDRE (Setup_fdre_C_CE)      -0.169    96.793    iCPU/regfile_inst/x25_reg[31]
  -------------------------------------------------------------------
                         required time                         96.793    
                         arrival time                         -32.040    
  -------------------------------------------------------------------
                         slack                                 64.753    

Slack (MET) :             64.982ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.158ns  (logic 3.054ns (33.349%)  route 6.104ns (66.651%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.029ns = ( 96.971 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.051    28.197    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.321 r  iCPU/regfile_inst/x22[31]_i_1/O
                         net (fo=32, routed)          3.486    31.807    iCPU/regfile_inst/x22
    SLICE_X36Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.465    96.971    iCPU/regfile_inst/clk0
    SLICE_X36Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[13]/C
                         clock pessimism              0.218    97.189    
                         clock uncertainty           -0.231    96.958    
    SLICE_X36Y74         FDRE (Setup_fdre_C_CE)      -0.169    96.789    iCPU/regfile_inst/x22_reg[13]
  -------------------------------------------------------------------
                         required time                         96.789    
                         arrival time                         -31.807    
  -------------------------------------------------------------------
                         slack                                 64.982    

Slack (MET) :             64.982ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.158ns  (logic 3.054ns (33.349%)  route 6.104ns (66.651%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.029ns = ( 96.971 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.051    28.197    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.321 r  iCPU/regfile_inst/x22[31]_i_1/O
                         net (fo=32, routed)          3.486    31.807    iCPU/regfile_inst/x22
    SLICE_X36Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.465    96.971    iCPU/regfile_inst/clk0
    SLICE_X36Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[30]/C
                         clock pessimism              0.218    97.189    
                         clock uncertainty           -0.231    96.958    
    SLICE_X36Y74         FDRE (Setup_fdre_C_CE)      -0.169    96.789    iCPU/regfile_inst/x22_reg[30]
  -------------------------------------------------------------------
                         required time                         96.789    
                         arrival time                         -31.807    
  -------------------------------------------------------------------
                         slack                                 64.982    

Slack (MET) :             65.014ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.088ns  (logic 3.054ns (33.604%)  route 6.034ns (66.396%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.030ns = ( 96.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          3.413    31.738    iCPU/regfile_inst/x25
    SLICE_X45Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.464    96.970    iCPU/regfile_inst/clk0
    SLICE_X45Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[15]/C
                         clock pessimism              0.218    97.188    
                         clock uncertainty           -0.231    96.957    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.205    96.752    iCPU/regfile_inst/x25_reg[15]
  -------------------------------------------------------------------
                         required time                         96.752    
                         arrival time                         -31.738    
  -------------------------------------------------------------------
                         slack                                 65.014    

Slack (MET) :             65.014ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.088ns  (logic 3.054ns (33.604%)  route 6.034ns (66.396%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.030ns = ( 96.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 22.649 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.751    22.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.103 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=4, routed)           1.247    26.351    iCPU/alu_inst/douta[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.150    26.501 f  iCPU/alu_inst/x1[31]_i_3/O
                         net (fo=2, routed)           0.319    26.820    iCPU/regfile_inst/bbstub_douta[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.326    27.146 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=31, routed)          1.055    28.201    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.325 r  iCPU/regfile_inst/x25[31]_i_1/O
                         net (fo=32, routed)          3.413    31.738    iCPU/regfile_inst/x25
    SLICE_X45Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.464    96.970    iCPU/regfile_inst/clk0
    SLICE_X45Y74         FDRE                                         r  iCPU/regfile_inst/x25_reg[23]/C
                         clock pessimism              0.218    97.188    
                         clock uncertainty           -0.231    96.957    
    SLICE_X45Y74         FDRE (Setup_fdre_C_CE)      -0.205    96.752    iCPU/regfile_inst/x25_reg[23]
  -------------------------------------------------------------------
                         required time                         96.752    
                         arrival time                         -31.738    
  -------------------------------------------------------------------
                         slack                                 65.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.711ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.155ns  (logic 0.630ns (54.527%)  route 0.525ns (45.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.765 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=32, routed)          0.457    25.222    iCPU/regfile_inst/douta[9]
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.045    25.267 r  iCPU/regfile_inst/x28[31]_i_1/O
                         net (fo=32, routed)          0.069    25.335    iCPU/regfile_inst/x28
    SLICE_X52Y60         FDRE                                         r  iCPU/regfile_inst/x28_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X52Y60         FDRE                                         r  iCPU/regfile_inst/x28_reg[17]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X52Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.376    iCPU/regfile_inst/x28_reg[17]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          25.335    
  -------------------------------------------------------------------
                         slack                                 25.711    

Slack (MET) :             25.711ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.155ns  (logic 0.630ns (54.527%)  route 0.525ns (45.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.765 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=32, routed)          0.457    25.222    iCPU/regfile_inst/douta[9]
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.045    25.267 r  iCPU/regfile_inst/x28[31]_i_1/O
                         net (fo=32, routed)          0.069    25.335    iCPU/regfile_inst/x28
    SLICE_X52Y60         FDRE                                         r  iCPU/regfile_inst/x28_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X52Y60         FDRE                                         r  iCPU/regfile_inst/x28_reg[18]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X52Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.376    iCPU/regfile_inst/x28_reg[18]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          25.335    
  -------------------------------------------------------------------
                         slack                                 25.711    

Slack (MET) :             25.711ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.155ns  (logic 0.630ns (54.527%)  route 0.525ns (45.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.765 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=32, routed)          0.457    25.222    iCPU/regfile_inst/douta[9]
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.045    25.267 r  iCPU/regfile_inst/x28[31]_i_1/O
                         net (fo=32, routed)          0.069    25.335    iCPU/regfile_inst/x28
    SLICE_X52Y60         FDRE                                         r  iCPU/regfile_inst/x28_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X52Y60         FDRE                                         r  iCPU/regfile_inst/x28_reg[2]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X52Y60         FDRE (Hold_fdre_C_CE)       -0.039    -0.376    iCPU/regfile_inst/x28_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          25.335    
  -------------------------------------------------------------------
                         slack                                 25.711    

Slack (MET) :             25.733ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.226ns  (logic 0.630ns (51.372%)  route 0.596ns (48.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.765 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=32, routed)          0.349    25.113    iCPU/regfile_inst/douta[9]
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.045    25.158 r  iCPU/regfile_inst/x30[31]_i_1/O
                         net (fo=32, routed)          0.248    25.406    iCPU/regfile_inst/x30
    SLICE_X54Y59         FDRE                                         r  iCPU/regfile_inst/x30_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.846    -1.285    iCPU/regfile_inst/clk0
    SLICE_X54Y59         FDRE                                         r  iCPU/regfile_inst/x30_reg[2]/C
                         clock pessimism              0.744    -0.541    
                         clock uncertainty            0.231    -0.311    
    SLICE_X54Y59         FDRE (Hold_fdre_C_CE)       -0.016    -0.327    iCPU/regfile_inst/x30_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          25.406    
  -------------------------------------------------------------------
                         slack                                 25.733    

Slack (MET) :             25.748ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.216ns  (logic 0.630ns (51.819%)  route 0.586ns (48.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.765 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.516    25.281    iCPU/regfile_inst/douta[8]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.045    25.326 r  iCPU/regfile_inst/x4[31]_i_1/O
                         net (fo=32, routed)          0.070    25.396    iCPU/regfile_inst/x4
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[17]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X50Y60         FDRE (Hold_fdre_C_CE)       -0.016    -0.353    iCPU/regfile_inst/x4_reg[17]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          25.396    
  -------------------------------------------------------------------
                         slack                                 25.748    

Slack (MET) :             25.748ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.216ns  (logic 0.630ns (51.819%)  route 0.586ns (48.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.765 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.516    25.281    iCPU/regfile_inst/douta[8]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.045    25.326 r  iCPU/regfile_inst/x4[31]_i_1/O
                         net (fo=32, routed)          0.070    25.396    iCPU/regfile_inst/x4
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[18]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X50Y60         FDRE (Hold_fdre_C_CE)       -0.016    -0.353    iCPU/regfile_inst/x4_reg[18]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          25.396    
  -------------------------------------------------------------------
                         slack                                 25.748    

Slack (MET) :             25.748ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.216ns  (logic 0.630ns (51.819%)  route 0.586ns (48.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.765 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.516    25.281    iCPU/regfile_inst/douta[8]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.045    25.326 r  iCPU/regfile_inst/x4[31]_i_1/O
                         net (fo=32, routed)          0.070    25.396    iCPU/regfile_inst/x4
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[2]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X50Y60         FDRE (Hold_fdre_C_CE)       -0.016    -0.353    iCPU/regfile_inst/x4_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          25.396    
  -------------------------------------------------------------------
                         slack                                 25.748    

Slack (MET) :             25.748ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.216ns  (logic 0.630ns (51.819%)  route 0.586ns (48.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.765 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.516    25.281    iCPU/regfile_inst/douta[8]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.045    25.326 r  iCPU/regfile_inst/x4[31]_i_1/O
                         net (fo=32, routed)          0.070    25.396    iCPU/regfile_inst/x4
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.820    -1.311    iCPU/regfile_inst/clk0
    SLICE_X50Y60         FDRE                                         r  iCPU/regfile_inst/x4_reg[6]/C
                         clock pessimism              0.744    -0.567    
                         clock uncertainty            0.231    -0.337    
    SLICE_X50Y60         FDRE (Hold_fdre_C_CE)       -0.016    -0.353    iCPU/regfile_inst/x4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          25.396    
  -------------------------------------------------------------------
                         slack                                 25.748    

Slack (MET) :             25.771ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.236ns  (logic 0.630ns (50.953%)  route 0.606ns (49.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.765 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=32, routed)          0.466    25.230    iCPU/regfile_inst/douta[6]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.045    25.275 r  iCPU/regfile_inst/x3[31]_i_1/O
                         net (fo=32, routed)          0.141    25.416    iCPU/regfile_inst/x3
    SLICE_X50Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.818    -1.313    iCPU/regfile_inst/clk0
    SLICE_X50Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[17]/C
                         clock pessimism              0.744    -0.569    
                         clock uncertainty            0.231    -0.339    
    SLICE_X50Y62         FDRE (Hold_fdre_C_CE)       -0.016    -0.355    iCPU/regfile_inst/x3_reg[17]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          25.416    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.771ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.236ns  (logic 0.630ns (50.953%)  route 0.606ns (49.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -0.820ns = ( 24.180 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.616    24.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.765 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=32, routed)          0.466    25.230    iCPU/regfile_inst/douta[6]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.045    25.275 r  iCPU/regfile_inst/x3[31]_i_1/O
                         net (fo=32, routed)          0.141    25.416    iCPU/regfile_inst/x3
    SLICE_X50Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.818    -1.313    iCPU/regfile_inst/clk0
    SLICE_X50Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[18]/C
                         clock pessimism              0.744    -0.569    
                         clock uncertainty            0.231    -0.339    
    SLICE_X50Y62         FDRE (Hold_fdre_C_CE)       -0.016    -0.355    iCPU/regfile_inst/x3_reg[18]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          25.416    
  -------------------------------------------------------------------
                         slack                                 25.771    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.997ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.421ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.096ns (25.026%)  route 3.284ns (74.974%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.636    -2.466    iCPU/regfile_inst/clk0
    SLICE_X47Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  iCPU/regfile_inst/x29_reg[15]/Q
                         net (fo=2, routed)           1.340    -0.670    iCPU/regfile_inst/x29_reg_n_1_[15]
    SLICE_X44Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  iCPU/regfile_inst/iMEM_i_252/O
                         net (fo=1, routed)           0.000    -0.546    iCPU/regfile_inst/iMEM_i_252_n_1
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.329 r  iCPU/regfile_inst/iMEM_i_91/O
                         net (fo=1, routed)           0.704     0.376    iCPU/regfile_inst/iMEM_i_91_n_1
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.299     0.675 r  iCPU/regfile_inst/iMEM_i_18/O
                         net (fo=2, routed)           1.239     1.914    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 44.421    

Slack (MET) :             44.465ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x26_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.224ns (28.259%)  route 3.107ns (71.741%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.636    -2.466    iCPU/regfile_inst/clk0
    SLICE_X45Y76         FDRE                                         r  iCPU/regfile_inst/x26_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  iCPU/regfile_inst/x26_reg[30]/Q
                         net (fo=2, routed)           1.406    -0.641    iCPU/regfile_inst/x26_reg_n_1_[30]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.299    -0.342 r  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=1, routed)           0.000    -0.342    iCPU/regfile_inst/iMEM_i_131_n_1
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.133 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=1, routed)           0.419     0.286    iCPU/regfile_inst/iMEM_i_31_n_1
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.297     0.583 r  iCPU/regfile_inst/iMEM_i_3/O
                         net (fo=2, routed)           1.283     1.865    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 44.465    

Slack (MET) :             44.483ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.091ns (25.364%)  route 3.210ns (74.636%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.652    -2.450    iCPU/regfile_inst/clk0
    SLICE_X37Y61         FDRE                                         r  iCPU/regfile_inst/x25_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  iCPU/regfile_inst/x25_reg[1]/Q
                         net (fo=2, routed)           1.141    -0.853    iCPU/regfile_inst/x25_reg_n_1_[1]
    SLICE_X44Y60         LUT6 (Prop_lut6_I3_O)        0.124    -0.729 r  iCPU/regfile_inst/HEX0[1]_i_6/O
                         net (fo=1, routed)           0.000    -0.729    iCPU/regfile_inst/HEX0[1]_i_6_n_1
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.517 r  iCPU/regfile_inst/HEX0_reg[1]_i_2/O
                         net (fo=1, routed)           0.986     0.469    iCPU/regfile_inst/HEX0_reg[1]_i_2_n_1
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.299     0.768 r  iCPU/regfile_inst/HEX0[1]_i_1/O
                         net (fo=9, routed)           1.084     1.851    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 44.483    

Slack (MET) :             44.560ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.091ns (25.724%)  route 3.150ns (74.276%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.635    -2.467    iCPU/regfile_inst/clk0
    SLICE_X39Y75         FDRE                                         r  iCPU/regfile_inst/x6_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  iCPU/regfile_inst/x6_reg[13]/Q
                         net (fo=2, routed)           1.339    -0.672    iCPU/regfile_inst/x6_reg_n_1_[13]
    SLICE_X38Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.548 r  iCPU/regfile_inst/iMEM_i_274/O
                         net (fo=1, routed)           0.000    -0.548    iCPU/regfile_inst/iMEM_i_274_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.334 r  iCPU/regfile_inst/iMEM_i_102/O
                         net (fo=1, routed)           0.824     0.489    iCPU/regfile_inst/iMEM_i_102_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.297     0.786 r  iCPU/regfile_inst/iMEM_i_20/O
                         net (fo=2, routed)           0.988     1.774    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                          -1.774    
  -------------------------------------------------------------------
                         slack                                 44.560    

Slack (MET) :             44.577ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x19_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.148ns (27.219%)  route 3.070ns (72.781%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.638    -2.464    iCPU/regfile_inst/clk0
    SLICE_X38Y72         FDRE                                         r  iCPU/regfile_inst/x19_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  iCPU/regfile_inst/x19_reg[22]/Q
                         net (fo=2, routed)           1.134    -0.812    iCPU/regfile_inst/x19_reg_n_1_[22]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124    -0.688 r  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=1, routed)           0.000    -0.688    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.479 r  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           1.009     0.530    iCPU/regfile_inst/iMEM_i_64_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.297     0.827 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=2, routed)           0.927     1.754    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                          -1.754    
  -------------------------------------------------------------------
                         slack                                 44.577    

Slack (MET) :             44.642ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.290ns (31.093%)  route 2.859ns (68.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.646    -2.456    iCPU/regfile_inst/clk0
    SLICE_X42Y66         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478    -1.978 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           1.120    -0.858    iCPU/regfile_inst/x29_reg_n_1_[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.296    -0.562 r  iCPU/regfile_inst/HEX0[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.562    iCPU/regfile_inst/HEX0[3]_i_7_n_1
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.345 r  iCPU/regfile_inst/HEX0_reg[3]_i_2/O
                         net (fo=1, routed)           0.969     0.624    iCPU/regfile_inst/HEX0_reg[3]_i_2_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.923 r  iCPU/regfile_inst/HEX0[3]_i_1/O
                         net (fo=9, routed)           0.770     1.693    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 44.642    

Slack (MET) :             44.675ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.282ns (31.178%)  route 2.830ns (68.822%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.650    -2.452    iCPU/regfile_inst/clk0
    SLICE_X42Y62         FDRE                                         r  iCPU/regfile_inst/x25_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478    -1.974 r  iCPU/regfile_inst/x25_reg[8]/Q
                         net (fo=2, routed)           1.141    -0.833    iCPU/regfile_inst/x25_reg_n_1_[8]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.298    -0.535 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.000    -0.535    iCPU/regfile_inst/iMEM_i_307_n_1
    SLICE_X42Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.326 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=1, routed)           0.816     0.489    iCPU/regfile_inst/iMEM_i_119_n_1
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.297     0.786 r  iCPU/regfile_inst/iMEM_i_25/O
                         net (fo=2, routed)           0.873     1.660    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 44.675    

Slack (MET) :             44.688ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x10_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.285ns (31.283%)  route 2.823ns (68.717%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.637    -2.465    iCPU/regfile_inst/clk0
    SLICE_X42Y72         FDRE                                         r  iCPU/regfile_inst/x10_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.478    -1.987 r  iCPU/regfile_inst/x10_reg[31]/Q
                         net (fo=2, routed)           1.312    -0.675    iCPU/regfile_inst/x10_reg_n_1_[31]
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.296    -0.379 r  iCPU/regfile_inst/iMEM_i_127/O
                         net (fo=1, routed)           0.000    -0.379    iCPU/regfile_inst/iMEM_i_127_n_1
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.167 r  iCPU/regfile_inst/iMEM_i_29/O
                         net (fo=1, routed)           0.808     0.641    iCPU/regfile_inst/iMEM_i_29_n_1
    SLICE_X51Y73         LUT6 (Prop_lut6_I3_O)        0.299     0.940 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=2, routed)           0.703     1.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 44.688    

Slack (MET) :             44.716ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x18_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.091ns (26.666%)  route 3.000ns (73.334%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.625    -2.477    iCPU/regfile_inst/clk0
    SLICE_X51Y77         FDRE                                         r  iCPU/regfile_inst/x18_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  iCPU/regfile_inst/x18_reg[21]/Q
                         net (fo=2, routed)           1.389    -0.632    iCPU/regfile_inst/x18_reg_n_1_[21]
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.508 r  iCPU/regfile_inst/iMEM_i_205/O
                         net (fo=1, routed)           0.000    -0.508    iCPU/regfile_inst/iMEM_i_205_n_1
    SLICE_X52Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.296 r  iCPU/regfile_inst/iMEM_i_68/O
                         net (fo=1, routed)           0.913     0.617    iCPU/regfile_inst/iMEM_i_68_n_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.299     0.916 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=2, routed)           0.698     1.614    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                 44.716    

Slack (MET) :             44.734ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x23_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.158ns (28.528%)  route 2.901ns (71.472%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.644    -2.458    iCPU/regfile_inst/clk0
    SLICE_X36Y68         FDRE                                         r  iCPU/regfile_inst/x23_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.940 r  iCPU/regfile_inst/x23_reg[12]/Q
                         net (fo=2, routed)           0.948    -0.992    iCPU/regfile_inst/x23_reg_n_1_[12]
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.868 r  iCPU/regfile_inst/iMEM_i_278/O
                         net (fo=1, routed)           0.000    -0.868    iCPU/regfile_inst/iMEM_i_278_n_1
    SLICE_X37Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.651 r  iCPU/regfile_inst/iMEM_i_104/O
                         net (fo=1, routed)           0.980     0.329    iCPU/regfile_inst/iMEM_i_104_n_1
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.299     0.628 r  iCPU/regfile_inst/iMEM_i_21/O
                         net (fo=2, routed)           0.973     1.601    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                 44.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.997ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x27_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.905ns  (logic 0.356ns (39.349%)  route 0.549ns (60.651%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 48.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 99.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.556    99.119    iCPU/regfile_inst/clk0
    SLICE_X43Y61         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    99.260 r  iCPU/regfile_inst/x27_reg[10]/Q
                         net (fo=2, routed)           0.103    99.364    iCPU/regfile_inst/x27_reg_n_1_[10]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.045    99.409 r  iCPU/regfile_inst/iMEM_i_291/O
                         net (fo=1, routed)           0.000    99.409    iCPU/regfile_inst/iMEM_i_291_n_1
    SLICE_X42Y61         MUXF7 (Prop_muxf7_I0_O)      0.062    99.471 r  iCPU/regfile_inst/iMEM_i_111/O
                         net (fo=1, routed)           0.097    99.567    iCPU/regfile_inst/iMEM_i_111_n_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.108    99.675 r  iCPU/regfile_inst/iMEM_i_23/O
                         net (fo=2, routed)           0.349   100.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.756    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.500    
                         clock uncertainty            0.231    49.731    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.027    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.027    
                         arrival time                         100.024    
  -------------------------------------------------------------------
                         slack                                 49.997    

Slack (MET) :             49.998ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x19_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.907ns  (logic 0.396ns (43.666%)  route 0.511ns (56.334%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 99.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.550    99.113    iCPU/regfile_inst/clk0
    SLICE_X52Y65         FDRE                                         r  iCPU/regfile_inst/x19_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.128    99.241 r  iCPU/regfile_inst/x19_reg[20]/Q
                         net (fo=2, routed)           0.115    99.356    iCPU/regfile_inst/x19_reg_n_1_[20]
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.098    99.454 r  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=1, routed)           0.000    99.454    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X52Y65         MUXF7 (Prop_muxf7_I0_O)      0.062    99.516 r  iCPU/regfile_inst/iMEM_i_72/O
                         net (fo=1, routed)           0.123    99.640    iCPU/regfile_inst/iMEM_i_72_n_1
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.108    99.748 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=2, routed)           0.272   100.020    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.020    
  -------------------------------------------------------------------
                         slack                                 49.998    

Slack (MET) :             50.008ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.915ns  (logic 0.379ns (41.411%)  route 0.536ns (58.589%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 99.114 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.551    99.114    iCPU/regfile_inst/clk0
    SLICE_X50Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164    99.278 r  iCPU/regfile_inst/x3_reg[18]/Q
                         net (fo=2, routed)           0.146    99.424    iCPU/regfile_inst/x3_reg_n_1_[18]
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.045    99.469 r  iCPU/regfile_inst/iMEM_i_233/O
                         net (fo=1, routed)           0.000    99.469    iCPU/regfile_inst/iMEM_i_233_n_1
    SLICE_X51Y62         MUXF7 (Prop_muxf7_I0_O)      0.062    99.531 r  iCPU/regfile_inst/iMEM_i_82/O
                         net (fo=1, routed)           0.099    99.630    iCPU/regfile_inst/iMEM_i_82_n_1
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.108    99.738 r  iCPU/regfile_inst/iMEM_i_15/O
                         net (fo=2, routed)           0.291   100.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.030    
  -------------------------------------------------------------------
                         slack                                 50.008    

Slack (MET) :             50.017ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x31_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.932ns  (logic 0.359ns (38.527%)  route 0.573ns (61.473%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 99.107 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.544    99.107    iCPU/regfile_inst/clk0
    SLICE_X51Y71         FDRE                                         r  iCPU/regfile_inst/x31_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    99.248 r  iCPU/regfile_inst/x31_reg[31]/Q
                         net (fo=2, routed)           0.150    99.399    iCPU/regfile_inst/x31_reg_n_1_[31]
    SLICE_X51Y72         LUT6 (Prop_lut6_I0_O)        0.045    99.444 r  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=1, routed)           0.000    99.444    iCPU/regfile_inst/iMEM_i_124_n_1
    SLICE_X51Y72         MUXF7 (Prop_muxf7_I1_O)      0.065    99.509 r  iCPU/regfile_inst/iMEM_i_27/O
                         net (fo=1, routed)           0.110    99.618    iCPU/regfile_inst/iMEM_i_27_n_1
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.108    99.727 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=2, routed)           0.313   100.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.039    
  -------------------------------------------------------------------
                         slack                                 50.017    

Slack (MET) :             50.031ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x28_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.940ns  (logic 0.359ns (38.182%)  route 0.581ns (61.818%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 99.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.549    99.112    iCPU/regfile_inst/clk0
    SLICE_X52Y66         FDRE                                         r  iCPU/regfile_inst/x28_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    99.253 r  iCPU/regfile_inst/x28_reg[16]/Q
                         net (fo=2, routed)           0.155    99.409    iCPU/regfile_inst/x28_reg_n_1_[16]
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.045    99.453 r  iCPU/regfile_inst/iMEM_i_244/O
                         net (fo=1, routed)           0.000    99.453    iCPU/regfile_inst/iMEM_i_244_n_1
    SLICE_X53Y64         MUXF7 (Prop_muxf7_I1_O)      0.065    99.519 r  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=1, routed)           0.122    99.641    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.108    99.749 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.304   100.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.053    
  -------------------------------------------------------------------
                         slack                                 50.031    

Slack (MET) :             50.035ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x21_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.946ns  (logic 0.359ns (37.955%)  route 0.587ns (62.045%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 48.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 99.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.553    99.116    iCPU/regfile_inst/clk0
    SLICE_X52Y58         FDRE                                         r  iCPU/regfile_inst/x21_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141    99.257 r  iCPU/regfile_inst/x21_reg[2]/Q
                         net (fo=2, routed)           0.133    99.390    iCPU/regfile_inst/x21_reg_n_1_[2]
    SLICE_X52Y58         LUT6 (Prop_lut6_I3_O)        0.045    99.435 r  iCPU/regfile_inst/HEX0[2]_i_9/O
                         net (fo=1, routed)           0.000    99.435    iCPU/regfile_inst/HEX0[2]_i_9_n_1
    SLICE_X52Y58         MUXF7 (Prop_muxf7_I1_O)      0.065    99.500 r  iCPU/regfile_inst/HEX0_reg[2]_i_3/O
                         net (fo=1, routed)           0.131    99.631    iCPU/regfile_inst/HEX0_reg[2]_i_3_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.108    99.739 r  iCPU/regfile_inst/HEX0[2]_i_1/O
                         net (fo=9, routed)           0.323   100.062    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.756    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.500    
                         clock uncertainty            0.231    49.731    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.027    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.027    
                         arrival time                         100.062    
  -------------------------------------------------------------------
                         slack                                 50.035    

Slack (MET) :             50.044ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.952ns  (logic 0.388ns (40.744%)  route 0.564ns (59.256%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 99.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.550    99.113    iCPU/regfile_inst/clk0
    SLICE_X50Y65         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164    99.277 r  iCPU/regfile_inst/x1_reg[19]/Q
                         net (fo=2, routed)           0.156    99.433    iCPU/regfile_inst/x1_reg_n_1_[19]
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.045    99.478 r  iCPU/regfile_inst/iMEM_i_225/O
                         net (fo=1, routed)           0.000    99.478    iCPU/regfile_inst/iMEM_i_225_n_1
    SLICE_X49Y65         MUXF7 (Prop_muxf7_I0_O)      0.071    99.549 r  iCPU/regfile_inst/iMEM_i_78/O
                         net (fo=1, routed)           0.114    99.663    iCPU/regfile_inst/iMEM_i_78_n_1
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.108    99.771 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=2, routed)           0.294   100.066    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.066    
  -------------------------------------------------------------------
                         slack                                 50.044    

Slack (MET) :             50.052ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x12_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.965ns  (logic 0.382ns (39.571%)  route 0.583ns (60.429%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 99.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.545    99.108    iCPU/regfile_inst/clk0
    SLICE_X50Y70         FDRE                                         r  iCPU/regfile_inst/x12_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    99.272 r  iCPU/regfile_inst/x12_reg[28]/Q
                         net (fo=2, routed)           0.113    99.385    iCPU/regfile_inst/x12_reg_n_1_[28]
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.045    99.430 r  iCPU/regfile_inst/iMEM_i_152/O
                         net (fo=1, routed)           0.000    99.430    iCPU/regfile_inst/iMEM_i_152_n_1
    SLICE_X52Y70         MUXF7 (Prop_muxf7_I1_O)      0.065    99.495 r  iCPU/regfile_inst/iMEM_i_41/O
                         net (fo=1, routed)           0.147    99.642    iCPU/regfile_inst/iMEM_i_41_n_1
    SLICE_X52Y70         LUT6 (Prop_lut6_I3_O)        0.108    99.750 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=2, routed)           0.324   100.074    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.074    
  -------------------------------------------------------------------
                         slack                                 50.052    

Slack (MET) :             50.060ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x7_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.368ns (37.648%)  route 0.609ns (62.352%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 99.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.541    99.104    iCPU/regfile_inst/clk0
    SLICE_X51Y74         FDRE                                         r  iCPU/regfile_inst/x7_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141    99.245 r  iCPU/regfile_inst/x7_reg[21]/Q
                         net (fo=2, routed)           0.178    99.424    iCPU/regfile_inst/x7_reg_n_1_[21]
    SLICE_X51Y72         LUT6 (Prop_lut6_I0_O)        0.045    99.469 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=1, routed)           0.000    99.469    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X51Y72         MUXF7 (Prop_muxf7_I1_O)      0.074    99.543 r  iCPU/regfile_inst/iMEM_i_70/O
                         net (fo=1, routed)           0.108    99.651    iCPU/regfile_inst/iMEM_i_70_n_1
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.108    99.759 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=2, routed)           0.323   100.082    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         100.082    
  -------------------------------------------------------------------
                         slack                                 50.060    

Slack (MET) :             50.063ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x18_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.969ns  (logic 0.356ns (36.720%)  route 0.613ns (63.280%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 48.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.557    99.120    iCPU/regfile_inst/clk0
    SLICE_X43Y58         FDRE                                         r  iCPU/regfile_inst/x18_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x18_reg[8]/Q
                         net (fo=2, routed)           0.118    99.380    iCPU/regfile_inst/x18_reg_n_1_[8]
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.045    99.425 r  iCPU/regfile_inst/iMEM_i_309/O
                         net (fo=1, routed)           0.000    99.425    iCPU/regfile_inst/iMEM_i_309_n_1
    SLICE_X45Y57         MUXF7 (Prop_muxf7_I0_O)      0.062    99.487 r  iCPU/regfile_inst/iMEM_i_120/O
                         net (fo=1, routed)           0.107    99.593    iCPU/regfile_inst/iMEM_i_120_n_1
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.108    99.701 r  iCPU/regfile_inst/iMEM_i_25/O
                         net (fo=2, routed)           0.388   100.090    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.756    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.500    
                         clock uncertainty            0.231    49.731    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.027    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.027    
                         arrival time                         100.090    
  -------------------------------------------------------------------
                         slack                                 50.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.468ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.223ns  (logic 3.089ns (33.491%)  route 6.134ns (66.509%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         4.265    29.362    iCPU/regfile_inst/douta[19]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    29.486 r  iCPU/regfile_inst/HEX0[1]_i_12/O
                         net (fo=1, routed)           0.000    29.486    iCPU/regfile_inst/HEX0[1]_i_12_n_1
    SLICE_X40Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    29.698 r  iCPU/regfile_inst/HEX0_reg[1]_i_5/O
                         net (fo=1, routed)           0.786    30.484    iCPU/regfile_inst/HEX0_reg[1]_i_5_n_1
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.299    30.783 r  iCPU/regfile_inst/HEX0[1]_i_1/O
                         net (fo=9, routed)           1.084    31.867    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -31.867    
  -------------------------------------------------------------------
                         slack                                 14.468    

Slack (MET) :             14.536ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        9.155ns  (logic 3.084ns (33.685%)  route 6.071ns (66.315%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         4.264    29.362    iCPU/regfile_inst/douta[19]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.124    29.486 r  iCPU/regfile_inst/iMEM_i_313/O
                         net (fo=1, routed)           0.000    29.486    iCPU/regfile_inst/iMEM_i_313_n_1
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    29.695 r  iCPU/regfile_inst/iMEM_i_122/O
                         net (fo=1, routed)           0.933    30.628    iCPU/regfile_inst/iMEM_i_122_n_1
    SLICE_X45Y58         LUT6 (Prop_lut6_I5_O)        0.297    30.925 r  iCPU/regfile_inst/iMEM_i_25/O
                         net (fo=2, routed)           0.873    31.799    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -31.799    
  -------------------------------------------------------------------
                         slack                                 14.536    

Slack (MET) :             14.790ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.901ns  (logic 3.089ns (34.703%)  route 5.812ns (65.297%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         4.169    29.266    iCPU/regfile_inst/douta[19]
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.390 r  iCPU/regfile_inst/HEX0[6]_i_11/O
                         net (fo=1, routed)           0.000    29.390    iCPU/regfile_inst/HEX0[6]_i_11_n_1
    SLICE_X48Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    29.602 r  iCPU/regfile_inst/HEX0_reg[6]_i_5/O
                         net (fo=1, routed)           0.862    30.464    iCPU/regfile_inst/HEX0_reg[6]_i_5_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.299    30.763 r  iCPU/regfile_inst/HEX0[6]_i_2/O
                         net (fo=9, routed)           0.781    31.545    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -31.545    
  -------------------------------------------------------------------
                         slack                                 14.790    

Slack (MET) :             15.168ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.523ns  (logic 3.094ns (36.302%)  route 5.429ns (63.698%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         3.898    28.996    iCPU/regfile_inst/douta[19]
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.120 r  iCPU/regfile_inst/HEX0[0]_i_11/O
                         net (fo=1, routed)           0.000    29.120    iCPU/regfile_inst/HEX0[0]_i_11_n_1
    SLICE_X40Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    29.337 r  iCPU/regfile_inst/HEX0_reg[0]_i_4/O
                         net (fo=1, routed)           0.568    29.904    iCPU/regfile_inst/HEX0_reg[0]_i_4_n_1
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.299    30.203 r  iCPU/regfile_inst/HEX0[0]_i_1/O
                         net (fo=9, routed)           0.963    31.166    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -31.166    
  -------------------------------------------------------------------
                         slack                                 15.168    

Slack (MET) :             15.289ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.402ns  (logic 3.084ns (36.705%)  route 5.318ns (63.295%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         3.507    28.604    iCPU/regfile_inst/douta[19]
    SLICE_X38Y73         LUT5 (Prop_lut5_I2_O)        0.124    28.728 r  iCPU/regfile_inst/iMEM_i_273/O
                         net (fo=1, routed)           0.000    28.728    iCPU/regfile_inst/iMEM_i_273_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    28.937 r  iCPU/regfile_inst/iMEM_i_102/O
                         net (fo=1, routed)           0.824    29.761    iCPU/regfile_inst/iMEM_i_102_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.297    30.058 r  iCPU/regfile_inst/iMEM_i_20/O
                         net (fo=2, routed)           0.988    31.046    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -31.046    
  -------------------------------------------------------------------
                         slack                                 15.289    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.375ns  (logic 3.089ns (36.884%)  route 5.286ns (63.116%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         3.350    28.447    iCPU/regfile_inst/douta[19]
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.124    28.571 r  iCPU/regfile_inst/iMEM_i_198/O
                         net (fo=1, routed)           0.000    28.571    iCPU/regfile_inst/iMEM_i_198_n_1
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    28.785 r  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           1.009    29.795    iCPU/regfile_inst/iMEM_i_64_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.297    30.092 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=2, routed)           0.927    31.018    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.301ns  (logic 3.089ns (37.214%)  route 5.212ns (62.786%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         3.527    28.624    iCPU/regfile_inst/douta[19]
    SLICE_X43Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.748 r  iCPU/regfile_inst/iMEM_i_293/O
                         net (fo=1, routed)           0.000    28.748    iCPU/regfile_inst/iMEM_i_293_n_1
    SLICE_X43Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    28.960 r  iCPU/regfile_inst/iMEM_i_112/O
                         net (fo=1, routed)           0.960    29.920    iCPU/regfile_inst/iMEM_i_112_n_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.299    30.219 r  iCPU/regfile_inst/iMEM_i_23/O
                         net (fo=2, routed)           0.725    30.944    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -30.944    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.493ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.195ns  (logic 3.084ns (37.635%)  route 5.111ns (62.365%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         3.329    28.427    iCPU/regfile_inst/douta[19]
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.124    28.551 r  iCPU/regfile_inst/iMEM_i_179/O
                         net (fo=1, routed)           0.000    28.551    iCPU/regfile_inst/iMEM_i_179_n_1
    SLICE_X38Y71         MUXF7 (Prop_muxf7_I0_O)      0.209    28.760 r  iCPU/regfile_inst/iMEM_i_55/O
                         net (fo=1, routed)           0.854    29.614    iCPU/regfile_inst/iMEM_i_55_n_1
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.297    29.911 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=2, routed)           0.927    30.838    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                         -30.838    
  -------------------------------------------------------------------
                         slack                                 15.493    

Slack (MET) :             15.601ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        8.090ns  (logic 3.094ns (38.246%)  route 4.996ns (61.754%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 47.085 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=258, routed)         3.053    28.150    iCPU/regfile_inst/douta[18]
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.274 r  iCPU/regfile_inst/iMEM_i_252/O
                         net (fo=1, routed)           0.000    28.274    iCPU/regfile_inst/iMEM_i_252_n_1
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    28.491 r  iCPU/regfile_inst/iMEM_i_91/O
                         net (fo=1, routed)           0.704    29.195    iCPU/regfile_inst/iMEM_i_91_n_1
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.299    29.494 r  iCPU/regfile_inst/iMEM_i_18/O
                         net (fo=2, routed)           1.239    30.733    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.072    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    46.335    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.335    
                         arrival time                         -30.733    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.708ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.979ns  (logic 3.089ns (38.712%)  route 4.890ns (61.288%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 47.081 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 22.643 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.745    22.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.097 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=258, routed)         3.145    28.243    iCPU/regfile_inst/douta[18]
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    28.367 r  iCPU/regfile_inst/iMEM_i_135/O
                         net (fo=1, routed)           0.000    28.367    iCPU/regfile_inst/iMEM_i_135_n_1
    SLICE_X39Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    28.579 r  iCPU/regfile_inst/iMEM_i_33/O
                         net (fo=1, routed)           0.462    29.041    iCPU/regfile_inst/iMEM_i_33_n_1
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.299    29.340 r  iCPU/regfile_inst/iMEM_i_3/O
                         net (fo=2, routed)           1.283    30.623    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.574    47.081    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.298    
                         clock uncertainty           -0.231    47.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.737    46.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.331    
                         arrival time                         -30.623    
  -------------------------------------------------------------------
                         slack                                 15.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.503ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.348ns  (logic 0.630ns (46.737%)  route 0.718ns (53.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.414   125.176    iCPU/regfile_inst/douta[22]
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.045   125.221 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.304   125.525    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.525    
  -------------------------------------------------------------------
                         slack                                 75.503    

Slack (MET) :             75.575ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.420ns  (logic 0.630ns (44.365%)  route 0.790ns (55.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.518   125.280    iCPU/regfile_inst/douta[21]
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.045   125.325 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=2, routed)           0.272   125.597    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.597    
  -------------------------------------------------------------------
                         slack                                 75.575    

Slack (MET) :             75.609ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.454ns  (logic 0.630ns (43.322%)  route 0.824ns (56.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.500   125.262    iCPU/regfile_inst/douta[21]
    SLICE_X52Y70         LUT6 (Prop_lut6_I4_O)        0.045   125.307 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=2, routed)           0.324   125.631    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.631    
  -------------------------------------------------------------------
                         slack                                 75.609    

Slack (MET) :             75.632ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.477ns  (logic 0.630ns (42.665%)  route 0.847ns (57.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.486   125.247    iCPU/regfile_inst/douta[21]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.045   125.292 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=2, routed)           0.361   125.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.653    
  -------------------------------------------------------------------
                         slack                                 75.632    

Slack (MET) :             75.633ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.478ns  (logic 0.630ns (42.637%)  route 0.848ns (57.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.535   125.297    iCPU/regfile_inst/douta[21]
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.045   125.342 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=2, routed)           0.313   125.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.654    
  -------------------------------------------------------------------
                         slack                                 75.633    

Slack (MET) :             75.712ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.557ns  (logic 0.630ns (40.470%)  route 0.927ns (59.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.604   125.365    iCPU/regfile_inst/douta[22]
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.045   125.410 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=2, routed)           0.323   125.733    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.733    
  -------------------------------------------------------------------
                         slack                                 75.712    

Slack (MET) :             75.716ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.561ns  (logic 0.630ns (40.368%)  route 0.931ns (59.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.636   125.398    iCPU/regfile_inst/douta[21]
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.045   125.443 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=2, routed)           0.294   125.737    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.737    
  -------------------------------------------------------------------
                         slack                                 75.716    

Slack (MET) :             75.784ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.629ns  (logic 0.630ns (38.670%)  route 0.999ns (61.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.611   125.373    iCPU/regfile_inst/douta[21]
    SLICE_X52Y76         LUT6 (Prop_lut6_I4_O)        0.045   125.418 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.388   125.806    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.806    
  -------------------------------------------------------------------
                         slack                                 75.784    

Slack (MET) :             75.881ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.726ns  (logic 0.630ns (36.494%)  route 1.096ns (63.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.805   125.567    iCPU/regfile_inst/douta[21]
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.045   125.612 r  iCPU/regfile_inst/iMEM_i_15/O
                         net (fo=2, routed)           0.291   125.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.903    
  -------------------------------------------------------------------
                         slack                                 75.881    

Slack (MET) :             75.903ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.748ns  (logic 0.630ns (36.051%)  route 1.118ns (63.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 48.751 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 124.177 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.613   124.177    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.762 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.724   125.486    iCPU/regfile_inst/douta[21]
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.045   125.531 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=2, routed)           0.394   125.924    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.882    48.751    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.495    
                         clock uncertainty            0.231    49.726    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                         125.924    
  -------------------------------------------------------------------
                         slack                                 75.903    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.005ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.518ns (27.499%)  route 1.366ns (72.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.712    -2.390    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[3]/Q
                         net (fo=3, routed)           1.366    -0.506    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                 22.005    

Slack (MET) :             22.285ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.518ns (32.293%)  route 1.086ns (67.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.712    -2.390    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[4]/Q
                         net (fo=3, routed)           1.086    -0.786    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                 22.285    

Slack (MET) :             22.348ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.518ns (33.512%)  route 1.028ns (66.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 22.083 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.712    -2.390    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[3]/Q
                         net (fo=3, routed)           1.028    -0.844    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.576    22.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.300    
                         clock uncertainty           -0.231    22.070    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 22.348    

Slack (MET) :             22.374ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.518ns (34.184%)  route 0.997ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.711    -2.391    iCPU/clk0
    SLICE_X54Y61         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  iCPU/pc_reg[6]/Q
                         net (fo=3, routed)           0.997    -0.876    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                 22.374    

Slack (MET) :             22.380ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.518ns (34.284%)  route 0.993ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.710    -2.392    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.518    -1.874 r  iCPU/pc_reg[11]/Q
                         net (fo=3, routed)           0.993    -0.881    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                 22.380    

Slack (MET) :             22.423ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.346%)  route 0.948ns (64.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.712    -2.390    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[2]/Q
                         net (fo=3, routed)           0.948    -0.924    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                 22.423    

Slack (MET) :             22.424ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.324%)  route 0.948ns (64.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.710    -2.392    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.518    -1.874 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           0.948    -0.926    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                 22.424    

Slack (MET) :             22.433ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.518ns (35.588%)  route 0.938ns (64.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.712    -2.390    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           0.938    -0.934    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                 22.433    

Slack (MET) :             22.436ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.518ns (35.632%)  route 0.936ns (64.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.711    -2.391    iCPU/clk0
    SLICE_X54Y61         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  iCPU/pc_reg[7]/Q
                         net (fo=3, routed)           0.936    -0.937    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                 22.436    

Slack (MET) :             22.440ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.698%)  route 0.933ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 22.078 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.710    -2.392    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.518    -1.874 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.933    -0.941    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.571    22.078    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.295    
                         clock uncertainty           -0.231    22.065    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.499    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                 22.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.560ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.456%)  route 0.168ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y61         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[9]/Q
                         net (fo=3, routed)           0.168    99.471    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.471    
  -------------------------------------------------------------------
                         slack                                 74.560    

Slack (MET) :             74.561ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.367%)  route 0.168ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y61         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.168    99.472    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.472    
  -------------------------------------------------------------------
                         slack                                 74.561    

Slack (MET) :             74.612ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.612%)  route 0.221ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 99.138 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.575    99.138    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.164    99.302 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           0.221    99.523    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.523    
  -------------------------------------------------------------------
                         slack                                 74.612    

Slack (MET) :             74.613ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.603%)  route 0.221ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[2]/Q
                         net (fo=3, routed)           0.221    99.524    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.524    
  -------------------------------------------------------------------
                         slack                                 74.613    

Slack (MET) :             74.616ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.215%)  route 0.224ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 99.138 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.575    99.138    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.164    99.302 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.224    99.527    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.527    
  -------------------------------------------------------------------
                         slack                                 74.616    

Slack (MET) :             74.621ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.754%)  route 0.229ns (58.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y61         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[6]/Q
                         net (fo=3, routed)           0.229    99.532    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.532    
  -------------------------------------------------------------------
                         slack                                 74.621    

Slack (MET) :             74.622ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.710%)  route 0.229ns (58.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y61         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[7]/Q
                         net (fo=3, routed)           0.229    99.532    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.533    
  -------------------------------------------------------------------
                         slack                                 74.622    

Slack (MET) :             74.622ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.529%)  route 0.231ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 99.138 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.575    99.138    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.164    99.302 r  iCPU/pc_reg[11]/Q
                         net (fo=3, routed)           0.231    99.533    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.533    
  -------------------------------------------------------------------
                         slack                                 74.622    

Slack (MET) :             74.622ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.626%)  route 0.230ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           0.230    99.533    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.533    
  -------------------------------------------------------------------
                         slack                                 74.622    

Slack (MET) :             74.669ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.267%)  route 0.276ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    99.303 r  iCPU/pc_reg[4]/Q
                         net (fo=3, routed)           0.276    99.579    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.884    23.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.497    
                         clock uncertainty            0.231    24.728    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.911    
                         arrival time                          99.579    
  -------------------------------------------------------------------
                         slack                                 74.669    





