
Hexapod_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008cb8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408cb8  00408cb8  00018cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20400000  00408cc0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000bc08  2040088c  0040954c  0002088c  2**2
                  ALLOC
  4 .stack        00002004  2040c494  00415154  0002088c  2**0
                  ALLOC
  5 .heap         00000200  2040e498  00417158  0002088c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208ba  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001567b  00000000  00000000  00020913  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000037c6  00000000  00000000  00035f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f88  00000000  00000000  00039754  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000ceef  00000000  00000000  0003a6dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013dd8  00000000  00000000  000475cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008254c  00000000  00000000  0005b3a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000ab42  00000000  00000000  000dd8ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001000  00000000  00000000  000e8431  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002e18  00000000  00000000  000e9434  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2040e498 	.word	0x2040e498
  400004:	00402afd 	.word	0x00402afd
  400008:	00402af9 	.word	0x00402af9
  40000c:	00402af9 	.word	0x00402af9
  400010:	00402af9 	.word	0x00402af9
  400014:	00402af9 	.word	0x00402af9
  400018:	00402af9 	.word	0x00402af9
	...
  40002c:	004005e1 	.word	0x004005e1
  400030:	00402af9 	.word	0x00402af9
  400034:	00000000 	.word	0x00000000
  400038:	00400681 	.word	0x00400681
  40003c:	004006e9 	.word	0x004006e9
  400040:	00402af9 	.word	0x00402af9
  400044:	00402af9 	.word	0x00402af9
  400048:	00402af9 	.word	0x00402af9
  40004c:	00402af9 	.word	0x00402af9
  400050:	00402af9 	.word	0x00402af9
  400054:	00402af9 	.word	0x00402af9
  400058:	00402af9 	.word	0x00402af9
  40005c:	00402af9 	.word	0x00402af9
  400060:	00402af9 	.word	0x00402af9
  400064:	00000000 	.word	0x00000000
  400068:	004033fd 	.word	0x004033fd
  40006c:	00400399 	.word	0x00400399
  400070:	00000000 	.word	0x00000000
  400074:	00402af9 	.word	0x00402af9
  400078:	00402af9 	.word	0x00402af9
  40007c:	00402af9 	.word	0x00402af9
  400080:	004003ad 	.word	0x004003ad
  400084:	00000000 	.word	0x00000000
  400088:	00402af9 	.word	0x00402af9
  40008c:	00402af9 	.word	0x00402af9
  400090:	00402af9 	.word	0x00402af9
  400094:	00402af9 	.word	0x00402af9
  400098:	00402af9 	.word	0x00402af9
  40009c:	00402af9 	.word	0x00402af9
  4000a0:	00402af9 	.word	0x00402af9
  4000a4:	00402af9 	.word	0x00402af9
	...
  4000b4:	00402461 	.word	0x00402461
  4000b8:	00000000 	.word	0x00000000
  4000bc:	00402af9 	.word	0x00402af9
  4000c0:	00402af9 	.word	0x00402af9
  4000c4:	00402af9 	.word	0x00402af9
  4000c8:	00402af9 	.word	0x00402af9
	...
  4000e0:	00402475 	.word	0x00402475
  4000e4:	00402af9 	.word	0x00402af9
  4000e8:	00402af9 	.word	0x00402af9
  4000ec:	00402af9 	.word	0x00402af9
  4000f0:	00402af9 	.word	0x00402af9
  4000f4:	00402af9 	.word	0x00402af9
  4000f8:	00402af9 	.word	0x00402af9
	...
  400108:	00402af9 	.word	0x00402af9
  40010c:	00402af9 	.word	0x00402af9
  400110:	00402af9 	.word	0x00402af9
	...
  400120:	00402af9 	.word	0x00402af9
  400124:	00402af9 	.word	0x00402af9
  400128:	00402af9 	.word	0x00402af9
  40012c:	00402af9 	.word	0x00402af9
  400130:	00402af9 	.word	0x00402af9
	...
  40013c:	00402af9 	.word	0x00402af9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040088c 	.word	0x2040088c
  40015c:	00000000 	.word	0x00000000
  400160:	00408cc0 	.word	0x00408cc0

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400890 	.word	0x20400890
  400190:	00408cc0 	.word	0x00408cc0
  400194:	00408cc0 	.word	0x00408cc0
  400198:	00000000 	.word	0x00000000

0040019c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  40019c:	b510      	push	{r4, lr}
  40019e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <spi_master_init+0x48>)
  4001a2:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4001a4:	2380      	movs	r3, #128	; 0x80
  4001a6:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f043 0301 	orr.w	r3, r3, #1
  4001ae:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4001b0:	6863      	ldr	r3, [r4, #4]
  4001b2:	f043 0310 	orr.w	r3, r3, #16
  4001b6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4001b8:	6863      	ldr	r3, [r4, #4]
  4001ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4001be:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4001c0:	2100      	movs	r1, #0
  4001c2:	4620      	mov	r0, r4
  4001c4:	4b08      	ldr	r3, [pc, #32]	; (4001e8 <spi_master_init+0x4c>)
  4001c6:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001c8:	6863      	ldr	r3, [r4, #4]
  4001ca:	f023 0302 	bic.w	r3, r3, #2
  4001ce:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001d0:	6863      	ldr	r3, [r4, #4]
  4001d2:	f023 0304 	bic.w	r3, r3, #4
  4001d6:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001d8:	2100      	movs	r1, #0
  4001da:	4620      	mov	r0, r4
  4001dc:	4b03      	ldr	r3, [pc, #12]	; (4001ec <spi_master_init+0x50>)
  4001de:	4798      	blx	r3
  4001e0:	bd10      	pop	{r4, pc}
  4001e2:	bf00      	nop
  4001e4:	004003c1 	.word	0x004003c1
  4001e8:	004003ed 	.word	0x004003ed
  4001ec:	00400405 	.word	0x00400405

004001f0 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001f4:	4604      	mov	r4, r0
  4001f6:	460d      	mov	r5, r1
  4001f8:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001fa:	4915      	ldr	r1, [pc, #84]	; (400250 <spi_master_setup_device+0x60>)
  4001fc:	4618      	mov	r0, r3
  4001fe:	4b15      	ldr	r3, [pc, #84]	; (400254 <spi_master_setup_device+0x64>)
  400200:	4798      	blx	r3
  400202:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400204:	2300      	movs	r3, #0
  400206:	461a      	mov	r2, r3
  400208:	6829      	ldr	r1, [r5, #0]
  40020a:	4620      	mov	r0, r4
  40020c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 40026c <spi_master_setup_device+0x7c>
  400210:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400212:	2208      	movs	r2, #8
  400214:	6829      	ldr	r1, [r5, #0]
  400216:	4620      	mov	r0, r4
  400218:	4b0f      	ldr	r3, [pc, #60]	; (400258 <spi_master_setup_device+0x68>)
  40021a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40021c:	b2fa      	uxtb	r2, r7
  40021e:	6829      	ldr	r1, [r5, #0]
  400220:	4620      	mov	r0, r4
  400222:	4b0e      	ldr	r3, [pc, #56]	; (40025c <spi_master_setup_device+0x6c>)
  400224:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400226:	2208      	movs	r2, #8
  400228:	6829      	ldr	r1, [r5, #0]
  40022a:	4620      	mov	r0, r4
  40022c:	4b0c      	ldr	r3, [pc, #48]	; (400260 <spi_master_setup_device+0x70>)
  40022e:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400230:	0872      	lsrs	r2, r6, #1
  400232:	6829      	ldr	r1, [r5, #0]
  400234:	4620      	mov	r0, r4
  400236:	4b0b      	ldr	r3, [pc, #44]	; (400264 <spi_master_setup_device+0x74>)
  400238:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  40023a:	f086 0201 	eor.w	r2, r6, #1
  40023e:	f002 0201 	and.w	r2, r2, #1
  400242:	6829      	ldr	r1, [r5, #0]
  400244:	4620      	mov	r0, r4
  400246:	4b08      	ldr	r3, [pc, #32]	; (400268 <spi_master_setup_device+0x78>)
  400248:	4798      	blx	r3
  40024a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40024e:	bf00      	nop
  400250:	11e1a300 	.word	0x11e1a300
  400254:	004004b1 	.word	0x004004b1
  400258:	0040049d 	.word	0x0040049d
  40025c:	004004c9 	.word	0x004004c9
  400260:	00400459 	.word	0x00400459
  400264:	00400419 	.word	0x00400419
  400268:	00400439 	.word	0x00400439
  40026c:	004004f5 	.word	0x004004f5

00400270 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400270:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400272:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400274:	f013 0f04 	tst.w	r3, #4
  400278:	d005      	beq.n	400286 <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40027a:	6809      	ldr	r1, [r1, #0]
  40027c:	290f      	cmp	r1, #15
  40027e:	d80a      	bhi.n	400296 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400280:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_select_device+0x28>)
  400282:	4798      	blx	r3
  400284:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400286:	680b      	ldr	r3, [r1, #0]
  400288:	2b03      	cmp	r3, #3
  40028a:	d804      	bhi.n	400296 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  40028c:	2101      	movs	r1, #1
  40028e:	4099      	lsls	r1, r3
  400290:	43c9      	mvns	r1, r1
  400292:	4b01      	ldr	r3, [pc, #4]	; (400298 <spi_select_device+0x28>)
  400294:	4798      	blx	r3
  400296:	bd08      	pop	{r3, pc}
  400298:	004003ed 	.word	0x004003ed

0040029c <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  40029c:	b510      	push	{r4, lr}
  40029e:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  4002a0:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  4002a2:	f413 7f00 	tst.w	r3, #512	; 0x200
  4002a6:	d0fb      	beq.n	4002a0 <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  4002a8:	210f      	movs	r1, #15
  4002aa:	4620      	mov	r0, r4
  4002ac:	4b02      	ldr	r3, [pc, #8]	; (4002b8 <spi_deselect_device+0x1c>)
  4002ae:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4002b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4002b4:	6023      	str	r3, [r4, #0]
  4002b6:	bd10      	pop	{r4, pc}
  4002b8:	004003ed 	.word	0x004003ed

004002bc <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4002bc:	b922      	cbnz	r2, 4002c8 <spi_write_packet+0xc>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4002be:	2000      	movs	r0, #0
}
  4002c0:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  4002c2:	3b01      	subs	r3, #1
  4002c4:	d105      	bne.n	4002d2 <spi_write_packet+0x16>
  4002c6:	e00f      	b.n	4002e8 <spi_write_packet+0x2c>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  4002c8:	b410      	push	{r4}
  4002ca:	4614      	mov	r4, r2
  4002cc:	3901      	subs	r1, #1
  4002ce:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4002d2:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4002d4:	f012 0f02 	tst.w	r2, #2
  4002d8:	d0f3      	beq.n	4002c2 <spi_write_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4002da:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4002de:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4002e0:	3c01      	subs	r4, #1
  4002e2:	d1f4      	bne.n	4002ce <spi_write_packet+0x12>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4002e4:	2000      	movs	r0, #0
  4002e6:	e001      	b.n	4002ec <spi_write_packet+0x30>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  4002e8:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  4002ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002f0:	4770      	bx	lr
  4002f2:	bf00      	nop

004002f4 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4002f4:	b922      	cbnz	r2, 400300 <spi_read_packet+0xc>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4002f6:	2000      	movs	r0, #0
}
  4002f8:	4770      	bx	lr

	while (len) {
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  4002fa:	3b01      	subs	r3, #1
  4002fc:	d108      	bne.n	400310 <spi_read_packet+0x1c>
  4002fe:	e01c      	b.n	40033a <spi_read_packet+0x46>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  400300:	b470      	push	{r4, r5, r6}
  400302:	4615      	mov	r5, r2
  400304:	3901      	subs	r1, #1
  400306:	26ff      	movs	r6, #255	; 0xff
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400308:	f240 2401 	movw	r4, #513	; 0x201
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  40030c:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400310:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;

	while (len) {
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400312:	f012 0f02 	tst.w	r2, #2
  400316:	d0f0      	beq.n	4002fa <spi_read_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400318:	60c6      	str	r6, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  40031a:	f643 2399 	movw	r3, #15001	; 0x3a99
  40031e:	e001      	b.n	400324 <spi_read_packet+0x30>
			if (!timeout--) {
  400320:	3b01      	subs	r3, #1
  400322:	d00d      	beq.n	400340 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400324:	6902      	ldr	r2, [r0, #16]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400326:	ea34 0202 	bics.w	r2, r4, r2
  40032a:	d1f9      	bne.n	400320 <spi_read_packet+0x2c>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  40032c:	6883      	ldr	r3, [r0, #8]
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(p_spi, &val);

		data[i] = val;
  40032e:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400332:	3d01      	subs	r5, #1
  400334:	d1ea      	bne.n	40030c <spi_read_packet+0x18>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400336:	2000      	movs	r0, #0
  400338:	e004      	b.n	400344 <spi_read_packet+0x50>
	while (len) {
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  40033a:	f06f 0002 	mvn.w	r0, #2
  40033e:	e001      	b.n	400344 <spi_read_packet+0x50>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);
		
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400340:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  400344:	bc70      	pop	{r4, r5, r6}
  400346:	4770      	bx	lr

00400348 <pio_handler_process>:
  400348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40034c:	4604      	mov	r4, r0
  40034e:	4688      	mov	r8, r1
  400350:	4b0e      	ldr	r3, [pc, #56]	; (40038c <pio_handler_process+0x44>)
  400352:	4798      	blx	r3
  400354:	4605      	mov	r5, r0
  400356:	4620      	mov	r0, r4
  400358:	4b0d      	ldr	r3, [pc, #52]	; (400390 <pio_handler_process+0x48>)
  40035a:	4798      	blx	r3
  40035c:	4005      	ands	r5, r0
  40035e:	d013      	beq.n	400388 <pio_handler_process+0x40>
  400360:	4c0c      	ldr	r4, [pc, #48]	; (400394 <pio_handler_process+0x4c>)
  400362:	f104 07e0 	add.w	r7, r4, #224	; 0xe0
  400366:	6823      	ldr	r3, [r4, #0]
  400368:	4543      	cmp	r3, r8
  40036a:	d108      	bne.n	40037e <pio_handler_process+0x36>
  40036c:	6861      	ldr	r1, [r4, #4]
  40036e:	4229      	tst	r1, r5
  400370:	d005      	beq.n	40037e <pio_handler_process+0x36>
  400372:	68e3      	ldr	r3, [r4, #12]
  400374:	4640      	mov	r0, r8
  400376:	4798      	blx	r3
  400378:	6863      	ldr	r3, [r4, #4]
  40037a:	ea25 0503 	bic.w	r5, r5, r3
  40037e:	42bc      	cmp	r4, r7
  400380:	d002      	beq.n	400388 <pio_handler_process+0x40>
  400382:	3410      	adds	r4, #16
  400384:	2d00      	cmp	r5, #0
  400386:	d1ee      	bne.n	400366 <pio_handler_process+0x1e>
  400388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40038c:	00402641 	.word	0x00402641
  400390:	00402645 	.word	0x00402645
  400394:	204008a8 	.word	0x204008a8

00400398 <PIOB_Handler>:
  400398:	b508      	push	{r3, lr}
  40039a:	210b      	movs	r1, #11
  40039c:	4801      	ldr	r0, [pc, #4]	; (4003a4 <PIOB_Handler+0xc>)
  40039e:	4b02      	ldr	r3, [pc, #8]	; (4003a8 <PIOB_Handler+0x10>)
  4003a0:	4798      	blx	r3
  4003a2:	bd08      	pop	{r3, pc}
  4003a4:	400e1000 	.word	0x400e1000
  4003a8:	00400349 	.word	0x00400349

004003ac <PIOD_Handler>:
  4003ac:	b508      	push	{r3, lr}
  4003ae:	2110      	movs	r1, #16
  4003b0:	4801      	ldr	r0, [pc, #4]	; (4003b8 <PIOD_Handler+0xc>)
  4003b2:	4b02      	ldr	r3, [pc, #8]	; (4003bc <PIOD_Handler+0x10>)
  4003b4:	4798      	blx	r3
  4003b6:	bd08      	pop	{r3, pc}
  4003b8:	400e1400 	.word	0x400e1400
  4003bc:	00400349 	.word	0x00400349

004003c0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4003c0:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4003c2:	4b07      	ldr	r3, [pc, #28]	; (4003e0 <spi_enable_clock+0x20>)
  4003c4:	4298      	cmp	r0, r3
  4003c6:	d103      	bne.n	4003d0 <spi_enable_clock+0x10>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4003c8:	2015      	movs	r0, #21
  4003ca:	4b06      	ldr	r3, [pc, #24]	; (4003e4 <spi_enable_clock+0x24>)
  4003cc:	4798      	blx	r3
  4003ce:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4003d0:	4b05      	ldr	r3, [pc, #20]	; (4003e8 <spi_enable_clock+0x28>)
  4003d2:	4298      	cmp	r0, r3
  4003d4:	d102      	bne.n	4003dc <spi_enable_clock+0x1c>
  4003d6:	202a      	movs	r0, #42	; 0x2a
  4003d8:	4b02      	ldr	r3, [pc, #8]	; (4003e4 <spi_enable_clock+0x24>)
  4003da:	4798      	blx	r3
  4003dc:	bd08      	pop	{r3, pc}
  4003de:	bf00      	nop
  4003e0:	40008000 	.word	0x40008000
  4003e4:	00402771 	.word	0x00402771
  4003e8:	40058000 	.word	0x40058000

004003ec <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4003ec:	6843      	ldr	r3, [r0, #4]
  4003ee:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4003f2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4003f4:	6843      	ldr	r3, [r0, #4]
  4003f6:	0409      	lsls	r1, r1, #16
  4003f8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4003fc:	430b      	orrs	r3, r1
  4003fe:	6043      	str	r3, [r0, #4]
  400400:	4770      	bx	lr
  400402:	bf00      	nop

00400404 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400404:	6843      	ldr	r3, [r0, #4]
  400406:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40040a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  40040c:	6843      	ldr	r3, [r0, #4]
  40040e:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400412:	6041      	str	r1, [r0, #4]
  400414:	4770      	bx	lr
  400416:	bf00      	nop

00400418 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400418:	b132      	cbz	r2, 400428 <spi_set_clock_polarity+0x10>
  40041a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40041e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400420:	f043 0301 	orr.w	r3, r3, #1
  400424:	6303      	str	r3, [r0, #48]	; 0x30
  400426:	4770      	bx	lr
  400428:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40042c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40042e:	f023 0301 	bic.w	r3, r3, #1
  400432:	6303      	str	r3, [r0, #48]	; 0x30
  400434:	4770      	bx	lr
  400436:	bf00      	nop

00400438 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400438:	b132      	cbz	r2, 400448 <spi_set_clock_phase+0x10>
  40043a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40043e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400440:	f043 0302 	orr.w	r3, r3, #2
  400444:	6303      	str	r3, [r0, #48]	; 0x30
  400446:	4770      	bx	lr
  400448:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40044c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40044e:	f023 0302 	bic.w	r3, r3, #2
  400452:	6303      	str	r3, [r0, #48]	; 0x30
  400454:	4770      	bx	lr
  400456:	bf00      	nop

00400458 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400458:	2a04      	cmp	r2, #4
  40045a:	d10a      	bne.n	400472 <spi_configure_cs_behavior+0x1a>
  40045c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400460:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400462:	f023 0308 	bic.w	r3, r3, #8
  400466:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400468:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40046a:	f043 0304 	orr.w	r3, r3, #4
  40046e:	6303      	str	r3, [r0, #48]	; 0x30
  400470:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400472:	b952      	cbnz	r2, 40048a <spi_configure_cs_behavior+0x32>
  400474:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400478:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40047a:	f023 0308 	bic.w	r3, r3, #8
  40047e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400480:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400482:	f023 0304 	bic.w	r3, r3, #4
  400486:	6303      	str	r3, [r0, #48]	; 0x30
  400488:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40048a:	2a08      	cmp	r2, #8
  40048c:	d105      	bne.n	40049a <spi_configure_cs_behavior+0x42>
  40048e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400492:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400494:	f043 0308 	orr.w	r3, r3, #8
  400498:	6303      	str	r3, [r0, #48]	; 0x30
  40049a:	4770      	bx	lr

0040049c <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40049c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4004a0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4004a6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4004a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004aa:	431a      	orrs	r2, r3
  4004ac:	630a      	str	r2, [r1, #48]	; 0x30
  4004ae:	4770      	bx	lr

004004b0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4004b0:	1e43      	subs	r3, r0, #1
  4004b2:	4419      	add	r1, r3
  4004b4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4004b8:	1e43      	subs	r3, r0, #1
  4004ba:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4004bc:	bf94      	ite	ls
  4004be:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4004c0:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop

004004c8 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4004c8:	b16a      	cbz	r2, 4004e6 <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4004ca:	b410      	push	{r4}
  4004cc:	4614      	mov	r4, r2
  4004ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4004d2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4004d8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004da:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4004dc:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4004e0:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4004e2:	2000      	movs	r0, #0
  4004e4:	e002      	b.n	4004ec <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  4004e6:	f04f 30ff 	mov.w	r0, #4294967295
  4004ea:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  4004ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004f0:	4770      	bx	lr
  4004f2:	bf00      	nop

004004f4 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4004f4:	b410      	push	{r4}
  4004f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4004fa:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4004fc:	b280      	uxth	r0, r0
  4004fe:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400500:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  400502:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400506:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40050a:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  40050c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400510:	4770      	bx	lr
  400512:	bf00      	nop

00400514 <supc_switch_sclk_to_32kxtal>:
  400514:	2901      	cmp	r1, #1
  400516:	d104      	bne.n	400522 <supc_switch_sclk_to_32kxtal+0xe>
  400518:	6882      	ldr	r2, [r0, #8]
  40051a:	4b06      	ldr	r3, [pc, #24]	; (400534 <supc_switch_sclk_to_32kxtal+0x20>)
  40051c:	4313      	orrs	r3, r2
  40051e:	6083      	str	r3, [r0, #8]
  400520:	e003      	b.n	40052a <supc_switch_sclk_to_32kxtal+0x16>
  400522:	6882      	ldr	r2, [r0, #8]
  400524:	4b04      	ldr	r3, [pc, #16]	; (400538 <supc_switch_sclk_to_32kxtal+0x24>)
  400526:	4013      	ands	r3, r2
  400528:	6083      	str	r3, [r0, #8]
  40052a:	6802      	ldr	r2, [r0, #0]
  40052c:	4b03      	ldr	r3, [pc, #12]	; (40053c <supc_switch_sclk_to_32kxtal+0x28>)
  40052e:	4313      	orrs	r3, r2
  400530:	6003      	str	r3, [r0, #0]
  400532:	4770      	bx	lr
  400534:	a5100000 	.word	0xa5100000
  400538:	5aefffff 	.word	0x5aefffff
  40053c:	a5000008 	.word	0xa5000008

00400540 <wdt_disable>:
  400540:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400544:	6043      	str	r3, [r0, #4]
  400546:	4770      	bx	lr

00400548 <prvTaskExitError>:
  400548:	4b0d      	ldr	r3, [pc, #52]	; (400580 <prvTaskExitError+0x38>)
  40054a:	681b      	ldr	r3, [r3, #0]
  40054c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400550:	d00a      	beq.n	400568 <prvTaskExitError+0x20>
  400552:	f04f 0380 	mov.w	r3, #128	; 0x80
  400556:	b672      	cpsid	i
  400558:	f383 8811 	msr	BASEPRI, r3
  40055c:	f3bf 8f6f 	isb	sy
  400560:	f3bf 8f4f 	dsb	sy
  400564:	b662      	cpsie	i
  400566:	e7fe      	b.n	400566 <prvTaskExitError+0x1e>
  400568:	f04f 0380 	mov.w	r3, #128	; 0x80
  40056c:	b672      	cpsid	i
  40056e:	f383 8811 	msr	BASEPRI, r3
  400572:	f3bf 8f6f 	isb	sy
  400576:	f3bf 8f4f 	dsb	sy
  40057a:	b662      	cpsie	i
  40057c:	e7fe      	b.n	40057c <prvTaskExitError+0x34>
  40057e:	bf00      	nop
  400580:	2040000c 	.word	0x2040000c

00400584 <prvPortStartFirstTask>:
  400584:	4806      	ldr	r0, [pc, #24]	; (4005a0 <prvPortStartFirstTask+0x1c>)
  400586:	6800      	ldr	r0, [r0, #0]
  400588:	6800      	ldr	r0, [r0, #0]
  40058a:	f380 8808 	msr	MSP, r0
  40058e:	b662      	cpsie	i
  400590:	b661      	cpsie	f
  400592:	f3bf 8f4f 	dsb	sy
  400596:	f3bf 8f6f 	isb	sy
  40059a:	df00      	svc	0
  40059c:	bf00      	nop
  40059e:	0000      	.short	0x0000
  4005a0:	e000ed08 	.word	0xe000ed08

004005a4 <vPortEnableVFP>:
  4005a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4005b4 <vPortEnableVFP+0x10>
  4005a8:	6801      	ldr	r1, [r0, #0]
  4005aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4005ae:	6001      	str	r1, [r0, #0]
  4005b0:	4770      	bx	lr
  4005b2:	0000      	.short	0x0000
  4005b4:	e000ed88 	.word	0xe000ed88

004005b8 <pxPortInitialiseStack>:
  4005b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4005bc:	f840 3c04 	str.w	r3, [r0, #-4]
  4005c0:	f840 1c08 	str.w	r1, [r0, #-8]
  4005c4:	4b05      	ldr	r3, [pc, #20]	; (4005dc <pxPortInitialiseStack+0x24>)
  4005c6:	f840 3c0c 	str.w	r3, [r0, #-12]
  4005ca:	f840 2c20 	str.w	r2, [r0, #-32]
  4005ce:	f06f 0302 	mvn.w	r3, #2
  4005d2:	f840 3c24 	str.w	r3, [r0, #-36]
  4005d6:	3844      	subs	r0, #68	; 0x44
  4005d8:	4770      	bx	lr
  4005da:	bf00      	nop
  4005dc:	00400549 	.word	0x00400549

004005e0 <SVC_Handler>:
  4005e0:	4b06      	ldr	r3, [pc, #24]	; (4005fc <pxCurrentTCBConst2>)
  4005e2:	6819      	ldr	r1, [r3, #0]
  4005e4:	6808      	ldr	r0, [r1, #0]
  4005e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005ea:	f380 8809 	msr	PSP, r0
  4005ee:	f3bf 8f6f 	isb	sy
  4005f2:	f04f 0000 	mov.w	r0, #0
  4005f6:	f380 8811 	msr	BASEPRI, r0
  4005fa:	4770      	bx	lr

004005fc <pxCurrentTCBConst2>:
  4005fc:	2040c2b0 	.word	0x2040c2b0
  400600:	4770      	bx	lr
  400602:	bf00      	nop

00400604 <vPortEnterCritical>:
  400604:	f04f 0380 	mov.w	r3, #128	; 0x80
  400608:	b672      	cpsid	i
  40060a:	f383 8811 	msr	BASEPRI, r3
  40060e:	f3bf 8f6f 	isb	sy
  400612:	f3bf 8f4f 	dsb	sy
  400616:	b662      	cpsie	i
  400618:	4a0b      	ldr	r2, [pc, #44]	; (400648 <vPortEnterCritical+0x44>)
  40061a:	6813      	ldr	r3, [r2, #0]
  40061c:	3301      	adds	r3, #1
  40061e:	6013      	str	r3, [r2, #0]
  400620:	2b01      	cmp	r3, #1
  400622:	d10f      	bne.n	400644 <vPortEnterCritical+0x40>
  400624:	4b09      	ldr	r3, [pc, #36]	; (40064c <vPortEnterCritical+0x48>)
  400626:	681b      	ldr	r3, [r3, #0]
  400628:	f013 0fff 	tst.w	r3, #255	; 0xff
  40062c:	d00a      	beq.n	400644 <vPortEnterCritical+0x40>
  40062e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400632:	b672      	cpsid	i
  400634:	f383 8811 	msr	BASEPRI, r3
  400638:	f3bf 8f6f 	isb	sy
  40063c:	f3bf 8f4f 	dsb	sy
  400640:	b662      	cpsie	i
  400642:	e7fe      	b.n	400642 <vPortEnterCritical+0x3e>
  400644:	4770      	bx	lr
  400646:	bf00      	nop
  400648:	2040000c 	.word	0x2040000c
  40064c:	e000ed04 	.word	0xe000ed04

00400650 <vPortExitCritical>:
  400650:	4b0a      	ldr	r3, [pc, #40]	; (40067c <vPortExitCritical+0x2c>)
  400652:	681b      	ldr	r3, [r3, #0]
  400654:	b953      	cbnz	r3, 40066c <vPortExitCritical+0x1c>
  400656:	f04f 0380 	mov.w	r3, #128	; 0x80
  40065a:	b672      	cpsid	i
  40065c:	f383 8811 	msr	BASEPRI, r3
  400660:	f3bf 8f6f 	isb	sy
  400664:	f3bf 8f4f 	dsb	sy
  400668:	b662      	cpsie	i
  40066a:	e7fe      	b.n	40066a <vPortExitCritical+0x1a>
  40066c:	3b01      	subs	r3, #1
  40066e:	4a03      	ldr	r2, [pc, #12]	; (40067c <vPortExitCritical+0x2c>)
  400670:	6013      	str	r3, [r2, #0]
  400672:	b90b      	cbnz	r3, 400678 <vPortExitCritical+0x28>
  400674:	f383 8811 	msr	BASEPRI, r3
  400678:	4770      	bx	lr
  40067a:	bf00      	nop
  40067c:	2040000c 	.word	0x2040000c

00400680 <PendSV_Handler>:
  400680:	f3ef 8009 	mrs	r0, PSP
  400684:	f3bf 8f6f 	isb	sy
  400688:	4b15      	ldr	r3, [pc, #84]	; (4006e0 <pxCurrentTCBConst>)
  40068a:	681a      	ldr	r2, [r3, #0]
  40068c:	f01e 0f10 	tst.w	lr, #16
  400690:	bf08      	it	eq
  400692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40069a:	6010      	str	r0, [r2, #0]
  40069c:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4006a0:	f04f 0080 	mov.w	r0, #128	; 0x80
  4006a4:	b672      	cpsid	i
  4006a6:	f380 8811 	msr	BASEPRI, r0
  4006aa:	f3bf 8f4f 	dsb	sy
  4006ae:	f3bf 8f6f 	isb	sy
  4006b2:	b662      	cpsie	i
  4006b4:	f001 f95a 	bl	40196c <vTaskSwitchContext>
  4006b8:	f04f 0000 	mov.w	r0, #0
  4006bc:	f380 8811 	msr	BASEPRI, r0
  4006c0:	bc08      	pop	{r3}
  4006c2:	6819      	ldr	r1, [r3, #0]
  4006c4:	6808      	ldr	r0, [r1, #0]
  4006c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006ca:	f01e 0f10 	tst.w	lr, #16
  4006ce:	bf08      	it	eq
  4006d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4006d4:	f380 8809 	msr	PSP, r0
  4006d8:	f3bf 8f6f 	isb	sy
  4006dc:	4770      	bx	lr
  4006de:	bf00      	nop

004006e0 <pxCurrentTCBConst>:
  4006e0:	2040c2b0 	.word	0x2040c2b0
  4006e4:	4770      	bx	lr
  4006e6:	bf00      	nop

004006e8 <SysTick_Handler>:
  4006e8:	b508      	push	{r3, lr}
  4006ea:	f3ef 8311 	mrs	r3, BASEPRI
  4006ee:	f04f 0280 	mov.w	r2, #128	; 0x80
  4006f2:	b672      	cpsid	i
  4006f4:	f382 8811 	msr	BASEPRI, r2
  4006f8:	f3bf 8f6f 	isb	sy
  4006fc:	f3bf 8f4f 	dsb	sy
  400700:	b662      	cpsie	i
  400702:	4b05      	ldr	r3, [pc, #20]	; (400718 <SysTick_Handler+0x30>)
  400704:	4798      	blx	r3
  400706:	b118      	cbz	r0, 400710 <SysTick_Handler+0x28>
  400708:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40070c:	4b03      	ldr	r3, [pc, #12]	; (40071c <SysTick_Handler+0x34>)
  40070e:	601a      	str	r2, [r3, #0]
  400710:	2300      	movs	r3, #0
  400712:	f383 8811 	msr	BASEPRI, r3
  400716:	bd08      	pop	{r3, pc}
  400718:	00401601 	.word	0x00401601
  40071c:	e000ed04 	.word	0xe000ed04

00400720 <vPortSetupTimerInterrupt>:
  400720:	4a03      	ldr	r2, [pc, #12]	; (400730 <vPortSetupTimerInterrupt+0x10>)
  400722:	4b04      	ldr	r3, [pc, #16]	; (400734 <vPortSetupTimerInterrupt+0x14>)
  400724:	601a      	str	r2, [r3, #0]
  400726:	2207      	movs	r2, #7
  400728:	3b04      	subs	r3, #4
  40072a:	601a      	str	r2, [r3, #0]
  40072c:	4770      	bx	lr
  40072e:	bf00      	nop
  400730:	000493df 	.word	0x000493df
  400734:	e000e014 	.word	0xe000e014

00400738 <xPortStartScheduler>:
  400738:	b500      	push	{lr}
  40073a:	b083      	sub	sp, #12
  40073c:	4b25      	ldr	r3, [pc, #148]	; (4007d4 <xPortStartScheduler+0x9c>)
  40073e:	781a      	ldrb	r2, [r3, #0]
  400740:	b2d2      	uxtb	r2, r2
  400742:	9201      	str	r2, [sp, #4]
  400744:	22ff      	movs	r2, #255	; 0xff
  400746:	701a      	strb	r2, [r3, #0]
  400748:	781b      	ldrb	r3, [r3, #0]
  40074a:	b2db      	uxtb	r3, r3
  40074c:	f88d 3003 	strb.w	r3, [sp, #3]
  400750:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400754:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400758:	4a1f      	ldr	r2, [pc, #124]	; (4007d8 <xPortStartScheduler+0xa0>)
  40075a:	7013      	strb	r3, [r2, #0]
  40075c:	2207      	movs	r2, #7
  40075e:	4b1f      	ldr	r3, [pc, #124]	; (4007dc <xPortStartScheduler+0xa4>)
  400760:	601a      	str	r2, [r3, #0]
  400762:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400766:	f013 0f80 	tst.w	r3, #128	; 0x80
  40076a:	d010      	beq.n	40078e <xPortStartScheduler+0x56>
  40076c:	2206      	movs	r2, #6
  40076e:	e000      	b.n	400772 <xPortStartScheduler+0x3a>
  400770:	460a      	mov	r2, r1
  400772:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400776:	005b      	lsls	r3, r3, #1
  400778:	b2db      	uxtb	r3, r3
  40077a:	f88d 3003 	strb.w	r3, [sp, #3]
  40077e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400782:	1e51      	subs	r1, r2, #1
  400784:	f013 0f80 	tst.w	r3, #128	; 0x80
  400788:	d1f2      	bne.n	400770 <xPortStartScheduler+0x38>
  40078a:	4b14      	ldr	r3, [pc, #80]	; (4007dc <xPortStartScheduler+0xa4>)
  40078c:	601a      	str	r2, [r3, #0]
  40078e:	4a13      	ldr	r2, [pc, #76]	; (4007dc <xPortStartScheduler+0xa4>)
  400790:	6813      	ldr	r3, [r2, #0]
  400792:	021b      	lsls	r3, r3, #8
  400794:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400798:	6013      	str	r3, [r2, #0]
  40079a:	9b01      	ldr	r3, [sp, #4]
  40079c:	b2db      	uxtb	r3, r3
  40079e:	4a0d      	ldr	r2, [pc, #52]	; (4007d4 <xPortStartScheduler+0x9c>)
  4007a0:	7013      	strb	r3, [r2, #0]
  4007a2:	4b0f      	ldr	r3, [pc, #60]	; (4007e0 <xPortStartScheduler+0xa8>)
  4007a4:	681a      	ldr	r2, [r3, #0]
  4007a6:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4007aa:	601a      	str	r2, [r3, #0]
  4007ac:	681a      	ldr	r2, [r3, #0]
  4007ae:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4007b2:	601a      	str	r2, [r3, #0]
  4007b4:	4b0b      	ldr	r3, [pc, #44]	; (4007e4 <xPortStartScheduler+0xac>)
  4007b6:	4798      	blx	r3
  4007b8:	2200      	movs	r2, #0
  4007ba:	4b0b      	ldr	r3, [pc, #44]	; (4007e8 <xPortStartScheduler+0xb0>)
  4007bc:	601a      	str	r2, [r3, #0]
  4007be:	4b0b      	ldr	r3, [pc, #44]	; (4007ec <xPortStartScheduler+0xb4>)
  4007c0:	4798      	blx	r3
  4007c2:	4a0b      	ldr	r2, [pc, #44]	; (4007f0 <xPortStartScheduler+0xb8>)
  4007c4:	6813      	ldr	r3, [r2, #0]
  4007c6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4007ca:	6013      	str	r3, [r2, #0]
  4007cc:	4b09      	ldr	r3, [pc, #36]	; (4007f4 <xPortStartScheduler+0xbc>)
  4007ce:	4798      	blx	r3
  4007d0:	4b09      	ldr	r3, [pc, #36]	; (4007f8 <xPortStartScheduler+0xc0>)
  4007d2:	4798      	blx	r3
  4007d4:	e000e400 	.word	0xe000e400
  4007d8:	20400998 	.word	0x20400998
  4007dc:	2040099c 	.word	0x2040099c
  4007e0:	e000ed20 	.word	0xe000ed20
  4007e4:	00400721 	.word	0x00400721
  4007e8:	2040000c 	.word	0x2040000c
  4007ec:	004005a5 	.word	0x004005a5
  4007f0:	e000ef34 	.word	0xe000ef34
  4007f4:	00400585 	.word	0x00400585
  4007f8:	00400549 	.word	0x00400549

004007fc <vPortValidateInterruptPriority>:
  4007fc:	f3ef 8305 	mrs	r3, IPSR
  400800:	2b0f      	cmp	r3, #15
  400802:	d911      	bls.n	400828 <vPortValidateInterruptPriority+0x2c>
  400804:	4a12      	ldr	r2, [pc, #72]	; (400850 <vPortValidateInterruptPriority+0x54>)
  400806:	5c9b      	ldrb	r3, [r3, r2]
  400808:	b2db      	uxtb	r3, r3
  40080a:	4a12      	ldr	r2, [pc, #72]	; (400854 <vPortValidateInterruptPriority+0x58>)
  40080c:	7812      	ldrb	r2, [r2, #0]
  40080e:	429a      	cmp	r2, r3
  400810:	d90a      	bls.n	400828 <vPortValidateInterruptPriority+0x2c>
  400812:	f04f 0380 	mov.w	r3, #128	; 0x80
  400816:	b672      	cpsid	i
  400818:	f383 8811 	msr	BASEPRI, r3
  40081c:	f3bf 8f6f 	isb	sy
  400820:	f3bf 8f4f 	dsb	sy
  400824:	b662      	cpsie	i
  400826:	e7fe      	b.n	400826 <vPortValidateInterruptPriority+0x2a>
  400828:	4b0b      	ldr	r3, [pc, #44]	; (400858 <vPortValidateInterruptPriority+0x5c>)
  40082a:	681b      	ldr	r3, [r3, #0]
  40082c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400830:	4a0a      	ldr	r2, [pc, #40]	; (40085c <vPortValidateInterruptPriority+0x60>)
  400832:	6812      	ldr	r2, [r2, #0]
  400834:	4293      	cmp	r3, r2
  400836:	d90a      	bls.n	40084e <vPortValidateInterruptPriority+0x52>
  400838:	f04f 0380 	mov.w	r3, #128	; 0x80
  40083c:	b672      	cpsid	i
  40083e:	f383 8811 	msr	BASEPRI, r3
  400842:	f3bf 8f6f 	isb	sy
  400846:	f3bf 8f4f 	dsb	sy
  40084a:	b662      	cpsie	i
  40084c:	e7fe      	b.n	40084c <vPortValidateInterruptPriority+0x50>
  40084e:	4770      	bx	lr
  400850:	e000e3f0 	.word	0xe000e3f0
  400854:	20400998 	.word	0x20400998
  400858:	e000ed0c 	.word	0xe000ed0c
  40085c:	2040099c 	.word	0x2040099c

00400860 <pvPortMalloc>:
  400860:	b538      	push	{r3, r4, r5, lr}
  400862:	4604      	mov	r4, r0
  400864:	f010 0f07 	tst.w	r0, #7
  400868:	d002      	beq.n	400870 <pvPortMalloc+0x10>
  40086a:	f020 0407 	bic.w	r4, r0, #7
  40086e:	3408      	adds	r4, #8
  400870:	4b0e      	ldr	r3, [pc, #56]	; (4008ac <pvPortMalloc+0x4c>)
  400872:	4798      	blx	r3
  400874:	4b0e      	ldr	r3, [pc, #56]	; (4008b0 <pvPortMalloc+0x50>)
  400876:	681b      	ldr	r3, [r3, #0]
  400878:	b923      	cbnz	r3, 400884 <pvPortMalloc+0x24>
  40087a:	4b0e      	ldr	r3, [pc, #56]	; (4008b4 <pvPortMalloc+0x54>)
  40087c:	f023 0307 	bic.w	r3, r3, #7
  400880:	4a0b      	ldr	r2, [pc, #44]	; (4008b0 <pvPortMalloc+0x50>)
  400882:	6013      	str	r3, [r2, #0]
  400884:	4b0c      	ldr	r3, [pc, #48]	; (4008b8 <pvPortMalloc+0x58>)
  400886:	681b      	ldr	r3, [r3, #0]
  400888:	441c      	add	r4, r3
  40088a:	42a3      	cmp	r3, r4
  40088c:	d209      	bcs.n	4008a2 <pvPortMalloc+0x42>
  40088e:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  400892:	4294      	cmp	r4, r2
  400894:	d805      	bhi.n	4008a2 <pvPortMalloc+0x42>
  400896:	4a06      	ldr	r2, [pc, #24]	; (4008b0 <pvPortMalloc+0x50>)
  400898:	6815      	ldr	r5, [r2, #0]
  40089a:	441d      	add	r5, r3
  40089c:	4b06      	ldr	r3, [pc, #24]	; (4008b8 <pvPortMalloc+0x58>)
  40089e:	601c      	str	r4, [r3, #0]
  4008a0:	e000      	b.n	4008a4 <pvPortMalloc+0x44>
  4008a2:	2500      	movs	r5, #0
  4008a4:	4b05      	ldr	r3, [pc, #20]	; (4008bc <pvPortMalloc+0x5c>)
  4008a6:	4798      	blx	r3
  4008a8:	4628      	mov	r0, r5
  4008aa:	bd38      	pop	{r3, r4, r5, pc}
  4008ac:	004015e5 	.word	0x004015e5
  4008b0:	2040c1a4 	.word	0x2040c1a4
  4008b4:	204009ac 	.word	0x204009ac
  4008b8:	204009a0 	.word	0x204009a0
  4008bc:	00401735 	.word	0x00401735

004008c0 <vPortFree>:
  4008c0:	b150      	cbz	r0, 4008d8 <vPortFree+0x18>
  4008c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4008c6:	b672      	cpsid	i
  4008c8:	f383 8811 	msr	BASEPRI, r3
  4008cc:	f3bf 8f6f 	isb	sy
  4008d0:	f3bf 8f4f 	dsb	sy
  4008d4:	b662      	cpsie	i
  4008d6:	e7fe      	b.n	4008d6 <vPortFree+0x16>
  4008d8:	4770      	bx	lr
  4008da:	bf00      	nop

004008dc <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008dc:	f100 0308 	add.w	r3, r0, #8
  4008e0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4008e2:	f04f 32ff 	mov.w	r2, #4294967295
  4008e6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008e8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008ea:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4008ec:	2300      	movs	r3, #0
  4008ee:	6003      	str	r3, [r0, #0]
  4008f0:	4770      	bx	lr
  4008f2:	bf00      	nop

004008f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4008f4:	2300      	movs	r3, #0
  4008f6:	6103      	str	r3, [r0, #16]
  4008f8:	4770      	bx	lr
  4008fa:	bf00      	nop

004008fc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4008fc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4008fe:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400900:	689a      	ldr	r2, [r3, #8]
  400902:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400904:	689a      	ldr	r2, [r3, #8]
  400906:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400908:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40090a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40090c:	6803      	ldr	r3, [r0, #0]
  40090e:	3301      	adds	r3, #1
  400910:	6003      	str	r3, [r0, #0]
  400912:	4770      	bx	lr

00400914 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400914:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400916:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400918:	f1b5 3fff 	cmp.w	r5, #4294967295
  40091c:	d101      	bne.n	400922 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  40091e:	6902      	ldr	r2, [r0, #16]
  400920:	e007      	b.n	400932 <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400922:	f100 0208 	add.w	r2, r0, #8
  400926:	e000      	b.n	40092a <vListInsert+0x16>
  400928:	461a      	mov	r2, r3
  40092a:	6853      	ldr	r3, [r2, #4]
  40092c:	681c      	ldr	r4, [r3, #0]
  40092e:	42a5      	cmp	r5, r4
  400930:	d2fa      	bcs.n	400928 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400932:	6853      	ldr	r3, [r2, #4]
  400934:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400936:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400938:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40093a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40093c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40093e:	6803      	ldr	r3, [r0, #0]
  400940:	3301      	adds	r3, #1
  400942:	6003      	str	r3, [r0, #0]
}
  400944:	bc30      	pop	{r4, r5}
  400946:	4770      	bx	lr

00400948 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400948:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40094a:	6842      	ldr	r2, [r0, #4]
  40094c:	6881      	ldr	r1, [r0, #8]
  40094e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400950:	6882      	ldr	r2, [r0, #8]
  400952:	6841      	ldr	r1, [r0, #4]
  400954:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400956:	685a      	ldr	r2, [r3, #4]
  400958:	4290      	cmp	r0, r2
  40095a:	d101      	bne.n	400960 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40095c:	6882      	ldr	r2, [r0, #8]
  40095e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400960:	2200      	movs	r2, #0
  400962:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400964:	6818      	ldr	r0, [r3, #0]
  400966:	3801      	subs	r0, #1
  400968:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40096a:	4770      	bx	lr

0040096c <prvCopyDataToQueue>:
  40096c:	b538      	push	{r3, r4, r5, lr}
  40096e:	4604      	mov	r4, r0
  400970:	4615      	mov	r5, r2
  400972:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400974:	b942      	cbnz	r2, 400988 <prvCopyDataToQueue+0x1c>
  400976:	6803      	ldr	r3, [r0, #0]
  400978:	2b00      	cmp	r3, #0
  40097a:	d12b      	bne.n	4009d4 <prvCopyDataToQueue+0x68>
  40097c:	6840      	ldr	r0, [r0, #4]
  40097e:	4b1b      	ldr	r3, [pc, #108]	; (4009ec <prvCopyDataToQueue+0x80>)
  400980:	4798      	blx	r3
  400982:	2300      	movs	r3, #0
  400984:	6063      	str	r3, [r4, #4]
  400986:	e02c      	b.n	4009e2 <prvCopyDataToQueue+0x76>
  400988:	b96d      	cbnz	r5, 4009a6 <prvCopyDataToQueue+0x3a>
  40098a:	6880      	ldr	r0, [r0, #8]
  40098c:	4b18      	ldr	r3, [pc, #96]	; (4009f0 <prvCopyDataToQueue+0x84>)
  40098e:	4798      	blx	r3
  400990:	68a2      	ldr	r2, [r4, #8]
  400992:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400994:	4413      	add	r3, r2
  400996:	60a3      	str	r3, [r4, #8]
  400998:	6862      	ldr	r2, [r4, #4]
  40099a:	4293      	cmp	r3, r2
  40099c:	d31c      	bcc.n	4009d8 <prvCopyDataToQueue+0x6c>
  40099e:	6823      	ldr	r3, [r4, #0]
  4009a0:	60a3      	str	r3, [r4, #8]
  4009a2:	2000      	movs	r0, #0
  4009a4:	e01d      	b.n	4009e2 <prvCopyDataToQueue+0x76>
  4009a6:	68c0      	ldr	r0, [r0, #12]
  4009a8:	4b11      	ldr	r3, [pc, #68]	; (4009f0 <prvCopyDataToQueue+0x84>)
  4009aa:	4798      	blx	r3
  4009ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4009ae:	425b      	negs	r3, r3
  4009b0:	68e2      	ldr	r2, [r4, #12]
  4009b2:	441a      	add	r2, r3
  4009b4:	60e2      	str	r2, [r4, #12]
  4009b6:	6821      	ldr	r1, [r4, #0]
  4009b8:	428a      	cmp	r2, r1
  4009ba:	d202      	bcs.n	4009c2 <prvCopyDataToQueue+0x56>
  4009bc:	6862      	ldr	r2, [r4, #4]
  4009be:	4413      	add	r3, r2
  4009c0:	60e3      	str	r3, [r4, #12]
  4009c2:	2d02      	cmp	r5, #2
  4009c4:	d10a      	bne.n	4009dc <prvCopyDataToQueue+0x70>
  4009c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009c8:	b153      	cbz	r3, 4009e0 <prvCopyDataToQueue+0x74>
  4009ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009cc:	3b01      	subs	r3, #1
  4009ce:	63a3      	str	r3, [r4, #56]	; 0x38
  4009d0:	2000      	movs	r0, #0
  4009d2:	e006      	b.n	4009e2 <prvCopyDataToQueue+0x76>
  4009d4:	2000      	movs	r0, #0
  4009d6:	e004      	b.n	4009e2 <prvCopyDataToQueue+0x76>
  4009d8:	2000      	movs	r0, #0
  4009da:	e002      	b.n	4009e2 <prvCopyDataToQueue+0x76>
  4009dc:	2000      	movs	r0, #0
  4009de:	e000      	b.n	4009e2 <prvCopyDataToQueue+0x76>
  4009e0:	2000      	movs	r0, #0
  4009e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009e4:	3301      	adds	r3, #1
  4009e6:	63a3      	str	r3, [r4, #56]	; 0x38
  4009e8:	bd38      	pop	{r3, r4, r5, pc}
  4009ea:	bf00      	nop
  4009ec:	00401d39 	.word	0x00401d39
  4009f0:	00404549 	.word	0x00404549

004009f4 <prvNotifyQueueSetContainer>:
  4009f4:	b530      	push	{r4, r5, lr}
  4009f6:	b083      	sub	sp, #12
  4009f8:	9001      	str	r0, [sp, #4]
  4009fa:	6d44      	ldr	r4, [r0, #84]	; 0x54
  4009fc:	b954      	cbnz	r4, 400a14 <prvNotifyQueueSetContainer+0x20>
  4009fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  400a02:	b672      	cpsid	i
  400a04:	f383 8811 	msr	BASEPRI, r3
  400a08:	f3bf 8f6f 	isb	sy
  400a0c:	f3bf 8f4f 	dsb	sy
  400a10:	b662      	cpsie	i
  400a12:	e7fe      	b.n	400a12 <prvNotifyQueueSetContainer+0x1e>
  400a14:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400a16:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400a18:	429a      	cmp	r2, r3
  400a1a:	d30a      	bcc.n	400a32 <prvNotifyQueueSetContainer+0x3e>
  400a1c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400a20:	b672      	cpsid	i
  400a22:	f383 8811 	msr	BASEPRI, r3
  400a26:	f3bf 8f6f 	isb	sy
  400a2a:	f3bf 8f4f 	dsb	sy
  400a2e:	b662      	cpsie	i
  400a30:	e7fe      	b.n	400a30 <prvNotifyQueueSetContainer+0x3c>
  400a32:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400a34:	4293      	cmp	r3, r2
  400a36:	d917      	bls.n	400a68 <prvNotifyQueueSetContainer+0x74>
  400a38:	460a      	mov	r2, r1
  400a3a:	a901      	add	r1, sp, #4
  400a3c:	4620      	mov	r0, r4
  400a3e:	4b0c      	ldr	r3, [pc, #48]	; (400a70 <prvNotifyQueueSetContainer+0x7c>)
  400a40:	4798      	blx	r3
  400a42:	4605      	mov	r5, r0
  400a44:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a46:	f1b3 3fff 	cmp.w	r3, #4294967295
  400a4a:	d109      	bne.n	400a60 <prvNotifyQueueSetContainer+0x6c>
  400a4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400a4e:	b163      	cbz	r3, 400a6a <prvNotifyQueueSetContainer+0x76>
  400a50:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a54:	4b07      	ldr	r3, [pc, #28]	; (400a74 <prvNotifyQueueSetContainer+0x80>)
  400a56:	4798      	blx	r3
  400a58:	2800      	cmp	r0, #0
  400a5a:	bf18      	it	ne
  400a5c:	2501      	movne	r5, #1
  400a5e:	e004      	b.n	400a6a <prvNotifyQueueSetContainer+0x76>
  400a60:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a62:	3301      	adds	r3, #1
  400a64:	64a3      	str	r3, [r4, #72]	; 0x48
  400a66:	e000      	b.n	400a6a <prvNotifyQueueSetContainer+0x76>
  400a68:	2500      	movs	r5, #0
  400a6a:	4628      	mov	r0, r5
  400a6c:	b003      	add	sp, #12
  400a6e:	bd30      	pop	{r4, r5, pc}
  400a70:	0040096d 	.word	0x0040096d
  400a74:	00401b09 	.word	0x00401b09

00400a78 <prvCopyDataFromQueue>:
  400a78:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400a7a:	b172      	cbz	r2, 400a9a <prvCopyDataFromQueue+0x22>
  400a7c:	b510      	push	{r4, lr}
  400a7e:	4603      	mov	r3, r0
  400a80:	68c4      	ldr	r4, [r0, #12]
  400a82:	4414      	add	r4, r2
  400a84:	60c4      	str	r4, [r0, #12]
  400a86:	6840      	ldr	r0, [r0, #4]
  400a88:	4284      	cmp	r4, r0
  400a8a:	d301      	bcc.n	400a90 <prvCopyDataFromQueue+0x18>
  400a8c:	6818      	ldr	r0, [r3, #0]
  400a8e:	60d8      	str	r0, [r3, #12]
  400a90:	4608      	mov	r0, r1
  400a92:	68d9      	ldr	r1, [r3, #12]
  400a94:	4b01      	ldr	r3, [pc, #4]	; (400a9c <prvCopyDataFromQueue+0x24>)
  400a96:	4798      	blx	r3
  400a98:	bd10      	pop	{r4, pc}
  400a9a:	4770      	bx	lr
  400a9c:	00404549 	.word	0x00404549

00400aa0 <prvUnlockQueue>:
  400aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400aa2:	4604      	mov	r4, r0
  400aa4:	4b20      	ldr	r3, [pc, #128]	; (400b28 <prvUnlockQueue+0x88>)
  400aa6:	4798      	blx	r3
  400aa8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400aaa:	2b00      	cmp	r3, #0
  400aac:	dd18      	ble.n	400ae0 <prvUnlockQueue+0x40>
  400aae:	4d1f      	ldr	r5, [pc, #124]	; (400b2c <prvUnlockQueue+0x8c>)
  400ab0:	4f1f      	ldr	r7, [pc, #124]	; (400b30 <prvUnlockQueue+0x90>)
  400ab2:	4e20      	ldr	r6, [pc, #128]	; (400b34 <prvUnlockQueue+0x94>)
  400ab4:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400ab6:	b133      	cbz	r3, 400ac6 <prvUnlockQueue+0x26>
  400ab8:	2100      	movs	r1, #0
  400aba:	4620      	mov	r0, r4
  400abc:	47a8      	blx	r5
  400abe:	2801      	cmp	r0, #1
  400ac0:	d108      	bne.n	400ad4 <prvUnlockQueue+0x34>
  400ac2:	47b8      	blx	r7
  400ac4:	e006      	b.n	400ad4 <prvUnlockQueue+0x34>
  400ac6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400ac8:	b153      	cbz	r3, 400ae0 <prvUnlockQueue+0x40>
  400aca:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400ace:	47b0      	blx	r6
  400ad0:	b100      	cbz	r0, 400ad4 <prvUnlockQueue+0x34>
  400ad2:	47b8      	blx	r7
  400ad4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400ad6:	3b01      	subs	r3, #1
  400ad8:	64a3      	str	r3, [r4, #72]	; 0x48
  400ada:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400adc:	2b00      	cmp	r3, #0
  400ade:	dce9      	bgt.n	400ab4 <prvUnlockQueue+0x14>
  400ae0:	f04f 33ff 	mov.w	r3, #4294967295
  400ae4:	64a3      	str	r3, [r4, #72]	; 0x48
  400ae6:	4b14      	ldr	r3, [pc, #80]	; (400b38 <prvUnlockQueue+0x98>)
  400ae8:	4798      	blx	r3
  400aea:	4b0f      	ldr	r3, [pc, #60]	; (400b28 <prvUnlockQueue+0x88>)
  400aec:	4798      	blx	r3
  400aee:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400af0:	2b00      	cmp	r3, #0
  400af2:	dd13      	ble.n	400b1c <prvUnlockQueue+0x7c>
  400af4:	6923      	ldr	r3, [r4, #16]
  400af6:	b91b      	cbnz	r3, 400b00 <prvUnlockQueue+0x60>
  400af8:	e010      	b.n	400b1c <prvUnlockQueue+0x7c>
  400afa:	6923      	ldr	r3, [r4, #16]
  400afc:	b923      	cbnz	r3, 400b08 <prvUnlockQueue+0x68>
  400afe:	e00d      	b.n	400b1c <prvUnlockQueue+0x7c>
  400b00:	f104 0610 	add.w	r6, r4, #16
  400b04:	4d0b      	ldr	r5, [pc, #44]	; (400b34 <prvUnlockQueue+0x94>)
  400b06:	4f0a      	ldr	r7, [pc, #40]	; (400b30 <prvUnlockQueue+0x90>)
  400b08:	4630      	mov	r0, r6
  400b0a:	47a8      	blx	r5
  400b0c:	b100      	cbz	r0, 400b10 <prvUnlockQueue+0x70>
  400b0e:	47b8      	blx	r7
  400b10:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400b12:	3b01      	subs	r3, #1
  400b14:	6463      	str	r3, [r4, #68]	; 0x44
  400b16:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400b18:	2b00      	cmp	r3, #0
  400b1a:	dcee      	bgt.n	400afa <prvUnlockQueue+0x5a>
  400b1c:	f04f 33ff 	mov.w	r3, #4294967295
  400b20:	6463      	str	r3, [r4, #68]	; 0x44
  400b22:	4b05      	ldr	r3, [pc, #20]	; (400b38 <prvUnlockQueue+0x98>)
  400b24:	4798      	blx	r3
  400b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b28:	00400605 	.word	0x00400605
  400b2c:	004009f5 	.word	0x004009f5
  400b30:	00401c65 	.word	0x00401c65
  400b34:	00401b09 	.word	0x00401b09
  400b38:	00400651 	.word	0x00400651

00400b3c <xQueueGenericReset>:
  400b3c:	b538      	push	{r3, r4, r5, lr}
  400b3e:	b950      	cbnz	r0, 400b56 <xQueueGenericReset+0x1a>
  400b40:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b44:	b672      	cpsid	i
  400b46:	f383 8811 	msr	BASEPRI, r3
  400b4a:	f3bf 8f6f 	isb	sy
  400b4e:	f3bf 8f4f 	dsb	sy
  400b52:	b662      	cpsie	i
  400b54:	e7fe      	b.n	400b54 <xQueueGenericReset+0x18>
  400b56:	4604      	mov	r4, r0
  400b58:	460d      	mov	r5, r1
  400b5a:	4b18      	ldr	r3, [pc, #96]	; (400bbc <xQueueGenericReset+0x80>)
  400b5c:	4798      	blx	r3
  400b5e:	6822      	ldr	r2, [r4, #0]
  400b60:	6c21      	ldr	r1, [r4, #64]	; 0x40
  400b62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400b64:	fb03 f301 	mul.w	r3, r3, r1
  400b68:	18d0      	adds	r0, r2, r3
  400b6a:	6060      	str	r0, [r4, #4]
  400b6c:	2000      	movs	r0, #0
  400b6e:	63a0      	str	r0, [r4, #56]	; 0x38
  400b70:	60a2      	str	r2, [r4, #8]
  400b72:	1a5b      	subs	r3, r3, r1
  400b74:	4413      	add	r3, r2
  400b76:	60e3      	str	r3, [r4, #12]
  400b78:	f04f 33ff 	mov.w	r3, #4294967295
  400b7c:	6463      	str	r3, [r4, #68]	; 0x44
  400b7e:	64a3      	str	r3, [r4, #72]	; 0x48
  400b80:	b985      	cbnz	r5, 400ba4 <xQueueGenericReset+0x68>
  400b82:	6923      	ldr	r3, [r4, #16]
  400b84:	b1ab      	cbz	r3, 400bb2 <xQueueGenericReset+0x76>
  400b86:	f104 0010 	add.w	r0, r4, #16
  400b8a:	4b0d      	ldr	r3, [pc, #52]	; (400bc0 <xQueueGenericReset+0x84>)
  400b8c:	4798      	blx	r3
  400b8e:	2801      	cmp	r0, #1
  400b90:	d10f      	bne.n	400bb2 <xQueueGenericReset+0x76>
  400b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400b96:	4b0b      	ldr	r3, [pc, #44]	; (400bc4 <xQueueGenericReset+0x88>)
  400b98:	601a      	str	r2, [r3, #0]
  400b9a:	f3bf 8f4f 	dsb	sy
  400b9e:	f3bf 8f6f 	isb	sy
  400ba2:	e006      	b.n	400bb2 <xQueueGenericReset+0x76>
  400ba4:	f104 0010 	add.w	r0, r4, #16
  400ba8:	4d07      	ldr	r5, [pc, #28]	; (400bc8 <xQueueGenericReset+0x8c>)
  400baa:	47a8      	blx	r5
  400bac:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400bb0:	47a8      	blx	r5
  400bb2:	4b06      	ldr	r3, [pc, #24]	; (400bcc <xQueueGenericReset+0x90>)
  400bb4:	4798      	blx	r3
  400bb6:	2001      	movs	r0, #1
  400bb8:	bd38      	pop	{r3, r4, r5, pc}
  400bba:	bf00      	nop
  400bbc:	00400605 	.word	0x00400605
  400bc0:	00401b09 	.word	0x00401b09
  400bc4:	e000ed04 	.word	0xe000ed04
  400bc8:	004008dd 	.word	0x004008dd
  400bcc:	00400651 	.word	0x00400651

00400bd0 <xQueueGenericCreate>:
  400bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bd2:	b950      	cbnz	r0, 400bea <xQueueGenericCreate+0x1a>
  400bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  400bd8:	b672      	cpsid	i
  400bda:	f383 8811 	msr	BASEPRI, r3
  400bde:	f3bf 8f6f 	isb	sy
  400be2:	f3bf 8f4f 	dsb	sy
  400be6:	b662      	cpsie	i
  400be8:	e7fe      	b.n	400be8 <xQueueGenericCreate+0x18>
  400bea:	4606      	mov	r6, r0
  400bec:	4617      	mov	r7, r2
  400bee:	460d      	mov	r5, r1
  400bf0:	b1c1      	cbz	r1, 400c24 <xQueueGenericCreate+0x54>
  400bf2:	fb01 f000 	mul.w	r0, r1, r0
  400bf6:	3059      	adds	r0, #89	; 0x59
  400bf8:	4b14      	ldr	r3, [pc, #80]	; (400c4c <xQueueGenericCreate+0x7c>)
  400bfa:	4798      	blx	r3
  400bfc:	4604      	mov	r4, r0
  400bfe:	b910      	cbnz	r0, 400c06 <xQueueGenericCreate+0x36>
  400c00:	e005      	b.n	400c0e <xQueueGenericCreate+0x3e>
  400c02:	6024      	str	r4, [r4, #0]
  400c04:	e015      	b.n	400c32 <xQueueGenericCreate+0x62>
  400c06:	f100 0358 	add.w	r3, r0, #88	; 0x58
  400c0a:	6003      	str	r3, [r0, #0]
  400c0c:	e011      	b.n	400c32 <xQueueGenericCreate+0x62>
  400c0e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c12:	b672      	cpsid	i
  400c14:	f383 8811 	msr	BASEPRI, r3
  400c18:	f3bf 8f6f 	isb	sy
  400c1c:	f3bf 8f4f 	dsb	sy
  400c20:	b662      	cpsie	i
  400c22:	e7fe      	b.n	400c22 <xQueueGenericCreate+0x52>
  400c24:	2058      	movs	r0, #88	; 0x58
  400c26:	4b09      	ldr	r3, [pc, #36]	; (400c4c <xQueueGenericCreate+0x7c>)
  400c28:	4798      	blx	r3
  400c2a:	4604      	mov	r4, r0
  400c2c:	2800      	cmp	r0, #0
  400c2e:	d1e8      	bne.n	400c02 <xQueueGenericCreate+0x32>
  400c30:	e7ed      	b.n	400c0e <xQueueGenericCreate+0x3e>
  400c32:	63e6      	str	r6, [r4, #60]	; 0x3c
  400c34:	6425      	str	r5, [r4, #64]	; 0x40
  400c36:	2101      	movs	r1, #1
  400c38:	4620      	mov	r0, r4
  400c3a:	4b05      	ldr	r3, [pc, #20]	; (400c50 <xQueueGenericCreate+0x80>)
  400c3c:	4798      	blx	r3
  400c3e:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
  400c42:	2300      	movs	r3, #0
  400c44:	6563      	str	r3, [r4, #84]	; 0x54
  400c46:	4620      	mov	r0, r4
  400c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c4a:	bf00      	nop
  400c4c:	00400861 	.word	0x00400861
  400c50:	00400b3d 	.word	0x00400b3d

00400c54 <xQueueGenericSend>:
  400c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c58:	b085      	sub	sp, #20
  400c5a:	9201      	str	r2, [sp, #4]
  400c5c:	b950      	cbnz	r0, 400c74 <xQueueGenericSend+0x20>
  400c5e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c62:	b672      	cpsid	i
  400c64:	f383 8811 	msr	BASEPRI, r3
  400c68:	f3bf 8f6f 	isb	sy
  400c6c:	f3bf 8f4f 	dsb	sy
  400c70:	b662      	cpsie	i
  400c72:	e7fe      	b.n	400c72 <xQueueGenericSend+0x1e>
  400c74:	4604      	mov	r4, r0
  400c76:	b961      	cbnz	r1, 400c92 <xQueueGenericSend+0x3e>
  400c78:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400c7a:	b152      	cbz	r2, 400c92 <xQueueGenericSend+0x3e>
  400c7c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c80:	b672      	cpsid	i
  400c82:	f383 8811 	msr	BASEPRI, r3
  400c86:	f3bf 8f6f 	isb	sy
  400c8a:	f3bf 8f4f 	dsb	sy
  400c8e:	b662      	cpsie	i
  400c90:	e7fe      	b.n	400c90 <xQueueGenericSend+0x3c>
  400c92:	2b02      	cmp	r3, #2
  400c94:	d10d      	bne.n	400cb2 <xQueueGenericSend+0x5e>
  400c96:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  400c98:	2a01      	cmp	r2, #1
  400c9a:	d00a      	beq.n	400cb2 <xQueueGenericSend+0x5e>
  400c9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ca0:	b672      	cpsid	i
  400ca2:	f383 8811 	msr	BASEPRI, r3
  400ca6:	f3bf 8f6f 	isb	sy
  400caa:	f3bf 8f4f 	dsb	sy
  400cae:	b662      	cpsie	i
  400cb0:	e7fe      	b.n	400cb0 <xQueueGenericSend+0x5c>
  400cb2:	461d      	mov	r5, r3
  400cb4:	9100      	str	r1, [sp, #0]
  400cb6:	4b51      	ldr	r3, [pc, #324]	; (400dfc <xQueueGenericSend+0x1a8>)
  400cb8:	4798      	blx	r3
  400cba:	b960      	cbnz	r0, 400cd6 <xQueueGenericSend+0x82>
  400cbc:	9b01      	ldr	r3, [sp, #4]
  400cbe:	b163      	cbz	r3, 400cda <xQueueGenericSend+0x86>
  400cc0:	f04f 0380 	mov.w	r3, #128	; 0x80
  400cc4:	b672      	cpsid	i
  400cc6:	f383 8811 	msr	BASEPRI, r3
  400cca:	f3bf 8f6f 	isb	sy
  400cce:	f3bf 8f4f 	dsb	sy
  400cd2:	b662      	cpsie	i
  400cd4:	e7fe      	b.n	400cd4 <xQueueGenericSend+0x80>
  400cd6:	2700      	movs	r7, #0
  400cd8:	e000      	b.n	400cdc <xQueueGenericSend+0x88>
  400cda:	2700      	movs	r7, #0
  400cdc:	4e48      	ldr	r6, [pc, #288]	; (400e00 <xQueueGenericSend+0x1ac>)
  400cde:	f8df 914c 	ldr.w	r9, [pc, #332]	; 400e2c <xQueueGenericSend+0x1d8>
  400ce2:	f8df 8128 	ldr.w	r8, [pc, #296]	; 400e0c <xQueueGenericSend+0x1b8>
  400ce6:	47b0      	blx	r6
  400ce8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400cea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400cec:	429a      	cmp	r2, r3
  400cee:	d301      	bcc.n	400cf4 <xQueueGenericSend+0xa0>
  400cf0:	2d02      	cmp	r5, #2
  400cf2:	d133      	bne.n	400d5c <xQueueGenericSend+0x108>
  400cf4:	462a      	mov	r2, r5
  400cf6:	9900      	ldr	r1, [sp, #0]
  400cf8:	4620      	mov	r0, r4
  400cfa:	4b42      	ldr	r3, [pc, #264]	; (400e04 <xQueueGenericSend+0x1b0>)
  400cfc:	4798      	blx	r3
  400cfe:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400d00:	b173      	cbz	r3, 400d20 <xQueueGenericSend+0xcc>
  400d02:	4629      	mov	r1, r5
  400d04:	4620      	mov	r0, r4
  400d06:	4b40      	ldr	r3, [pc, #256]	; (400e08 <xQueueGenericSend+0x1b4>)
  400d08:	4798      	blx	r3
  400d0a:	2801      	cmp	r0, #1
  400d0c:	d122      	bne.n	400d54 <xQueueGenericSend+0x100>
  400d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d12:	4b3e      	ldr	r3, [pc, #248]	; (400e0c <xQueueGenericSend+0x1b8>)
  400d14:	601a      	str	r2, [r3, #0]
  400d16:	f3bf 8f4f 	dsb	sy
  400d1a:	f3bf 8f6f 	isb	sy
  400d1e:	e019      	b.n	400d54 <xQueueGenericSend+0x100>
  400d20:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400d22:	b173      	cbz	r3, 400d42 <xQueueGenericSend+0xee>
  400d24:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400d28:	4b39      	ldr	r3, [pc, #228]	; (400e10 <xQueueGenericSend+0x1bc>)
  400d2a:	4798      	blx	r3
  400d2c:	2801      	cmp	r0, #1
  400d2e:	d111      	bne.n	400d54 <xQueueGenericSend+0x100>
  400d30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d34:	4b35      	ldr	r3, [pc, #212]	; (400e0c <xQueueGenericSend+0x1b8>)
  400d36:	601a      	str	r2, [r3, #0]
  400d38:	f3bf 8f4f 	dsb	sy
  400d3c:	f3bf 8f6f 	isb	sy
  400d40:	e008      	b.n	400d54 <xQueueGenericSend+0x100>
  400d42:	b138      	cbz	r0, 400d54 <xQueueGenericSend+0x100>
  400d44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d48:	4b30      	ldr	r3, [pc, #192]	; (400e0c <xQueueGenericSend+0x1b8>)
  400d4a:	601a      	str	r2, [r3, #0]
  400d4c:	f3bf 8f4f 	dsb	sy
  400d50:	f3bf 8f6f 	isb	sy
  400d54:	4b2f      	ldr	r3, [pc, #188]	; (400e14 <xQueueGenericSend+0x1c0>)
  400d56:	4798      	blx	r3
  400d58:	2001      	movs	r0, #1
  400d5a:	e04b      	b.n	400df4 <xQueueGenericSend+0x1a0>
  400d5c:	9b01      	ldr	r3, [sp, #4]
  400d5e:	b91b      	cbnz	r3, 400d68 <xQueueGenericSend+0x114>
  400d60:	4b2c      	ldr	r3, [pc, #176]	; (400e14 <xQueueGenericSend+0x1c0>)
  400d62:	4798      	blx	r3
  400d64:	2000      	movs	r0, #0
  400d66:	e045      	b.n	400df4 <xQueueGenericSend+0x1a0>
  400d68:	b917      	cbnz	r7, 400d70 <xQueueGenericSend+0x11c>
  400d6a:	a802      	add	r0, sp, #8
  400d6c:	47c8      	blx	r9
  400d6e:	2701      	movs	r7, #1
  400d70:	4b28      	ldr	r3, [pc, #160]	; (400e14 <xQueueGenericSend+0x1c0>)
  400d72:	4798      	blx	r3
  400d74:	4b28      	ldr	r3, [pc, #160]	; (400e18 <xQueueGenericSend+0x1c4>)
  400d76:	4798      	blx	r3
  400d78:	47b0      	blx	r6
  400d7a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400d80:	d101      	bne.n	400d86 <xQueueGenericSend+0x132>
  400d82:	2300      	movs	r3, #0
  400d84:	6463      	str	r3, [r4, #68]	; 0x44
  400d86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400d88:	f1b3 3fff 	cmp.w	r3, #4294967295
  400d8c:	d101      	bne.n	400d92 <xQueueGenericSend+0x13e>
  400d8e:	2300      	movs	r3, #0
  400d90:	64a3      	str	r3, [r4, #72]	; 0x48
  400d92:	4b20      	ldr	r3, [pc, #128]	; (400e14 <xQueueGenericSend+0x1c0>)
  400d94:	4798      	blx	r3
  400d96:	a901      	add	r1, sp, #4
  400d98:	a802      	add	r0, sp, #8
  400d9a:	4b20      	ldr	r3, [pc, #128]	; (400e1c <xQueueGenericSend+0x1c8>)
  400d9c:	4798      	blx	r3
  400d9e:	bb18      	cbnz	r0, 400de8 <xQueueGenericSend+0x194>
  400da0:	47b0      	blx	r6
  400da2:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400da6:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
  400daa:	4b1a      	ldr	r3, [pc, #104]	; (400e14 <xQueueGenericSend+0x1c0>)
  400dac:	4798      	blx	r3
  400dae:	45d3      	cmp	fp, sl
  400db0:	d114      	bne.n	400ddc <xQueueGenericSend+0x188>
  400db2:	9901      	ldr	r1, [sp, #4]
  400db4:	f104 0010 	add.w	r0, r4, #16
  400db8:	4b19      	ldr	r3, [pc, #100]	; (400e20 <xQueueGenericSend+0x1cc>)
  400dba:	4798      	blx	r3
  400dbc:	4620      	mov	r0, r4
  400dbe:	4b19      	ldr	r3, [pc, #100]	; (400e24 <xQueueGenericSend+0x1d0>)
  400dc0:	4798      	blx	r3
  400dc2:	4b19      	ldr	r3, [pc, #100]	; (400e28 <xQueueGenericSend+0x1d4>)
  400dc4:	4798      	blx	r3
  400dc6:	2800      	cmp	r0, #0
  400dc8:	d18d      	bne.n	400ce6 <xQueueGenericSend+0x92>
  400dca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400dce:	f8c8 3000 	str.w	r3, [r8]
  400dd2:	f3bf 8f4f 	dsb	sy
  400dd6:	f3bf 8f6f 	isb	sy
  400dda:	e784      	b.n	400ce6 <xQueueGenericSend+0x92>
  400ddc:	4620      	mov	r0, r4
  400dde:	4b11      	ldr	r3, [pc, #68]	; (400e24 <xQueueGenericSend+0x1d0>)
  400de0:	4798      	blx	r3
  400de2:	4b11      	ldr	r3, [pc, #68]	; (400e28 <xQueueGenericSend+0x1d4>)
  400de4:	4798      	blx	r3
  400de6:	e77e      	b.n	400ce6 <xQueueGenericSend+0x92>
  400de8:	4620      	mov	r0, r4
  400dea:	4b0e      	ldr	r3, [pc, #56]	; (400e24 <xQueueGenericSend+0x1d0>)
  400dec:	4798      	blx	r3
  400dee:	4b0e      	ldr	r3, [pc, #56]	; (400e28 <xQueueGenericSend+0x1d4>)
  400df0:	4798      	blx	r3
  400df2:	2000      	movs	r0, #0
  400df4:	b005      	add	sp, #20
  400df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400dfa:	bf00      	nop
  400dfc:	00401c71 	.word	0x00401c71
  400e00:	00400605 	.word	0x00400605
  400e04:	0040096d 	.word	0x0040096d
  400e08:	004009f5 	.word	0x004009f5
  400e0c:	e000ed04 	.word	0xe000ed04
  400e10:	00401b09 	.word	0x00401b09
  400e14:	00400651 	.word	0x00400651
  400e18:	004015e5 	.word	0x004015e5
  400e1c:	00401bd1 	.word	0x00401bd1
  400e20:	00401a05 	.word	0x00401a05
  400e24:	00400aa1 	.word	0x00400aa1
  400e28:	00401735 	.word	0x00401735
  400e2c:	00401ba1 	.word	0x00401ba1

00400e30 <xQueueCreateMutex>:
  400e30:	b570      	push	{r4, r5, r6, lr}
  400e32:	4606      	mov	r6, r0
  400e34:	2058      	movs	r0, #88	; 0x58
  400e36:	4b11      	ldr	r3, [pc, #68]	; (400e7c <xQueueCreateMutex+0x4c>)
  400e38:	4798      	blx	r3
  400e3a:	4604      	mov	r4, r0
  400e3c:	b1d8      	cbz	r0, 400e76 <xQueueCreateMutex+0x46>
  400e3e:	2500      	movs	r5, #0
  400e40:	6045      	str	r5, [r0, #4]
  400e42:	6005      	str	r5, [r0, #0]
  400e44:	6085      	str	r5, [r0, #8]
  400e46:	60c5      	str	r5, [r0, #12]
  400e48:	6385      	str	r5, [r0, #56]	; 0x38
  400e4a:	2301      	movs	r3, #1
  400e4c:	63c3      	str	r3, [r0, #60]	; 0x3c
  400e4e:	6405      	str	r5, [r0, #64]	; 0x40
  400e50:	f04f 33ff 	mov.w	r3, #4294967295
  400e54:	6443      	str	r3, [r0, #68]	; 0x44
  400e56:	6483      	str	r3, [r0, #72]	; 0x48
  400e58:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  400e5c:	6545      	str	r5, [r0, #84]	; 0x54
  400e5e:	3010      	adds	r0, #16
  400e60:	4e07      	ldr	r6, [pc, #28]	; (400e80 <xQueueCreateMutex+0x50>)
  400e62:	47b0      	blx	r6
  400e64:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400e68:	47b0      	blx	r6
  400e6a:	462b      	mov	r3, r5
  400e6c:	462a      	mov	r2, r5
  400e6e:	4629      	mov	r1, r5
  400e70:	4620      	mov	r0, r4
  400e72:	4d04      	ldr	r5, [pc, #16]	; (400e84 <xQueueCreateMutex+0x54>)
  400e74:	47a8      	blx	r5
  400e76:	4620      	mov	r0, r4
  400e78:	bd70      	pop	{r4, r5, r6, pc}
  400e7a:	bf00      	nop
  400e7c:	00400861 	.word	0x00400861
  400e80:	004008dd 	.word	0x004008dd
  400e84:	00400c55 	.word	0x00400c55

00400e88 <xQueueGenericSendFromISR>:
  400e88:	b950      	cbnz	r0, 400ea0 <xQueueGenericSendFromISR+0x18>
  400e8a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e8e:	b672      	cpsid	i
  400e90:	f383 8811 	msr	BASEPRI, r3
  400e94:	f3bf 8f6f 	isb	sy
  400e98:	f3bf 8f4f 	dsb	sy
  400e9c:	b662      	cpsie	i
  400e9e:	e7fe      	b.n	400e9e <xQueueGenericSendFromISR+0x16>
  400ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ea4:	4604      	mov	r4, r0
  400ea6:	b961      	cbnz	r1, 400ec2 <xQueueGenericSendFromISR+0x3a>
  400ea8:	6c00      	ldr	r0, [r0, #64]	; 0x40
  400eaa:	b150      	cbz	r0, 400ec2 <xQueueGenericSendFromISR+0x3a>
  400eac:	f04f 0380 	mov.w	r3, #128	; 0x80
  400eb0:	b672      	cpsid	i
  400eb2:	f383 8811 	msr	BASEPRI, r3
  400eb6:	f3bf 8f6f 	isb	sy
  400eba:	f3bf 8f4f 	dsb	sy
  400ebe:	b662      	cpsie	i
  400ec0:	e7fe      	b.n	400ec0 <xQueueGenericSendFromISR+0x38>
  400ec2:	2b02      	cmp	r3, #2
  400ec4:	d10d      	bne.n	400ee2 <xQueueGenericSendFromISR+0x5a>
  400ec6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  400ec8:	2801      	cmp	r0, #1
  400eca:	d00a      	beq.n	400ee2 <xQueueGenericSendFromISR+0x5a>
  400ecc:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ed0:	b672      	cpsid	i
  400ed2:	f383 8811 	msr	BASEPRI, r3
  400ed6:	f3bf 8f6f 	isb	sy
  400eda:	f3bf 8f4f 	dsb	sy
  400ede:	b662      	cpsie	i
  400ee0:	e7fe      	b.n	400ee0 <xQueueGenericSendFromISR+0x58>
  400ee2:	461e      	mov	r6, r3
  400ee4:	4615      	mov	r5, r2
  400ee6:	4688      	mov	r8, r1
  400ee8:	4b21      	ldr	r3, [pc, #132]	; (400f70 <xQueueGenericSendFromISR+0xe8>)
  400eea:	4798      	blx	r3
  400eec:	f3ef 8711 	mrs	r7, BASEPRI
  400ef0:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ef4:	b672      	cpsid	i
  400ef6:	f383 8811 	msr	BASEPRI, r3
  400efa:	f3bf 8f6f 	isb	sy
  400efe:	f3bf 8f4f 	dsb	sy
  400f02:	b662      	cpsie	i
  400f04:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f06:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400f08:	429a      	cmp	r2, r3
  400f0a:	d301      	bcc.n	400f10 <xQueueGenericSendFromISR+0x88>
  400f0c:	2e02      	cmp	r6, #2
  400f0e:	d123      	bne.n	400f58 <xQueueGenericSendFromISR+0xd0>
  400f10:	4632      	mov	r2, r6
  400f12:	4641      	mov	r1, r8
  400f14:	4620      	mov	r0, r4
  400f16:	4b17      	ldr	r3, [pc, #92]	; (400f74 <xQueueGenericSendFromISR+0xec>)
  400f18:	4798      	blx	r3
  400f1a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f20:	d115      	bne.n	400f4e <xQueueGenericSendFromISR+0xc6>
  400f22:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400f24:	b143      	cbz	r3, 400f38 <xQueueGenericSendFromISR+0xb0>
  400f26:	4631      	mov	r1, r6
  400f28:	4620      	mov	r0, r4
  400f2a:	4b13      	ldr	r3, [pc, #76]	; (400f78 <xQueueGenericSendFromISR+0xf0>)
  400f2c:	4798      	blx	r3
  400f2e:	b1ad      	cbz	r5, 400f5c <xQueueGenericSendFromISR+0xd4>
  400f30:	2801      	cmp	r0, #1
  400f32:	d113      	bne.n	400f5c <xQueueGenericSendFromISR+0xd4>
  400f34:	6028      	str	r0, [r5, #0]
  400f36:	e016      	b.n	400f66 <xQueueGenericSendFromISR+0xde>
  400f38:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400f3a:	b18b      	cbz	r3, 400f60 <xQueueGenericSendFromISR+0xd8>
  400f3c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f40:	4b0e      	ldr	r3, [pc, #56]	; (400f7c <xQueueGenericSendFromISR+0xf4>)
  400f42:	4798      	blx	r3
  400f44:	b175      	cbz	r5, 400f64 <xQueueGenericSendFromISR+0xdc>
  400f46:	b168      	cbz	r0, 400f64 <xQueueGenericSendFromISR+0xdc>
  400f48:	2001      	movs	r0, #1
  400f4a:	6028      	str	r0, [r5, #0]
  400f4c:	e00b      	b.n	400f66 <xQueueGenericSendFromISR+0xde>
  400f4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f50:	3301      	adds	r3, #1
  400f52:	64a3      	str	r3, [r4, #72]	; 0x48
  400f54:	2001      	movs	r0, #1
  400f56:	e006      	b.n	400f66 <xQueueGenericSendFromISR+0xde>
  400f58:	2000      	movs	r0, #0
  400f5a:	e004      	b.n	400f66 <xQueueGenericSendFromISR+0xde>
  400f5c:	2001      	movs	r0, #1
  400f5e:	e002      	b.n	400f66 <xQueueGenericSendFromISR+0xde>
  400f60:	2001      	movs	r0, #1
  400f62:	e000      	b.n	400f66 <xQueueGenericSendFromISR+0xde>
  400f64:	2001      	movs	r0, #1
  400f66:	f387 8811 	msr	BASEPRI, r7
  400f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f6e:	bf00      	nop
  400f70:	004007fd 	.word	0x004007fd
  400f74:	0040096d 	.word	0x0040096d
  400f78:	004009f5 	.word	0x004009f5
  400f7c:	00401b09 	.word	0x00401b09

00400f80 <xQueueGiveFromISR>:
  400f80:	b950      	cbnz	r0, 400f98 <xQueueGiveFromISR+0x18>
  400f82:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f86:	b672      	cpsid	i
  400f88:	f383 8811 	msr	BASEPRI, r3
  400f8c:	f3bf 8f6f 	isb	sy
  400f90:	f3bf 8f4f 	dsb	sy
  400f94:	b662      	cpsie	i
  400f96:	e7fe      	b.n	400f96 <xQueueGiveFromISR+0x16>
  400f98:	b570      	push	{r4, r5, r6, lr}
  400f9a:	4604      	mov	r4, r0
  400f9c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  400f9e:	b153      	cbz	r3, 400fb6 <xQueueGiveFromISR+0x36>
  400fa0:	f04f 0380 	mov.w	r3, #128	; 0x80
  400fa4:	b672      	cpsid	i
  400fa6:	f383 8811 	msr	BASEPRI, r3
  400faa:	f3bf 8f6f 	isb	sy
  400fae:	f3bf 8f4f 	dsb	sy
  400fb2:	b662      	cpsie	i
  400fb4:	e7fe      	b.n	400fb4 <xQueueGiveFromISR+0x34>
  400fb6:	6803      	ldr	r3, [r0, #0]
  400fb8:	b963      	cbnz	r3, 400fd4 <xQueueGiveFromISR+0x54>
  400fba:	6843      	ldr	r3, [r0, #4]
  400fbc:	b153      	cbz	r3, 400fd4 <xQueueGiveFromISR+0x54>
  400fbe:	f04f 0380 	mov.w	r3, #128	; 0x80
  400fc2:	b672      	cpsid	i
  400fc4:	f383 8811 	msr	BASEPRI, r3
  400fc8:	f3bf 8f6f 	isb	sy
  400fcc:	f3bf 8f4f 	dsb	sy
  400fd0:	b662      	cpsie	i
  400fd2:	e7fe      	b.n	400fd2 <xQueueGiveFromISR+0x52>
  400fd4:	460d      	mov	r5, r1
  400fd6:	4b1f      	ldr	r3, [pc, #124]	; (401054 <xQueueGiveFromISR+0xd4>)
  400fd8:	4798      	blx	r3
  400fda:	f3ef 8611 	mrs	r6, BASEPRI
  400fde:	f04f 0380 	mov.w	r3, #128	; 0x80
  400fe2:	b672      	cpsid	i
  400fe4:	f383 8811 	msr	BASEPRI, r3
  400fe8:	f3bf 8f6f 	isb	sy
  400fec:	f3bf 8f4f 	dsb	sy
  400ff0:	b662      	cpsie	i
  400ff2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400ff4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400ff6:	429a      	cmp	r2, r3
  400ff8:	d221      	bcs.n	40103e <xQueueGiveFromISR+0xbe>
  400ffa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400ffc:	3301      	adds	r3, #1
  400ffe:	63a3      	str	r3, [r4, #56]	; 0x38
  401000:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401002:	f1b3 3fff 	cmp.w	r3, #4294967295
  401006:	d115      	bne.n	401034 <xQueueGiveFromISR+0xb4>
  401008:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40100a:	b143      	cbz	r3, 40101e <xQueueGiveFromISR+0x9e>
  40100c:	2100      	movs	r1, #0
  40100e:	4620      	mov	r0, r4
  401010:	4b11      	ldr	r3, [pc, #68]	; (401058 <xQueueGiveFromISR+0xd8>)
  401012:	4798      	blx	r3
  401014:	b1ad      	cbz	r5, 401042 <xQueueGiveFromISR+0xc2>
  401016:	2801      	cmp	r0, #1
  401018:	d113      	bne.n	401042 <xQueueGiveFromISR+0xc2>
  40101a:	6028      	str	r0, [r5, #0]
  40101c:	e016      	b.n	40104c <xQueueGiveFromISR+0xcc>
  40101e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401020:	b18b      	cbz	r3, 401046 <xQueueGiveFromISR+0xc6>
  401022:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401026:	4b0d      	ldr	r3, [pc, #52]	; (40105c <xQueueGiveFromISR+0xdc>)
  401028:	4798      	blx	r3
  40102a:	b175      	cbz	r5, 40104a <xQueueGiveFromISR+0xca>
  40102c:	b168      	cbz	r0, 40104a <xQueueGiveFromISR+0xca>
  40102e:	2001      	movs	r0, #1
  401030:	6028      	str	r0, [r5, #0]
  401032:	e00b      	b.n	40104c <xQueueGiveFromISR+0xcc>
  401034:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401036:	3301      	adds	r3, #1
  401038:	64a3      	str	r3, [r4, #72]	; 0x48
  40103a:	2001      	movs	r0, #1
  40103c:	e006      	b.n	40104c <xQueueGiveFromISR+0xcc>
  40103e:	2000      	movs	r0, #0
  401040:	e004      	b.n	40104c <xQueueGiveFromISR+0xcc>
  401042:	2001      	movs	r0, #1
  401044:	e002      	b.n	40104c <xQueueGiveFromISR+0xcc>
  401046:	2001      	movs	r0, #1
  401048:	e000      	b.n	40104c <xQueueGiveFromISR+0xcc>
  40104a:	2001      	movs	r0, #1
  40104c:	f386 8811 	msr	BASEPRI, r6
  401050:	bd70      	pop	{r4, r5, r6, pc}
  401052:	bf00      	nop
  401054:	004007fd 	.word	0x004007fd
  401058:	004009f5 	.word	0x004009f5
  40105c:	00401b09 	.word	0x00401b09

00401060 <xQueueGenericReceive>:
  401060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401064:	b085      	sub	sp, #20
  401066:	9201      	str	r2, [sp, #4]
  401068:	b950      	cbnz	r0, 401080 <xQueueGenericReceive+0x20>
  40106a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40106e:	b672      	cpsid	i
  401070:	f383 8811 	msr	BASEPRI, r3
  401074:	f3bf 8f6f 	isb	sy
  401078:	f3bf 8f4f 	dsb	sy
  40107c:	b662      	cpsie	i
  40107e:	e7fe      	b.n	40107e <xQueueGenericReceive+0x1e>
  401080:	4604      	mov	r4, r0
  401082:	b961      	cbnz	r1, 40109e <xQueueGenericReceive+0x3e>
  401084:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401086:	b152      	cbz	r2, 40109e <xQueueGenericReceive+0x3e>
  401088:	f04f 0380 	mov.w	r3, #128	; 0x80
  40108c:	b672      	cpsid	i
  40108e:	f383 8811 	msr	BASEPRI, r3
  401092:	f3bf 8f6f 	isb	sy
  401096:	f3bf 8f4f 	dsb	sy
  40109a:	b662      	cpsie	i
  40109c:	e7fe      	b.n	40109c <xQueueGenericReceive+0x3c>
  40109e:	4698      	mov	r8, r3
  4010a0:	468b      	mov	fp, r1
  4010a2:	4b52      	ldr	r3, [pc, #328]	; (4011ec <xQueueGenericReceive+0x18c>)
  4010a4:	4798      	blx	r3
  4010a6:	b960      	cbnz	r0, 4010c2 <xQueueGenericReceive+0x62>
  4010a8:	9b01      	ldr	r3, [sp, #4]
  4010aa:	b163      	cbz	r3, 4010c6 <xQueueGenericReceive+0x66>
  4010ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010b0:	b672      	cpsid	i
  4010b2:	f383 8811 	msr	BASEPRI, r3
  4010b6:	f3bf 8f6f 	isb	sy
  4010ba:	f3bf 8f4f 	dsb	sy
  4010be:	b662      	cpsie	i
  4010c0:	e7fe      	b.n	4010c0 <xQueueGenericReceive+0x60>
  4010c2:	2600      	movs	r6, #0
  4010c4:	e000      	b.n	4010c8 <xQueueGenericReceive+0x68>
  4010c6:	2600      	movs	r6, #0
  4010c8:	4d49      	ldr	r5, [pc, #292]	; (4011f0 <xQueueGenericReceive+0x190>)
  4010ca:	f8df a154 	ldr.w	sl, [pc, #340]	; 401220 <xQueueGenericReceive+0x1c0>
  4010ce:	f8df 9130 	ldr.w	r9, [pc, #304]	; 401200 <xQueueGenericReceive+0x1a0>
  4010d2:	47a8      	blx	r5
  4010d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4010d6:	2b00      	cmp	r3, #0
  4010d8:	d034      	beq.n	401144 <xQueueGenericReceive+0xe4>
  4010da:	68e5      	ldr	r5, [r4, #12]
  4010dc:	4659      	mov	r1, fp
  4010de:	4620      	mov	r0, r4
  4010e0:	4b44      	ldr	r3, [pc, #272]	; (4011f4 <xQueueGenericReceive+0x194>)
  4010e2:	4798      	blx	r3
  4010e4:	f1b8 0f00 	cmp.w	r8, #0
  4010e8:	d118      	bne.n	40111c <xQueueGenericReceive+0xbc>
  4010ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4010ec:	3b01      	subs	r3, #1
  4010ee:	63a3      	str	r3, [r4, #56]	; 0x38
  4010f0:	6823      	ldr	r3, [r4, #0]
  4010f2:	b913      	cbnz	r3, 4010fa <xQueueGenericReceive+0x9a>
  4010f4:	4b40      	ldr	r3, [pc, #256]	; (4011f8 <xQueueGenericReceive+0x198>)
  4010f6:	4798      	blx	r3
  4010f8:	6060      	str	r0, [r4, #4]
  4010fa:	6923      	ldr	r3, [r4, #16]
  4010fc:	b1f3      	cbz	r3, 40113c <xQueueGenericReceive+0xdc>
  4010fe:	f104 0010 	add.w	r0, r4, #16
  401102:	4b3e      	ldr	r3, [pc, #248]	; (4011fc <xQueueGenericReceive+0x19c>)
  401104:	4798      	blx	r3
  401106:	2801      	cmp	r0, #1
  401108:	d118      	bne.n	40113c <xQueueGenericReceive+0xdc>
  40110a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40110e:	4b3c      	ldr	r3, [pc, #240]	; (401200 <xQueueGenericReceive+0x1a0>)
  401110:	601a      	str	r2, [r3, #0]
  401112:	f3bf 8f4f 	dsb	sy
  401116:	f3bf 8f6f 	isb	sy
  40111a:	e00f      	b.n	40113c <xQueueGenericReceive+0xdc>
  40111c:	60e5      	str	r5, [r4, #12]
  40111e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401120:	b163      	cbz	r3, 40113c <xQueueGenericReceive+0xdc>
  401122:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401126:	4b35      	ldr	r3, [pc, #212]	; (4011fc <xQueueGenericReceive+0x19c>)
  401128:	4798      	blx	r3
  40112a:	b138      	cbz	r0, 40113c <xQueueGenericReceive+0xdc>
  40112c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401130:	4b33      	ldr	r3, [pc, #204]	; (401200 <xQueueGenericReceive+0x1a0>)
  401132:	601a      	str	r2, [r3, #0]
  401134:	f3bf 8f4f 	dsb	sy
  401138:	f3bf 8f6f 	isb	sy
  40113c:	4b31      	ldr	r3, [pc, #196]	; (401204 <xQueueGenericReceive+0x1a4>)
  40113e:	4798      	blx	r3
  401140:	2001      	movs	r0, #1
  401142:	e04f      	b.n	4011e4 <xQueueGenericReceive+0x184>
  401144:	9b01      	ldr	r3, [sp, #4]
  401146:	b91b      	cbnz	r3, 401150 <xQueueGenericReceive+0xf0>
  401148:	4b2e      	ldr	r3, [pc, #184]	; (401204 <xQueueGenericReceive+0x1a4>)
  40114a:	4798      	blx	r3
  40114c:	2000      	movs	r0, #0
  40114e:	e049      	b.n	4011e4 <xQueueGenericReceive+0x184>
  401150:	b916      	cbnz	r6, 401158 <xQueueGenericReceive+0xf8>
  401152:	a802      	add	r0, sp, #8
  401154:	47d0      	blx	sl
  401156:	2601      	movs	r6, #1
  401158:	4b2a      	ldr	r3, [pc, #168]	; (401204 <xQueueGenericReceive+0x1a4>)
  40115a:	4798      	blx	r3
  40115c:	4b2a      	ldr	r3, [pc, #168]	; (401208 <xQueueGenericReceive+0x1a8>)
  40115e:	4798      	blx	r3
  401160:	47a8      	blx	r5
  401162:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401164:	f1b3 3fff 	cmp.w	r3, #4294967295
  401168:	d101      	bne.n	40116e <xQueueGenericReceive+0x10e>
  40116a:	2300      	movs	r3, #0
  40116c:	6463      	str	r3, [r4, #68]	; 0x44
  40116e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401170:	f1b3 3fff 	cmp.w	r3, #4294967295
  401174:	d101      	bne.n	40117a <xQueueGenericReceive+0x11a>
  401176:	2300      	movs	r3, #0
  401178:	64a3      	str	r3, [r4, #72]	; 0x48
  40117a:	4b22      	ldr	r3, [pc, #136]	; (401204 <xQueueGenericReceive+0x1a4>)
  40117c:	4798      	blx	r3
  40117e:	a901      	add	r1, sp, #4
  401180:	a802      	add	r0, sp, #8
  401182:	4b22      	ldr	r3, [pc, #136]	; (40120c <xQueueGenericReceive+0x1ac>)
  401184:	4798      	blx	r3
  401186:	bb38      	cbnz	r0, 4011d8 <xQueueGenericReceive+0x178>
  401188:	47a8      	blx	r5
  40118a:	6ba7      	ldr	r7, [r4, #56]	; 0x38
  40118c:	4b1d      	ldr	r3, [pc, #116]	; (401204 <xQueueGenericReceive+0x1a4>)
  40118e:	4798      	blx	r3
  401190:	b9e7      	cbnz	r7, 4011cc <xQueueGenericReceive+0x16c>
  401192:	6823      	ldr	r3, [r4, #0]
  401194:	b92b      	cbnz	r3, 4011a2 <xQueueGenericReceive+0x142>
  401196:	47a8      	blx	r5
  401198:	6860      	ldr	r0, [r4, #4]
  40119a:	4b1d      	ldr	r3, [pc, #116]	; (401210 <xQueueGenericReceive+0x1b0>)
  40119c:	4798      	blx	r3
  40119e:	4b19      	ldr	r3, [pc, #100]	; (401204 <xQueueGenericReceive+0x1a4>)
  4011a0:	4798      	blx	r3
  4011a2:	9901      	ldr	r1, [sp, #4]
  4011a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4011a8:	4b1a      	ldr	r3, [pc, #104]	; (401214 <xQueueGenericReceive+0x1b4>)
  4011aa:	4798      	blx	r3
  4011ac:	4620      	mov	r0, r4
  4011ae:	4b1a      	ldr	r3, [pc, #104]	; (401218 <xQueueGenericReceive+0x1b8>)
  4011b0:	4798      	blx	r3
  4011b2:	4b1a      	ldr	r3, [pc, #104]	; (40121c <xQueueGenericReceive+0x1bc>)
  4011b4:	4798      	blx	r3
  4011b6:	2800      	cmp	r0, #0
  4011b8:	d18b      	bne.n	4010d2 <xQueueGenericReceive+0x72>
  4011ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4011be:	f8c9 3000 	str.w	r3, [r9]
  4011c2:	f3bf 8f4f 	dsb	sy
  4011c6:	f3bf 8f6f 	isb	sy
  4011ca:	e782      	b.n	4010d2 <xQueueGenericReceive+0x72>
  4011cc:	4620      	mov	r0, r4
  4011ce:	4b12      	ldr	r3, [pc, #72]	; (401218 <xQueueGenericReceive+0x1b8>)
  4011d0:	4798      	blx	r3
  4011d2:	4b12      	ldr	r3, [pc, #72]	; (40121c <xQueueGenericReceive+0x1bc>)
  4011d4:	4798      	blx	r3
  4011d6:	e77c      	b.n	4010d2 <xQueueGenericReceive+0x72>
  4011d8:	4620      	mov	r0, r4
  4011da:	4b0f      	ldr	r3, [pc, #60]	; (401218 <xQueueGenericReceive+0x1b8>)
  4011dc:	4798      	blx	r3
  4011de:	4b0f      	ldr	r3, [pc, #60]	; (40121c <xQueueGenericReceive+0x1bc>)
  4011e0:	4798      	blx	r3
  4011e2:	2000      	movs	r0, #0
  4011e4:	b005      	add	sp, #20
  4011e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4011ea:	bf00      	nop
  4011ec:	00401c71 	.word	0x00401c71
  4011f0:	00400605 	.word	0x00400605
  4011f4:	00400a79 	.word	0x00400a79
  4011f8:	00401df9 	.word	0x00401df9
  4011fc:	00401b09 	.word	0x00401b09
  401200:	e000ed04 	.word	0xe000ed04
  401204:	00400651 	.word	0x00400651
  401208:	004015e5 	.word	0x004015e5
  40120c:	00401bd1 	.word	0x00401bd1
  401210:	00401c91 	.word	0x00401c91
  401214:	00401a05 	.word	0x00401a05
  401218:	00400aa1 	.word	0x00400aa1
  40121c:	00401735 	.word	0x00401735
  401220:	00401ba1 	.word	0x00401ba1

00401224 <vQueueAddToRegistry>:
  401224:	b410      	push	{r4}
  401226:	4b0b      	ldr	r3, [pc, #44]	; (401254 <vQueueAddToRegistry+0x30>)
  401228:	681b      	ldr	r3, [r3, #0]
  40122a:	b12b      	cbz	r3, 401238 <vQueueAddToRegistry+0x14>
  40122c:	2301      	movs	r3, #1
  40122e:	4c09      	ldr	r4, [pc, #36]	; (401254 <vQueueAddToRegistry+0x30>)
  401230:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401234:	b942      	cbnz	r2, 401248 <vQueueAddToRegistry+0x24>
  401236:	e000      	b.n	40123a <vQueueAddToRegistry+0x16>
  401238:	2300      	movs	r3, #0
  40123a:	4a06      	ldr	r2, [pc, #24]	; (401254 <vQueueAddToRegistry+0x30>)
  40123c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
  401240:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401244:	6058      	str	r0, [r3, #4]
  401246:	e002      	b.n	40124e <vQueueAddToRegistry+0x2a>
  401248:	3301      	adds	r3, #1
  40124a:	2b08      	cmp	r3, #8
  40124c:	d1f0      	bne.n	401230 <vQueueAddToRegistry+0xc>
  40124e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401252:	4770      	bx	lr
  401254:	2040c3a0 	.word	0x2040c3a0

00401258 <vQueueWaitForMessageRestricted>:
  401258:	b570      	push	{r4, r5, r6, lr}
  40125a:	4604      	mov	r4, r0
  40125c:	460d      	mov	r5, r1
  40125e:	4616      	mov	r6, r2
  401260:	4b0d      	ldr	r3, [pc, #52]	; (401298 <vQueueWaitForMessageRestricted+0x40>)
  401262:	4798      	blx	r3
  401264:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401266:	f1b3 3fff 	cmp.w	r3, #4294967295
  40126a:	d101      	bne.n	401270 <vQueueWaitForMessageRestricted+0x18>
  40126c:	2300      	movs	r3, #0
  40126e:	6463      	str	r3, [r4, #68]	; 0x44
  401270:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401272:	f1b3 3fff 	cmp.w	r3, #4294967295
  401276:	d101      	bne.n	40127c <vQueueWaitForMessageRestricted+0x24>
  401278:	2300      	movs	r3, #0
  40127a:	64a3      	str	r3, [r4, #72]	; 0x48
  40127c:	4b07      	ldr	r3, [pc, #28]	; (40129c <vQueueWaitForMessageRestricted+0x44>)
  40127e:	4798      	blx	r3
  401280:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401282:	b92b      	cbnz	r3, 401290 <vQueueWaitForMessageRestricted+0x38>
  401284:	4632      	mov	r2, r6
  401286:	4629      	mov	r1, r5
  401288:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40128c:	4b04      	ldr	r3, [pc, #16]	; (4012a0 <vQueueWaitForMessageRestricted+0x48>)
  40128e:	4798      	blx	r3
  401290:	4620      	mov	r0, r4
  401292:	4b04      	ldr	r3, [pc, #16]	; (4012a4 <vQueueWaitForMessageRestricted+0x4c>)
  401294:	4798      	blx	r3
  401296:	bd70      	pop	{r4, r5, r6, pc}
  401298:	00400605 	.word	0x00400605
  40129c:	00400651 	.word	0x00400651
  4012a0:	00401a89 	.word	0x00401a89
  4012a4:	00400aa1 	.word	0x00400aa1

004012a8 <prvResetNextTaskUnblockTime>:
  4012a8:	4b08      	ldr	r3, [pc, #32]	; (4012cc <prvResetNextTaskUnblockTime+0x24>)
  4012aa:	681b      	ldr	r3, [r3, #0]
  4012ac:	681b      	ldr	r3, [r3, #0]
  4012ae:	b923      	cbnz	r3, 4012ba <prvResetNextTaskUnblockTime+0x12>
  4012b0:	f04f 32ff 	mov.w	r2, #4294967295
  4012b4:	4b06      	ldr	r3, [pc, #24]	; (4012d0 <prvResetNextTaskUnblockTime+0x28>)
  4012b6:	601a      	str	r2, [r3, #0]
  4012b8:	4770      	bx	lr
  4012ba:	4b04      	ldr	r3, [pc, #16]	; (4012cc <prvResetNextTaskUnblockTime+0x24>)
  4012bc:	681b      	ldr	r3, [r3, #0]
  4012be:	68db      	ldr	r3, [r3, #12]
  4012c0:	68db      	ldr	r3, [r3, #12]
  4012c2:	685a      	ldr	r2, [r3, #4]
  4012c4:	4b02      	ldr	r3, [pc, #8]	; (4012d0 <prvResetNextTaskUnblockTime+0x28>)
  4012c6:	601a      	str	r2, [r3, #0]
  4012c8:	4770      	bx	lr
  4012ca:	bf00      	nop
  4012cc:	2040c1ac 	.word	0x2040c1ac
  4012d0:	2040c2d0 	.word	0x2040c2d0

004012d4 <prvAddCurrentTaskToDelayedList>:
  4012d4:	b510      	push	{r4, lr}
  4012d6:	4b0f      	ldr	r3, [pc, #60]	; (401314 <prvAddCurrentTaskToDelayedList+0x40>)
  4012d8:	681b      	ldr	r3, [r3, #0]
  4012da:	6058      	str	r0, [r3, #4]
  4012dc:	4b0e      	ldr	r3, [pc, #56]	; (401318 <prvAddCurrentTaskToDelayedList+0x44>)
  4012de:	681b      	ldr	r3, [r3, #0]
  4012e0:	4298      	cmp	r0, r3
  4012e2:	d207      	bcs.n	4012f4 <prvAddCurrentTaskToDelayedList+0x20>
  4012e4:	4b0d      	ldr	r3, [pc, #52]	; (40131c <prvAddCurrentTaskToDelayedList+0x48>)
  4012e6:	6818      	ldr	r0, [r3, #0]
  4012e8:	4b0a      	ldr	r3, [pc, #40]	; (401314 <prvAddCurrentTaskToDelayedList+0x40>)
  4012ea:	6819      	ldr	r1, [r3, #0]
  4012ec:	3104      	adds	r1, #4
  4012ee:	4b0c      	ldr	r3, [pc, #48]	; (401320 <prvAddCurrentTaskToDelayedList+0x4c>)
  4012f0:	4798      	blx	r3
  4012f2:	bd10      	pop	{r4, pc}
  4012f4:	4604      	mov	r4, r0
  4012f6:	4b0b      	ldr	r3, [pc, #44]	; (401324 <prvAddCurrentTaskToDelayedList+0x50>)
  4012f8:	6818      	ldr	r0, [r3, #0]
  4012fa:	4b06      	ldr	r3, [pc, #24]	; (401314 <prvAddCurrentTaskToDelayedList+0x40>)
  4012fc:	6819      	ldr	r1, [r3, #0]
  4012fe:	3104      	adds	r1, #4
  401300:	4b07      	ldr	r3, [pc, #28]	; (401320 <prvAddCurrentTaskToDelayedList+0x4c>)
  401302:	4798      	blx	r3
  401304:	4b08      	ldr	r3, [pc, #32]	; (401328 <prvAddCurrentTaskToDelayedList+0x54>)
  401306:	681b      	ldr	r3, [r3, #0]
  401308:	429c      	cmp	r4, r3
  40130a:	d201      	bcs.n	401310 <prvAddCurrentTaskToDelayedList+0x3c>
  40130c:	4b06      	ldr	r3, [pc, #24]	; (401328 <prvAddCurrentTaskToDelayedList+0x54>)
  40130e:	601c      	str	r4, [r3, #0]
  401310:	bd10      	pop	{r4, pc}
  401312:	bf00      	nop
  401314:	2040c2b0 	.word	0x2040c2b0
  401318:	2040c2cc 	.word	0x2040c2cc
  40131c:	2040c1cc 	.word	0x2040c1cc
  401320:	00400915 	.word	0x00400915
  401324:	2040c1ac 	.word	0x2040c1ac
  401328:	2040c2d0 	.word	0x2040c2d0

0040132c <xTaskGenericCreate>:
  40132c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401330:	b083      	sub	sp, #12
  401332:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401334:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401338:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40133a:	b950      	cbnz	r0, 401352 <xTaskGenericCreate+0x26>
  40133c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401340:	b672      	cpsid	i
  401342:	f383 8811 	msr	BASEPRI, r3
  401346:	f3bf 8f6f 	isb	sy
  40134a:	f3bf 8f4f 	dsb	sy
  40134e:	b662      	cpsie	i
  401350:	e7fe      	b.n	401350 <xTaskGenericCreate+0x24>
  401352:	2f09      	cmp	r7, #9
  401354:	d90a      	bls.n	40136c <xTaskGenericCreate+0x40>
  401356:	f04f 0380 	mov.w	r3, #128	; 0x80
  40135a:	b672      	cpsid	i
  40135c:	f383 8811 	msr	BASEPRI, r3
  401360:	f3bf 8f6f 	isb	sy
  401364:	f3bf 8f4f 	dsb	sy
  401368:	b662      	cpsie	i
  40136a:	e7fe      	b.n	40136a <xTaskGenericCreate+0x3e>
  40136c:	9001      	str	r0, [sp, #4]
  40136e:	9300      	str	r3, [sp, #0]
  401370:	4690      	mov	r8, r2
  401372:	460e      	mov	r6, r1
  401374:	b935      	cbnz	r5, 401384 <xTaskGenericCreate+0x58>
  401376:	0090      	lsls	r0, r2, #2
  401378:	4b5f      	ldr	r3, [pc, #380]	; (4014f8 <xTaskGenericCreate+0x1cc>)
  40137a:	4798      	blx	r3
  40137c:	4605      	mov	r5, r0
  40137e:	2800      	cmp	r0, #0
  401380:	f000 80b4 	beq.w	4014ec <xTaskGenericCreate+0x1c0>
  401384:	2058      	movs	r0, #88	; 0x58
  401386:	4b5c      	ldr	r3, [pc, #368]	; (4014f8 <xTaskGenericCreate+0x1cc>)
  401388:	4798      	blx	r3
  40138a:	4604      	mov	r4, r0
  40138c:	b1a0      	cbz	r0, 4013b8 <xTaskGenericCreate+0x8c>
  40138e:	6305      	str	r5, [r0, #48]	; 0x30
  401390:	ea4f 0288 	mov.w	r2, r8, lsl #2
  401394:	21a5      	movs	r1, #165	; 0xa5
  401396:	4628      	mov	r0, r5
  401398:	4b58      	ldr	r3, [pc, #352]	; (4014fc <xTaskGenericCreate+0x1d0>)
  40139a:	4798      	blx	r3
  40139c:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
  4013a0:	4445      	add	r5, r8
  4013a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4013a4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  4013a8:	f023 0507 	bic.w	r5, r3, #7
  4013ac:	7833      	ldrb	r3, [r6, #0]
  4013ae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  4013b2:	7833      	ldrb	r3, [r6, #0]
  4013b4:	b923      	cbnz	r3, 4013c0 <xTaskGenericCreate+0x94>
  4013b6:	e00f      	b.n	4013d8 <xTaskGenericCreate+0xac>
  4013b8:	4628      	mov	r0, r5
  4013ba:	4b51      	ldr	r3, [pc, #324]	; (401500 <xTaskGenericCreate+0x1d4>)
  4013bc:	4798      	blx	r3
  4013be:	e095      	b.n	4014ec <xTaskGenericCreate+0x1c0>
  4013c0:	4633      	mov	r3, r6
  4013c2:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4013c6:	3609      	adds	r6, #9
  4013c8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  4013cc:	f802 1f01 	strb.w	r1, [r2, #1]!
  4013d0:	7819      	ldrb	r1, [r3, #0]
  4013d2:	b109      	cbz	r1, 4013d8 <xTaskGenericCreate+0xac>
  4013d4:	429e      	cmp	r6, r3
  4013d6:	d1f7      	bne.n	4013c8 <xTaskGenericCreate+0x9c>
  4013d8:	f04f 0800 	mov.w	r8, #0
  4013dc:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
  4013e0:	463e      	mov	r6, r7
  4013e2:	2f09      	cmp	r7, #9
  4013e4:	bf28      	it	cs
  4013e6:	2609      	movcs	r6, #9
  4013e8:	62e6      	str	r6, [r4, #44]	; 0x2c
  4013ea:	64a6      	str	r6, [r4, #72]	; 0x48
  4013ec:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
  4013f0:	f104 0904 	add.w	r9, r4, #4
  4013f4:	4648      	mov	r0, r9
  4013f6:	f8df b154 	ldr.w	fp, [pc, #340]	; 40154c <xTaskGenericCreate+0x220>
  4013fa:	47d8      	blx	fp
  4013fc:	f104 0018 	add.w	r0, r4, #24
  401400:	47d8      	blx	fp
  401402:	6124      	str	r4, [r4, #16]
  401404:	f1c6 060a 	rsb	r6, r6, #10
  401408:	61a6      	str	r6, [r4, #24]
  40140a:	6264      	str	r4, [r4, #36]	; 0x24
  40140c:	f8c4 8050 	str.w	r8, [r4, #80]	; 0x50
  401410:	f884 8054 	strb.w	r8, [r4, #84]	; 0x54
  401414:	9a00      	ldr	r2, [sp, #0]
  401416:	9901      	ldr	r1, [sp, #4]
  401418:	4628      	mov	r0, r5
  40141a:	4b3a      	ldr	r3, [pc, #232]	; (401504 <xTaskGenericCreate+0x1d8>)
  40141c:	4798      	blx	r3
  40141e:	6020      	str	r0, [r4, #0]
  401420:	f1ba 0f00 	cmp.w	sl, #0
  401424:	d001      	beq.n	40142a <xTaskGenericCreate+0xfe>
  401426:	f8ca 4000 	str.w	r4, [sl]
  40142a:	4b37      	ldr	r3, [pc, #220]	; (401508 <xTaskGenericCreate+0x1dc>)
  40142c:	4798      	blx	r3
  40142e:	4a37      	ldr	r2, [pc, #220]	; (40150c <xTaskGenericCreate+0x1e0>)
  401430:	6813      	ldr	r3, [r2, #0]
  401432:	3301      	adds	r3, #1
  401434:	6013      	str	r3, [r2, #0]
  401436:	4b36      	ldr	r3, [pc, #216]	; (401510 <xTaskGenericCreate+0x1e4>)
  401438:	681b      	ldr	r3, [r3, #0]
  40143a:	bb0b      	cbnz	r3, 401480 <xTaskGenericCreate+0x154>
  40143c:	4b34      	ldr	r3, [pc, #208]	; (401510 <xTaskGenericCreate+0x1e4>)
  40143e:	601c      	str	r4, [r3, #0]
  401440:	6813      	ldr	r3, [r2, #0]
  401442:	2b01      	cmp	r3, #1
  401444:	d126      	bne.n	401494 <xTaskGenericCreate+0x168>
  401446:	4d33      	ldr	r5, [pc, #204]	; (401514 <xTaskGenericCreate+0x1e8>)
  401448:	f105 08c8 	add.w	r8, r5, #200	; 0xc8
  40144c:	4e32      	ldr	r6, [pc, #200]	; (401518 <xTaskGenericCreate+0x1ec>)
  40144e:	4628      	mov	r0, r5
  401450:	47b0      	blx	r6
  401452:	3514      	adds	r5, #20
  401454:	4545      	cmp	r5, r8
  401456:	d1fa      	bne.n	40144e <xTaskGenericCreate+0x122>
  401458:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 401550 <xTaskGenericCreate+0x224>
  40145c:	4640      	mov	r0, r8
  40145e:	4d2e      	ldr	r5, [pc, #184]	; (401518 <xTaskGenericCreate+0x1ec>)
  401460:	47a8      	blx	r5
  401462:	4e2e      	ldr	r6, [pc, #184]	; (40151c <xTaskGenericCreate+0x1f0>)
  401464:	4630      	mov	r0, r6
  401466:	47a8      	blx	r5
  401468:	482d      	ldr	r0, [pc, #180]	; (401520 <xTaskGenericCreate+0x1f4>)
  40146a:	47a8      	blx	r5
  40146c:	482d      	ldr	r0, [pc, #180]	; (401524 <xTaskGenericCreate+0x1f8>)
  40146e:	47a8      	blx	r5
  401470:	482d      	ldr	r0, [pc, #180]	; (401528 <xTaskGenericCreate+0x1fc>)
  401472:	47a8      	blx	r5
  401474:	4b2d      	ldr	r3, [pc, #180]	; (40152c <xTaskGenericCreate+0x200>)
  401476:	f8c3 8000 	str.w	r8, [r3]
  40147a:	4b2d      	ldr	r3, [pc, #180]	; (401530 <xTaskGenericCreate+0x204>)
  40147c:	601e      	str	r6, [r3, #0]
  40147e:	e009      	b.n	401494 <xTaskGenericCreate+0x168>
  401480:	4b2c      	ldr	r3, [pc, #176]	; (401534 <xTaskGenericCreate+0x208>)
  401482:	681b      	ldr	r3, [r3, #0]
  401484:	b933      	cbnz	r3, 401494 <xTaskGenericCreate+0x168>
  401486:	4b22      	ldr	r3, [pc, #136]	; (401510 <xTaskGenericCreate+0x1e4>)
  401488:	681b      	ldr	r3, [r3, #0]
  40148a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40148c:	429f      	cmp	r7, r3
  40148e:	d301      	bcc.n	401494 <xTaskGenericCreate+0x168>
  401490:	4b1f      	ldr	r3, [pc, #124]	; (401510 <xTaskGenericCreate+0x1e4>)
  401492:	601c      	str	r4, [r3, #0]
  401494:	4a28      	ldr	r2, [pc, #160]	; (401538 <xTaskGenericCreate+0x20c>)
  401496:	6813      	ldr	r3, [r2, #0]
  401498:	3301      	adds	r3, #1
  40149a:	6013      	str	r3, [r2, #0]
  40149c:	6423      	str	r3, [r4, #64]	; 0x40
  40149e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4014a0:	4926      	ldr	r1, [pc, #152]	; (40153c <xTaskGenericCreate+0x210>)
  4014a2:	680b      	ldr	r3, [r1, #0]
  4014a4:	2201      	movs	r2, #1
  4014a6:	4082      	lsls	r2, r0
  4014a8:	4313      	orrs	r3, r2
  4014aa:	600b      	str	r3, [r1, #0]
  4014ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4014b0:	4649      	mov	r1, r9
  4014b2:	4b18      	ldr	r3, [pc, #96]	; (401514 <xTaskGenericCreate+0x1e8>)
  4014b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4014b8:	4b21      	ldr	r3, [pc, #132]	; (401540 <xTaskGenericCreate+0x214>)
  4014ba:	4798      	blx	r3
  4014bc:	4b21      	ldr	r3, [pc, #132]	; (401544 <xTaskGenericCreate+0x218>)
  4014be:	4798      	blx	r3
  4014c0:	4b1c      	ldr	r3, [pc, #112]	; (401534 <xTaskGenericCreate+0x208>)
  4014c2:	681b      	ldr	r3, [r3, #0]
  4014c4:	b173      	cbz	r3, 4014e4 <xTaskGenericCreate+0x1b8>
  4014c6:	4b12      	ldr	r3, [pc, #72]	; (401510 <xTaskGenericCreate+0x1e4>)
  4014c8:	681b      	ldr	r3, [r3, #0]
  4014ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4014cc:	429f      	cmp	r7, r3
  4014ce:	d90b      	bls.n	4014e8 <xTaskGenericCreate+0x1bc>
  4014d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4014d4:	4b1c      	ldr	r3, [pc, #112]	; (401548 <xTaskGenericCreate+0x21c>)
  4014d6:	601a      	str	r2, [r3, #0]
  4014d8:	f3bf 8f4f 	dsb	sy
  4014dc:	f3bf 8f6f 	isb	sy
  4014e0:	2001      	movs	r0, #1
  4014e2:	e005      	b.n	4014f0 <xTaskGenericCreate+0x1c4>
  4014e4:	2001      	movs	r0, #1
  4014e6:	e003      	b.n	4014f0 <xTaskGenericCreate+0x1c4>
  4014e8:	2001      	movs	r0, #1
  4014ea:	e001      	b.n	4014f0 <xTaskGenericCreate+0x1c4>
  4014ec:	f04f 30ff 	mov.w	r0, #4294967295
  4014f0:	b003      	add	sp, #12
  4014f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014f6:	bf00      	nop
  4014f8:	00400861 	.word	0x00400861
  4014fc:	0040467d 	.word	0x0040467d
  401500:	004008c1 	.word	0x004008c1
  401504:	004005b9 	.word	0x004005b9
  401508:	00400605 	.word	0x00400605
  40150c:	2040c2d8 	.word	0x2040c2d8
  401510:	2040c2b0 	.word	0x2040c2b0
  401514:	2040c1d4 	.word	0x2040c1d4
  401518:	004008dd 	.word	0x004008dd
  40151c:	2040c2dc 	.word	0x2040c2dc
  401520:	2040c2b4 	.word	0x2040c2b4
  401524:	2040c29c 	.word	0x2040c29c
  401528:	2040c2f0 	.word	0x2040c2f0
  40152c:	2040c1ac 	.word	0x2040c1ac
  401530:	2040c1cc 	.word	0x2040c1cc
  401534:	2040c1b0 	.word	0x2040c1b0
  401538:	2040c2d4 	.word	0x2040c2d4
  40153c:	2040c304 	.word	0x2040c304
  401540:	004008fd 	.word	0x004008fd
  401544:	00400651 	.word	0x00400651
  401548:	e000ed04 	.word	0xe000ed04
  40154c:	004008f5 	.word	0x004008f5
  401550:	2040c1b8 	.word	0x2040c1b8

00401554 <vTaskStartScheduler>:
  401554:	b510      	push	{r4, lr}
  401556:	b084      	sub	sp, #16
  401558:	2300      	movs	r3, #0
  40155a:	9303      	str	r3, [sp, #12]
  40155c:	9302      	str	r3, [sp, #8]
  40155e:	9301      	str	r3, [sp, #4]
  401560:	9300      	str	r3, [sp, #0]
  401562:	2282      	movs	r2, #130	; 0x82
  401564:	4917      	ldr	r1, [pc, #92]	; (4015c4 <vTaskStartScheduler+0x70>)
  401566:	4818      	ldr	r0, [pc, #96]	; (4015c8 <vTaskStartScheduler+0x74>)
  401568:	4c18      	ldr	r4, [pc, #96]	; (4015cc <vTaskStartScheduler+0x78>)
  40156a:	47a0      	blx	r4
  40156c:	2801      	cmp	r0, #1
  40156e:	d11a      	bne.n	4015a6 <vTaskStartScheduler+0x52>
  401570:	4b17      	ldr	r3, [pc, #92]	; (4015d0 <vTaskStartScheduler+0x7c>)
  401572:	4798      	blx	r3
  401574:	2801      	cmp	r0, #1
  401576:	d116      	bne.n	4015a6 <vTaskStartScheduler+0x52>
  401578:	f04f 0380 	mov.w	r3, #128	; 0x80
  40157c:	b672      	cpsid	i
  40157e:	f383 8811 	msr	BASEPRI, r3
  401582:	f3bf 8f6f 	isb	sy
  401586:	f3bf 8f4f 	dsb	sy
  40158a:	b662      	cpsie	i
  40158c:	f04f 32ff 	mov.w	r2, #4294967295
  401590:	4b10      	ldr	r3, [pc, #64]	; (4015d4 <vTaskStartScheduler+0x80>)
  401592:	601a      	str	r2, [r3, #0]
  401594:	2201      	movs	r2, #1
  401596:	4b10      	ldr	r3, [pc, #64]	; (4015d8 <vTaskStartScheduler+0x84>)
  401598:	601a      	str	r2, [r3, #0]
  40159a:	2200      	movs	r2, #0
  40159c:	4b0f      	ldr	r3, [pc, #60]	; (4015dc <vTaskStartScheduler+0x88>)
  40159e:	601a      	str	r2, [r3, #0]
  4015a0:	4b0f      	ldr	r3, [pc, #60]	; (4015e0 <vTaskStartScheduler+0x8c>)
  4015a2:	4798      	blx	r3
  4015a4:	e00b      	b.n	4015be <vTaskStartScheduler+0x6a>
  4015a6:	b950      	cbnz	r0, 4015be <vTaskStartScheduler+0x6a>
  4015a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015ac:	b672      	cpsid	i
  4015ae:	f383 8811 	msr	BASEPRI, r3
  4015b2:	f3bf 8f6f 	isb	sy
  4015b6:	f3bf 8f4f 	dsb	sy
  4015ba:	b662      	cpsie	i
  4015bc:	e7fe      	b.n	4015bc <vTaskStartScheduler+0x68>
  4015be:	b004      	add	sp, #16
  4015c0:	bd10      	pop	{r4, pc}
  4015c2:	bf00      	nop
  4015c4:	0040875c 	.word	0x0040875c
  4015c8:	004018dd 	.word	0x004018dd
  4015cc:	0040132d 	.word	0x0040132d
  4015d0:	00401ee1 	.word	0x00401ee1
  4015d4:	2040c2d0 	.word	0x2040c2d0
  4015d8:	2040c1b0 	.word	0x2040c1b0
  4015dc:	2040c2cc 	.word	0x2040c2cc
  4015e0:	00400739 	.word	0x00400739

004015e4 <vTaskSuspendAll>:
  4015e4:	4a02      	ldr	r2, [pc, #8]	; (4015f0 <vTaskSuspendAll+0xc>)
  4015e6:	6813      	ldr	r3, [r2, #0]
  4015e8:	3301      	adds	r3, #1
  4015ea:	6013      	str	r3, [r2, #0]
  4015ec:	4770      	bx	lr
  4015ee:	bf00      	nop
  4015f0:	2040c2c8 	.word	0x2040c2c8

004015f4 <xTaskGetTickCount>:
  4015f4:	4b01      	ldr	r3, [pc, #4]	; (4015fc <xTaskGetTickCount+0x8>)
  4015f6:	6818      	ldr	r0, [r3, #0]
  4015f8:	4770      	bx	lr
  4015fa:	bf00      	nop
  4015fc:	2040c2cc 	.word	0x2040c2cc

00401600 <xTaskIncrementTick>:
  401600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401604:	4b3d      	ldr	r3, [pc, #244]	; (4016fc <xTaskIncrementTick+0xfc>)
  401606:	681b      	ldr	r3, [r3, #0]
  401608:	2b00      	cmp	r3, #0
  40160a:	d16a      	bne.n	4016e2 <xTaskIncrementTick+0xe2>
  40160c:	4b3c      	ldr	r3, [pc, #240]	; (401700 <xTaskIncrementTick+0x100>)
  40160e:	681a      	ldr	r2, [r3, #0]
  401610:	3201      	adds	r2, #1
  401612:	601a      	str	r2, [r3, #0]
  401614:	681e      	ldr	r6, [r3, #0]
  401616:	b9d6      	cbnz	r6, 40164e <xTaskIncrementTick+0x4e>
  401618:	4b3a      	ldr	r3, [pc, #232]	; (401704 <xTaskIncrementTick+0x104>)
  40161a:	681b      	ldr	r3, [r3, #0]
  40161c:	681b      	ldr	r3, [r3, #0]
  40161e:	b153      	cbz	r3, 401636 <xTaskIncrementTick+0x36>
  401620:	f04f 0380 	mov.w	r3, #128	; 0x80
  401624:	b672      	cpsid	i
  401626:	f383 8811 	msr	BASEPRI, r3
  40162a:	f3bf 8f6f 	isb	sy
  40162e:	f3bf 8f4f 	dsb	sy
  401632:	b662      	cpsie	i
  401634:	e7fe      	b.n	401634 <xTaskIncrementTick+0x34>
  401636:	4a33      	ldr	r2, [pc, #204]	; (401704 <xTaskIncrementTick+0x104>)
  401638:	6811      	ldr	r1, [r2, #0]
  40163a:	4b33      	ldr	r3, [pc, #204]	; (401708 <xTaskIncrementTick+0x108>)
  40163c:	6818      	ldr	r0, [r3, #0]
  40163e:	6010      	str	r0, [r2, #0]
  401640:	6019      	str	r1, [r3, #0]
  401642:	4a32      	ldr	r2, [pc, #200]	; (40170c <xTaskIncrementTick+0x10c>)
  401644:	6813      	ldr	r3, [r2, #0]
  401646:	3301      	adds	r3, #1
  401648:	6013      	str	r3, [r2, #0]
  40164a:	4b31      	ldr	r3, [pc, #196]	; (401710 <xTaskIncrementTick+0x110>)
  40164c:	4798      	blx	r3
  40164e:	4b31      	ldr	r3, [pc, #196]	; (401714 <xTaskIncrementTick+0x114>)
  401650:	681b      	ldr	r3, [r3, #0]
  401652:	429e      	cmp	r6, r3
  401654:	d201      	bcs.n	40165a <xTaskIncrementTick+0x5a>
  401656:	2400      	movs	r4, #0
  401658:	e037      	b.n	4016ca <xTaskIncrementTick+0xca>
  40165a:	2400      	movs	r4, #0
  40165c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 401704 <xTaskIncrementTick+0x104>
  401660:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 401730 <xTaskIncrementTick+0x130>
  401664:	4f2c      	ldr	r7, [pc, #176]	; (401718 <xTaskIncrementTick+0x118>)
  401666:	f8d9 3000 	ldr.w	r3, [r9]
  40166a:	681b      	ldr	r3, [r3, #0]
  40166c:	b923      	cbnz	r3, 401678 <xTaskIncrementTick+0x78>
  40166e:	f04f 32ff 	mov.w	r2, #4294967295
  401672:	4b28      	ldr	r3, [pc, #160]	; (401714 <xTaskIncrementTick+0x114>)
  401674:	601a      	str	r2, [r3, #0]
  401676:	e028      	b.n	4016ca <xTaskIncrementTick+0xca>
  401678:	f8d9 3000 	ldr.w	r3, [r9]
  40167c:	68db      	ldr	r3, [r3, #12]
  40167e:	68dd      	ldr	r5, [r3, #12]
  401680:	686b      	ldr	r3, [r5, #4]
  401682:	429e      	cmp	r6, r3
  401684:	d202      	bcs.n	40168c <xTaskIncrementTick+0x8c>
  401686:	4a23      	ldr	r2, [pc, #140]	; (401714 <xTaskIncrementTick+0x114>)
  401688:	6013      	str	r3, [r2, #0]
  40168a:	e01e      	b.n	4016ca <xTaskIncrementTick+0xca>
  40168c:	f105 0a04 	add.w	sl, r5, #4
  401690:	4650      	mov	r0, sl
  401692:	47c0      	blx	r8
  401694:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401696:	b113      	cbz	r3, 40169e <xTaskIncrementTick+0x9e>
  401698:	f105 0018 	add.w	r0, r5, #24
  40169c:	47c0      	blx	r8
  40169e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4016a0:	683b      	ldr	r3, [r7, #0]
  4016a2:	2201      	movs	r2, #1
  4016a4:	4082      	lsls	r2, r0
  4016a6:	4313      	orrs	r3, r2
  4016a8:	603b      	str	r3, [r7, #0]
  4016aa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4016ae:	4651      	mov	r1, sl
  4016b0:	4b1a      	ldr	r3, [pc, #104]	; (40171c <xTaskIncrementTick+0x11c>)
  4016b2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4016b6:	4b1a      	ldr	r3, [pc, #104]	; (401720 <xTaskIncrementTick+0x120>)
  4016b8:	4798      	blx	r3
  4016ba:	4b1a      	ldr	r3, [pc, #104]	; (401724 <xTaskIncrementTick+0x124>)
  4016bc:	681b      	ldr	r3, [r3, #0]
  4016be:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4016c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4016c2:	429a      	cmp	r2, r3
  4016c4:	bf28      	it	cs
  4016c6:	2401      	movcs	r4, #1
  4016c8:	e7cd      	b.n	401666 <xTaskIncrementTick+0x66>
  4016ca:	4b16      	ldr	r3, [pc, #88]	; (401724 <xTaskIncrementTick+0x124>)
  4016cc:	681b      	ldr	r3, [r3, #0]
  4016ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4016d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4016d4:	4a11      	ldr	r2, [pc, #68]	; (40171c <xTaskIncrementTick+0x11c>)
  4016d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4016da:	2b02      	cmp	r3, #2
  4016dc:	bf28      	it	cs
  4016de:	2401      	movcs	r4, #1
  4016e0:	e004      	b.n	4016ec <xTaskIncrementTick+0xec>
  4016e2:	4a11      	ldr	r2, [pc, #68]	; (401728 <xTaskIncrementTick+0x128>)
  4016e4:	6813      	ldr	r3, [r2, #0]
  4016e6:	3301      	adds	r3, #1
  4016e8:	6013      	str	r3, [r2, #0]
  4016ea:	2400      	movs	r4, #0
  4016ec:	4b0f      	ldr	r3, [pc, #60]	; (40172c <xTaskIncrementTick+0x12c>)
  4016ee:	681b      	ldr	r3, [r3, #0]
  4016f0:	2b00      	cmp	r3, #0
  4016f2:	bf0c      	ite	eq
  4016f4:	4620      	moveq	r0, r4
  4016f6:	2001      	movne	r0, #1
  4016f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4016fc:	2040c2c8 	.word	0x2040c2c8
  401700:	2040c2cc 	.word	0x2040c2cc
  401704:	2040c1ac 	.word	0x2040c1ac
  401708:	2040c1cc 	.word	0x2040c1cc
  40170c:	2040c1a8 	.word	0x2040c1a8
  401710:	004012a9 	.word	0x004012a9
  401714:	2040c2d0 	.word	0x2040c2d0
  401718:	2040c304 	.word	0x2040c304
  40171c:	2040c1d4 	.word	0x2040c1d4
  401720:	004008fd 	.word	0x004008fd
  401724:	2040c2b0 	.word	0x2040c2b0
  401728:	2040c1d0 	.word	0x2040c1d0
  40172c:	2040c308 	.word	0x2040c308
  401730:	00400949 	.word	0x00400949

00401734 <xTaskResumeAll>:
  401734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401738:	4b36      	ldr	r3, [pc, #216]	; (401814 <xTaskResumeAll+0xe0>)
  40173a:	681b      	ldr	r3, [r3, #0]
  40173c:	b953      	cbnz	r3, 401754 <xTaskResumeAll+0x20>
  40173e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401742:	b672      	cpsid	i
  401744:	f383 8811 	msr	BASEPRI, r3
  401748:	f3bf 8f6f 	isb	sy
  40174c:	f3bf 8f4f 	dsb	sy
  401750:	b662      	cpsie	i
  401752:	e7fe      	b.n	401752 <xTaskResumeAll+0x1e>
  401754:	4b30      	ldr	r3, [pc, #192]	; (401818 <xTaskResumeAll+0xe4>)
  401756:	4798      	blx	r3
  401758:	4b2e      	ldr	r3, [pc, #184]	; (401814 <xTaskResumeAll+0xe0>)
  40175a:	681a      	ldr	r2, [r3, #0]
  40175c:	3a01      	subs	r2, #1
  40175e:	601a      	str	r2, [r3, #0]
  401760:	681b      	ldr	r3, [r3, #0]
  401762:	2b00      	cmp	r3, #0
  401764:	d14d      	bne.n	401802 <xTaskResumeAll+0xce>
  401766:	4b2d      	ldr	r3, [pc, #180]	; (40181c <xTaskResumeAll+0xe8>)
  401768:	681b      	ldr	r3, [r3, #0]
  40176a:	bb0b      	cbnz	r3, 4017b0 <xTaskResumeAll+0x7c>
  40176c:	2400      	movs	r4, #0
  40176e:	e04b      	b.n	401808 <xTaskResumeAll+0xd4>
  401770:	68fb      	ldr	r3, [r7, #12]
  401772:	68dc      	ldr	r4, [r3, #12]
  401774:	f104 0018 	add.w	r0, r4, #24
  401778:	47b0      	blx	r6
  40177a:	f104 0804 	add.w	r8, r4, #4
  40177e:	4640      	mov	r0, r8
  401780:	47b0      	blx	r6
  401782:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401784:	682b      	ldr	r3, [r5, #0]
  401786:	2201      	movs	r2, #1
  401788:	4082      	lsls	r2, r0
  40178a:	4313      	orrs	r3, r2
  40178c:	602b      	str	r3, [r5, #0]
  40178e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401792:	4641      	mov	r1, r8
  401794:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401798:	4b21      	ldr	r3, [pc, #132]	; (401820 <xTaskResumeAll+0xec>)
  40179a:	4798      	blx	r3
  40179c:	4b21      	ldr	r3, [pc, #132]	; (401824 <xTaskResumeAll+0xf0>)
  40179e:	681b      	ldr	r3, [r3, #0]
  4017a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4017a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4017a4:	429a      	cmp	r2, r3
  4017a6:	d308      	bcc.n	4017ba <xTaskResumeAll+0x86>
  4017a8:	2201      	movs	r2, #1
  4017aa:	4b1f      	ldr	r3, [pc, #124]	; (401828 <xTaskResumeAll+0xf4>)
  4017ac:	601a      	str	r2, [r3, #0]
  4017ae:	e004      	b.n	4017ba <xTaskResumeAll+0x86>
  4017b0:	4f1e      	ldr	r7, [pc, #120]	; (40182c <xTaskResumeAll+0xf8>)
  4017b2:	4e1f      	ldr	r6, [pc, #124]	; (401830 <xTaskResumeAll+0xfc>)
  4017b4:	4d1f      	ldr	r5, [pc, #124]	; (401834 <xTaskResumeAll+0x100>)
  4017b6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401848 <xTaskResumeAll+0x114>
  4017ba:	683b      	ldr	r3, [r7, #0]
  4017bc:	2b00      	cmp	r3, #0
  4017be:	d1d7      	bne.n	401770 <xTaskResumeAll+0x3c>
  4017c0:	4b1d      	ldr	r3, [pc, #116]	; (401838 <xTaskResumeAll+0x104>)
  4017c2:	681b      	ldr	r3, [r3, #0]
  4017c4:	b17b      	cbz	r3, 4017e6 <xTaskResumeAll+0xb2>
  4017c6:	4b1c      	ldr	r3, [pc, #112]	; (401838 <xTaskResumeAll+0x104>)
  4017c8:	681b      	ldr	r3, [r3, #0]
  4017ca:	b163      	cbz	r3, 4017e6 <xTaskResumeAll+0xb2>
  4017cc:	4e1b      	ldr	r6, [pc, #108]	; (40183c <xTaskResumeAll+0x108>)
  4017ce:	4d16      	ldr	r5, [pc, #88]	; (401828 <xTaskResumeAll+0xf4>)
  4017d0:	4c19      	ldr	r4, [pc, #100]	; (401838 <xTaskResumeAll+0x104>)
  4017d2:	47b0      	blx	r6
  4017d4:	b108      	cbz	r0, 4017da <xTaskResumeAll+0xa6>
  4017d6:	2301      	movs	r3, #1
  4017d8:	602b      	str	r3, [r5, #0]
  4017da:	6823      	ldr	r3, [r4, #0]
  4017dc:	3b01      	subs	r3, #1
  4017de:	6023      	str	r3, [r4, #0]
  4017e0:	6823      	ldr	r3, [r4, #0]
  4017e2:	2b00      	cmp	r3, #0
  4017e4:	d1f5      	bne.n	4017d2 <xTaskResumeAll+0x9e>
  4017e6:	4b10      	ldr	r3, [pc, #64]	; (401828 <xTaskResumeAll+0xf4>)
  4017e8:	681b      	ldr	r3, [r3, #0]
  4017ea:	2b01      	cmp	r3, #1
  4017ec:	d10b      	bne.n	401806 <xTaskResumeAll+0xd2>
  4017ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017f2:	4b13      	ldr	r3, [pc, #76]	; (401840 <xTaskResumeAll+0x10c>)
  4017f4:	601a      	str	r2, [r3, #0]
  4017f6:	f3bf 8f4f 	dsb	sy
  4017fa:	f3bf 8f6f 	isb	sy
  4017fe:	2401      	movs	r4, #1
  401800:	e002      	b.n	401808 <xTaskResumeAll+0xd4>
  401802:	2400      	movs	r4, #0
  401804:	e000      	b.n	401808 <xTaskResumeAll+0xd4>
  401806:	2400      	movs	r4, #0
  401808:	4b0e      	ldr	r3, [pc, #56]	; (401844 <xTaskResumeAll+0x110>)
  40180a:	4798      	blx	r3
  40180c:	4620      	mov	r0, r4
  40180e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401812:	bf00      	nop
  401814:	2040c2c8 	.word	0x2040c2c8
  401818:	00400605 	.word	0x00400605
  40181c:	2040c2d8 	.word	0x2040c2d8
  401820:	004008fd 	.word	0x004008fd
  401824:	2040c2b0 	.word	0x2040c2b0
  401828:	2040c308 	.word	0x2040c308
  40182c:	2040c2b4 	.word	0x2040c2b4
  401830:	00400949 	.word	0x00400949
  401834:	2040c304 	.word	0x2040c304
  401838:	2040c1d0 	.word	0x2040c1d0
  40183c:	00401601 	.word	0x00401601
  401840:	e000ed04 	.word	0xe000ed04
  401844:	00400651 	.word	0x00400651
  401848:	2040c1d4 	.word	0x2040c1d4

0040184c <vTaskDelay>:
  40184c:	b510      	push	{r4, lr}
  40184e:	2800      	cmp	r0, #0
  401850:	d029      	beq.n	4018a6 <vTaskDelay+0x5a>
  401852:	4604      	mov	r4, r0
  401854:	4b18      	ldr	r3, [pc, #96]	; (4018b8 <vTaskDelay+0x6c>)
  401856:	681b      	ldr	r3, [r3, #0]
  401858:	b153      	cbz	r3, 401870 <vTaskDelay+0x24>
  40185a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40185e:	b672      	cpsid	i
  401860:	f383 8811 	msr	BASEPRI, r3
  401864:	f3bf 8f6f 	isb	sy
  401868:	f3bf 8f4f 	dsb	sy
  40186c:	b662      	cpsie	i
  40186e:	e7fe      	b.n	40186e <vTaskDelay+0x22>
  401870:	4b12      	ldr	r3, [pc, #72]	; (4018bc <vTaskDelay+0x70>)
  401872:	4798      	blx	r3
  401874:	4b12      	ldr	r3, [pc, #72]	; (4018c0 <vTaskDelay+0x74>)
  401876:	681b      	ldr	r3, [r3, #0]
  401878:	441c      	add	r4, r3
  40187a:	4b12      	ldr	r3, [pc, #72]	; (4018c4 <vTaskDelay+0x78>)
  40187c:	6818      	ldr	r0, [r3, #0]
  40187e:	3004      	adds	r0, #4
  401880:	4b11      	ldr	r3, [pc, #68]	; (4018c8 <vTaskDelay+0x7c>)
  401882:	4798      	blx	r3
  401884:	b948      	cbnz	r0, 40189a <vTaskDelay+0x4e>
  401886:	4b0f      	ldr	r3, [pc, #60]	; (4018c4 <vTaskDelay+0x78>)
  401888:	681a      	ldr	r2, [r3, #0]
  40188a:	4910      	ldr	r1, [pc, #64]	; (4018cc <vTaskDelay+0x80>)
  40188c:	680b      	ldr	r3, [r1, #0]
  40188e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401890:	2201      	movs	r2, #1
  401892:	4082      	lsls	r2, r0
  401894:	ea23 0302 	bic.w	r3, r3, r2
  401898:	600b      	str	r3, [r1, #0]
  40189a:	4620      	mov	r0, r4
  40189c:	4b0c      	ldr	r3, [pc, #48]	; (4018d0 <vTaskDelay+0x84>)
  40189e:	4798      	blx	r3
  4018a0:	4b0c      	ldr	r3, [pc, #48]	; (4018d4 <vTaskDelay+0x88>)
  4018a2:	4798      	blx	r3
  4018a4:	b938      	cbnz	r0, 4018b6 <vTaskDelay+0x6a>
  4018a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018aa:	4b0b      	ldr	r3, [pc, #44]	; (4018d8 <vTaskDelay+0x8c>)
  4018ac:	601a      	str	r2, [r3, #0]
  4018ae:	f3bf 8f4f 	dsb	sy
  4018b2:	f3bf 8f6f 	isb	sy
  4018b6:	bd10      	pop	{r4, pc}
  4018b8:	2040c2c8 	.word	0x2040c2c8
  4018bc:	004015e5 	.word	0x004015e5
  4018c0:	2040c2cc 	.word	0x2040c2cc
  4018c4:	2040c2b0 	.word	0x2040c2b0
  4018c8:	00400949 	.word	0x00400949
  4018cc:	2040c304 	.word	0x2040c304
  4018d0:	004012d5 	.word	0x004012d5
  4018d4:	00401735 	.word	0x00401735
  4018d8:	e000ed04 	.word	0xe000ed04

004018dc <prvIdleTask>:
  4018dc:	b580      	push	{r7, lr}
  4018de:	4d18      	ldr	r5, [pc, #96]	; (401940 <prvIdleTask+0x64>)
  4018e0:	4f18      	ldr	r7, [pc, #96]	; (401944 <prvIdleTask+0x68>)
  4018e2:	f8df 8080 	ldr.w	r8, [pc, #128]	; 401964 <prvIdleTask+0x88>
  4018e6:	4e18      	ldr	r6, [pc, #96]	; (401948 <prvIdleTask+0x6c>)
  4018e8:	e019      	b.n	40191e <prvIdleTask+0x42>
  4018ea:	47c0      	blx	r8
  4018ec:	683c      	ldr	r4, [r7, #0]
  4018ee:	47b0      	blx	r6
  4018f0:	b1ac      	cbz	r4, 40191e <prvIdleTask+0x42>
  4018f2:	4b16      	ldr	r3, [pc, #88]	; (40194c <prvIdleTask+0x70>)
  4018f4:	4798      	blx	r3
  4018f6:	68fb      	ldr	r3, [r7, #12]
  4018f8:	68dc      	ldr	r4, [r3, #12]
  4018fa:	1d20      	adds	r0, r4, #4
  4018fc:	4b14      	ldr	r3, [pc, #80]	; (401950 <prvIdleTask+0x74>)
  4018fe:	4798      	blx	r3
  401900:	4a14      	ldr	r2, [pc, #80]	; (401954 <prvIdleTask+0x78>)
  401902:	6813      	ldr	r3, [r2, #0]
  401904:	3b01      	subs	r3, #1
  401906:	6013      	str	r3, [r2, #0]
  401908:	682b      	ldr	r3, [r5, #0]
  40190a:	3b01      	subs	r3, #1
  40190c:	602b      	str	r3, [r5, #0]
  40190e:	4b12      	ldr	r3, [pc, #72]	; (401958 <prvIdleTask+0x7c>)
  401910:	4798      	blx	r3
  401912:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401914:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401968 <prvIdleTask+0x8c>
  401918:	47c8      	blx	r9
  40191a:	4620      	mov	r0, r4
  40191c:	47c8      	blx	r9
  40191e:	682b      	ldr	r3, [r5, #0]
  401920:	2b00      	cmp	r3, #0
  401922:	d1e2      	bne.n	4018ea <prvIdleTask+0xe>
  401924:	4b0d      	ldr	r3, [pc, #52]	; (40195c <prvIdleTask+0x80>)
  401926:	681b      	ldr	r3, [r3, #0]
  401928:	2b01      	cmp	r3, #1
  40192a:	d9dc      	bls.n	4018e6 <prvIdleTask+0xa>
  40192c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401930:	4b0b      	ldr	r3, [pc, #44]	; (401960 <prvIdleTask+0x84>)
  401932:	601a      	str	r2, [r3, #0]
  401934:	f3bf 8f4f 	dsb	sy
  401938:	f3bf 8f6f 	isb	sy
  40193c:	e7d1      	b.n	4018e2 <prvIdleTask+0x6>
  40193e:	bf00      	nop
  401940:	2040c1b4 	.word	0x2040c1b4
  401944:	2040c29c 	.word	0x2040c29c
  401948:	00401735 	.word	0x00401735
  40194c:	00400605 	.word	0x00400605
  401950:	00400949 	.word	0x00400949
  401954:	2040c2d8 	.word	0x2040c2d8
  401958:	00400651 	.word	0x00400651
  40195c:	2040c1d4 	.word	0x2040c1d4
  401960:	e000ed04 	.word	0xe000ed04
  401964:	004015e5 	.word	0x004015e5
  401968:	004008c1 	.word	0x004008c1

0040196c <vTaskSwitchContext>:
  40196c:	4b20      	ldr	r3, [pc, #128]	; (4019f0 <vTaskSwitchContext+0x84>)
  40196e:	681b      	ldr	r3, [r3, #0]
  401970:	b11b      	cbz	r3, 40197a <vTaskSwitchContext+0xe>
  401972:	2201      	movs	r2, #1
  401974:	4b1f      	ldr	r3, [pc, #124]	; (4019f4 <vTaskSwitchContext+0x88>)
  401976:	601a      	str	r2, [r3, #0]
  401978:	4770      	bx	lr
  40197a:	2200      	movs	r2, #0
  40197c:	4b1d      	ldr	r3, [pc, #116]	; (4019f4 <vTaskSwitchContext+0x88>)
  40197e:	601a      	str	r2, [r3, #0]
  401980:	4b1d      	ldr	r3, [pc, #116]	; (4019f8 <vTaskSwitchContext+0x8c>)
  401982:	681b      	ldr	r3, [r3, #0]
  401984:	fab3 f383 	clz	r3, r3
  401988:	b2db      	uxtb	r3, r3
  40198a:	f1c3 031f 	rsb	r3, r3, #31
  40198e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401992:	4a1a      	ldr	r2, [pc, #104]	; (4019fc <vTaskSwitchContext+0x90>)
  401994:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401998:	b952      	cbnz	r2, 4019b0 <vTaskSwitchContext+0x44>
  40199a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40199e:	b672      	cpsid	i
  4019a0:	f383 8811 	msr	BASEPRI, r3
  4019a4:	f3bf 8f6f 	isb	sy
  4019a8:	f3bf 8f4f 	dsb	sy
  4019ac:	b662      	cpsie	i
  4019ae:	e7fe      	b.n	4019ae <vTaskSwitchContext+0x42>
  4019b0:	b410      	push	{r4}
  4019b2:	4a12      	ldr	r2, [pc, #72]	; (4019fc <vTaskSwitchContext+0x90>)
  4019b4:	0099      	lsls	r1, r3, #2
  4019b6:	18c8      	adds	r0, r1, r3
  4019b8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4019bc:	6844      	ldr	r4, [r0, #4]
  4019be:	6864      	ldr	r4, [r4, #4]
  4019c0:	6044      	str	r4, [r0, #4]
  4019c2:	4602      	mov	r2, r0
  4019c4:	3208      	adds	r2, #8
  4019c6:	4294      	cmp	r4, r2
  4019c8:	d106      	bne.n	4019d8 <vTaskSwitchContext+0x6c>
  4019ca:	6860      	ldr	r0, [r4, #4]
  4019cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4019d0:	4a0a      	ldr	r2, [pc, #40]	; (4019fc <vTaskSwitchContext+0x90>)
  4019d2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4019d6:	6050      	str	r0, [r2, #4]
  4019d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4019dc:	4a07      	ldr	r2, [pc, #28]	; (4019fc <vTaskSwitchContext+0x90>)
  4019de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4019e2:	685b      	ldr	r3, [r3, #4]
  4019e4:	68da      	ldr	r2, [r3, #12]
  4019e6:	4b06      	ldr	r3, [pc, #24]	; (401a00 <vTaskSwitchContext+0x94>)
  4019e8:	601a      	str	r2, [r3, #0]
  4019ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019ee:	4770      	bx	lr
  4019f0:	2040c2c8 	.word	0x2040c2c8
  4019f4:	2040c308 	.word	0x2040c308
  4019f8:	2040c304 	.word	0x2040c304
  4019fc:	2040c1d4 	.word	0x2040c1d4
  401a00:	2040c2b0 	.word	0x2040c2b0

00401a04 <vTaskPlaceOnEventList>:
  401a04:	b538      	push	{r3, r4, r5, lr}
  401a06:	b950      	cbnz	r0, 401a1e <vTaskPlaceOnEventList+0x1a>
  401a08:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a0c:	b672      	cpsid	i
  401a0e:	f383 8811 	msr	BASEPRI, r3
  401a12:	f3bf 8f6f 	isb	sy
  401a16:	f3bf 8f4f 	dsb	sy
  401a1a:	b662      	cpsie	i
  401a1c:	e7fe      	b.n	401a1c <vTaskPlaceOnEventList+0x18>
  401a1e:	460c      	mov	r4, r1
  401a20:	4d11      	ldr	r5, [pc, #68]	; (401a68 <vTaskPlaceOnEventList+0x64>)
  401a22:	6829      	ldr	r1, [r5, #0]
  401a24:	3118      	adds	r1, #24
  401a26:	4b11      	ldr	r3, [pc, #68]	; (401a6c <vTaskPlaceOnEventList+0x68>)
  401a28:	4798      	blx	r3
  401a2a:	6828      	ldr	r0, [r5, #0]
  401a2c:	3004      	adds	r0, #4
  401a2e:	4b10      	ldr	r3, [pc, #64]	; (401a70 <vTaskPlaceOnEventList+0x6c>)
  401a30:	4798      	blx	r3
  401a32:	b940      	cbnz	r0, 401a46 <vTaskPlaceOnEventList+0x42>
  401a34:	682a      	ldr	r2, [r5, #0]
  401a36:	490f      	ldr	r1, [pc, #60]	; (401a74 <vTaskPlaceOnEventList+0x70>)
  401a38:	680b      	ldr	r3, [r1, #0]
  401a3a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401a3c:	2201      	movs	r2, #1
  401a3e:	4082      	lsls	r2, r0
  401a40:	ea23 0302 	bic.w	r3, r3, r2
  401a44:	600b      	str	r3, [r1, #0]
  401a46:	f1b4 3fff 	cmp.w	r4, #4294967295
  401a4a:	d106      	bne.n	401a5a <vTaskPlaceOnEventList+0x56>
  401a4c:	4b06      	ldr	r3, [pc, #24]	; (401a68 <vTaskPlaceOnEventList+0x64>)
  401a4e:	6819      	ldr	r1, [r3, #0]
  401a50:	3104      	adds	r1, #4
  401a52:	4809      	ldr	r0, [pc, #36]	; (401a78 <vTaskPlaceOnEventList+0x74>)
  401a54:	4b09      	ldr	r3, [pc, #36]	; (401a7c <vTaskPlaceOnEventList+0x78>)
  401a56:	4798      	blx	r3
  401a58:	bd38      	pop	{r3, r4, r5, pc}
  401a5a:	4b09      	ldr	r3, [pc, #36]	; (401a80 <vTaskPlaceOnEventList+0x7c>)
  401a5c:	6818      	ldr	r0, [r3, #0]
  401a5e:	4420      	add	r0, r4
  401a60:	4b08      	ldr	r3, [pc, #32]	; (401a84 <vTaskPlaceOnEventList+0x80>)
  401a62:	4798      	blx	r3
  401a64:	bd38      	pop	{r3, r4, r5, pc}
  401a66:	bf00      	nop
  401a68:	2040c2b0 	.word	0x2040c2b0
  401a6c:	00400915 	.word	0x00400915
  401a70:	00400949 	.word	0x00400949
  401a74:	2040c304 	.word	0x2040c304
  401a78:	2040c2f0 	.word	0x2040c2f0
  401a7c:	004008fd 	.word	0x004008fd
  401a80:	2040c2cc 	.word	0x2040c2cc
  401a84:	004012d5 	.word	0x004012d5

00401a88 <vTaskPlaceOnEventListRestricted>:
  401a88:	b950      	cbnz	r0, 401aa0 <vTaskPlaceOnEventListRestricted+0x18>
  401a8a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a8e:	b672      	cpsid	i
  401a90:	f383 8811 	msr	BASEPRI, r3
  401a94:	f3bf 8f6f 	isb	sy
  401a98:	f3bf 8f4f 	dsb	sy
  401a9c:	b662      	cpsie	i
  401a9e:	e7fe      	b.n	401a9e <vTaskPlaceOnEventListRestricted+0x16>
  401aa0:	b570      	push	{r4, r5, r6, lr}
  401aa2:	4615      	mov	r5, r2
  401aa4:	460c      	mov	r4, r1
  401aa6:	4e11      	ldr	r6, [pc, #68]	; (401aec <vTaskPlaceOnEventListRestricted+0x64>)
  401aa8:	6831      	ldr	r1, [r6, #0]
  401aaa:	3118      	adds	r1, #24
  401aac:	4b10      	ldr	r3, [pc, #64]	; (401af0 <vTaskPlaceOnEventListRestricted+0x68>)
  401aae:	4798      	blx	r3
  401ab0:	6830      	ldr	r0, [r6, #0]
  401ab2:	3004      	adds	r0, #4
  401ab4:	4b0f      	ldr	r3, [pc, #60]	; (401af4 <vTaskPlaceOnEventListRestricted+0x6c>)
  401ab6:	4798      	blx	r3
  401ab8:	b940      	cbnz	r0, 401acc <vTaskPlaceOnEventListRestricted+0x44>
  401aba:	6832      	ldr	r2, [r6, #0]
  401abc:	490e      	ldr	r1, [pc, #56]	; (401af8 <vTaskPlaceOnEventListRestricted+0x70>)
  401abe:	680b      	ldr	r3, [r1, #0]
  401ac0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401ac2:	2201      	movs	r2, #1
  401ac4:	4082      	lsls	r2, r0
  401ac6:	ea23 0302 	bic.w	r3, r3, r2
  401aca:	600b      	str	r3, [r1, #0]
  401acc:	2d01      	cmp	r5, #1
  401ace:	d106      	bne.n	401ade <vTaskPlaceOnEventListRestricted+0x56>
  401ad0:	4b06      	ldr	r3, [pc, #24]	; (401aec <vTaskPlaceOnEventListRestricted+0x64>)
  401ad2:	6819      	ldr	r1, [r3, #0]
  401ad4:	3104      	adds	r1, #4
  401ad6:	4809      	ldr	r0, [pc, #36]	; (401afc <vTaskPlaceOnEventListRestricted+0x74>)
  401ad8:	4b05      	ldr	r3, [pc, #20]	; (401af0 <vTaskPlaceOnEventListRestricted+0x68>)
  401ada:	4798      	blx	r3
  401adc:	bd70      	pop	{r4, r5, r6, pc}
  401ade:	4b08      	ldr	r3, [pc, #32]	; (401b00 <vTaskPlaceOnEventListRestricted+0x78>)
  401ae0:	6818      	ldr	r0, [r3, #0]
  401ae2:	4420      	add	r0, r4
  401ae4:	4b07      	ldr	r3, [pc, #28]	; (401b04 <vTaskPlaceOnEventListRestricted+0x7c>)
  401ae6:	4798      	blx	r3
  401ae8:	bd70      	pop	{r4, r5, r6, pc}
  401aea:	bf00      	nop
  401aec:	2040c2b0 	.word	0x2040c2b0
  401af0:	004008fd 	.word	0x004008fd
  401af4:	00400949 	.word	0x00400949
  401af8:	2040c304 	.word	0x2040c304
  401afc:	2040c2f0 	.word	0x2040c2f0
  401b00:	2040c2cc 	.word	0x2040c2cc
  401b04:	004012d5 	.word	0x004012d5

00401b08 <xTaskRemoveFromEventList>:
  401b08:	b538      	push	{r3, r4, r5, lr}
  401b0a:	68c3      	ldr	r3, [r0, #12]
  401b0c:	68dc      	ldr	r4, [r3, #12]
  401b0e:	b954      	cbnz	r4, 401b26 <xTaskRemoveFromEventList+0x1e>
  401b10:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b14:	b672      	cpsid	i
  401b16:	f383 8811 	msr	BASEPRI, r3
  401b1a:	f3bf 8f6f 	isb	sy
  401b1e:	f3bf 8f4f 	dsb	sy
  401b22:	b662      	cpsie	i
  401b24:	e7fe      	b.n	401b24 <xTaskRemoveFromEventList+0x1c>
  401b26:	f104 0518 	add.w	r5, r4, #24
  401b2a:	4628      	mov	r0, r5
  401b2c:	4b14      	ldr	r3, [pc, #80]	; (401b80 <xTaskRemoveFromEventList+0x78>)
  401b2e:	4798      	blx	r3
  401b30:	4b14      	ldr	r3, [pc, #80]	; (401b84 <xTaskRemoveFromEventList+0x7c>)
  401b32:	681b      	ldr	r3, [r3, #0]
  401b34:	b99b      	cbnz	r3, 401b5e <xTaskRemoveFromEventList+0x56>
  401b36:	1d25      	adds	r5, r4, #4
  401b38:	4628      	mov	r0, r5
  401b3a:	4b11      	ldr	r3, [pc, #68]	; (401b80 <xTaskRemoveFromEventList+0x78>)
  401b3c:	4798      	blx	r3
  401b3e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401b40:	4911      	ldr	r1, [pc, #68]	; (401b88 <xTaskRemoveFromEventList+0x80>)
  401b42:	680b      	ldr	r3, [r1, #0]
  401b44:	2201      	movs	r2, #1
  401b46:	4082      	lsls	r2, r0
  401b48:	4313      	orrs	r3, r2
  401b4a:	600b      	str	r3, [r1, #0]
  401b4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b50:	4629      	mov	r1, r5
  401b52:	4b0e      	ldr	r3, [pc, #56]	; (401b8c <xTaskRemoveFromEventList+0x84>)
  401b54:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401b58:	4b0d      	ldr	r3, [pc, #52]	; (401b90 <xTaskRemoveFromEventList+0x88>)
  401b5a:	4798      	blx	r3
  401b5c:	e003      	b.n	401b66 <xTaskRemoveFromEventList+0x5e>
  401b5e:	4629      	mov	r1, r5
  401b60:	480c      	ldr	r0, [pc, #48]	; (401b94 <xTaskRemoveFromEventList+0x8c>)
  401b62:	4b0b      	ldr	r3, [pc, #44]	; (401b90 <xTaskRemoveFromEventList+0x88>)
  401b64:	4798      	blx	r3
  401b66:	4b0c      	ldr	r3, [pc, #48]	; (401b98 <xTaskRemoveFromEventList+0x90>)
  401b68:	681b      	ldr	r3, [r3, #0]
  401b6a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401b6e:	429a      	cmp	r2, r3
  401b70:	d903      	bls.n	401b7a <xTaskRemoveFromEventList+0x72>
  401b72:	2001      	movs	r0, #1
  401b74:	4b09      	ldr	r3, [pc, #36]	; (401b9c <xTaskRemoveFromEventList+0x94>)
  401b76:	6018      	str	r0, [r3, #0]
  401b78:	bd38      	pop	{r3, r4, r5, pc}
  401b7a:	2000      	movs	r0, #0
  401b7c:	bd38      	pop	{r3, r4, r5, pc}
  401b7e:	bf00      	nop
  401b80:	00400949 	.word	0x00400949
  401b84:	2040c2c8 	.word	0x2040c2c8
  401b88:	2040c304 	.word	0x2040c304
  401b8c:	2040c1d4 	.word	0x2040c1d4
  401b90:	004008fd 	.word	0x004008fd
  401b94:	2040c2b4 	.word	0x2040c2b4
  401b98:	2040c2b0 	.word	0x2040c2b0
  401b9c:	2040c308 	.word	0x2040c308

00401ba0 <vTaskSetTimeOutState>:
  401ba0:	b950      	cbnz	r0, 401bb8 <vTaskSetTimeOutState+0x18>
  401ba2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ba6:	b672      	cpsid	i
  401ba8:	f383 8811 	msr	BASEPRI, r3
  401bac:	f3bf 8f6f 	isb	sy
  401bb0:	f3bf 8f4f 	dsb	sy
  401bb4:	b662      	cpsie	i
  401bb6:	e7fe      	b.n	401bb6 <vTaskSetTimeOutState+0x16>
  401bb8:	4a03      	ldr	r2, [pc, #12]	; (401bc8 <vTaskSetTimeOutState+0x28>)
  401bba:	6812      	ldr	r2, [r2, #0]
  401bbc:	6002      	str	r2, [r0, #0]
  401bbe:	4a03      	ldr	r2, [pc, #12]	; (401bcc <vTaskSetTimeOutState+0x2c>)
  401bc0:	6812      	ldr	r2, [r2, #0]
  401bc2:	6042      	str	r2, [r0, #4]
  401bc4:	4770      	bx	lr
  401bc6:	bf00      	nop
  401bc8:	2040c1a8 	.word	0x2040c1a8
  401bcc:	2040c2cc 	.word	0x2040c2cc

00401bd0 <xTaskCheckForTimeOut>:
  401bd0:	b538      	push	{r3, r4, r5, lr}
  401bd2:	b950      	cbnz	r0, 401bea <xTaskCheckForTimeOut+0x1a>
  401bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bd8:	b672      	cpsid	i
  401bda:	f383 8811 	msr	BASEPRI, r3
  401bde:	f3bf 8f6f 	isb	sy
  401be2:	f3bf 8f4f 	dsb	sy
  401be6:	b662      	cpsie	i
  401be8:	e7fe      	b.n	401be8 <xTaskCheckForTimeOut+0x18>
  401bea:	4604      	mov	r4, r0
  401bec:	b951      	cbnz	r1, 401c04 <xTaskCheckForTimeOut+0x34>
  401bee:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bf2:	b672      	cpsid	i
  401bf4:	f383 8811 	msr	BASEPRI, r3
  401bf8:	f3bf 8f6f 	isb	sy
  401bfc:	f3bf 8f4f 	dsb	sy
  401c00:	b662      	cpsie	i
  401c02:	e7fe      	b.n	401c02 <xTaskCheckForTimeOut+0x32>
  401c04:	460d      	mov	r5, r1
  401c06:	4b12      	ldr	r3, [pc, #72]	; (401c50 <xTaskCheckForTimeOut+0x80>)
  401c08:	4798      	blx	r3
  401c0a:	4b12      	ldr	r3, [pc, #72]	; (401c54 <xTaskCheckForTimeOut+0x84>)
  401c0c:	6819      	ldr	r1, [r3, #0]
  401c0e:	682b      	ldr	r3, [r5, #0]
  401c10:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c14:	d013      	beq.n	401c3e <xTaskCheckForTimeOut+0x6e>
  401c16:	4a10      	ldr	r2, [pc, #64]	; (401c58 <xTaskCheckForTimeOut+0x88>)
  401c18:	6812      	ldr	r2, [r2, #0]
  401c1a:	6820      	ldr	r0, [r4, #0]
  401c1c:	4290      	cmp	r0, r2
  401c1e:	d002      	beq.n	401c26 <xTaskCheckForTimeOut+0x56>
  401c20:	6862      	ldr	r2, [r4, #4]
  401c22:	4291      	cmp	r1, r2
  401c24:	d20d      	bcs.n	401c42 <xTaskCheckForTimeOut+0x72>
  401c26:	6862      	ldr	r2, [r4, #4]
  401c28:	1a88      	subs	r0, r1, r2
  401c2a:	4283      	cmp	r3, r0
  401c2c:	d90b      	bls.n	401c46 <xTaskCheckForTimeOut+0x76>
  401c2e:	1a52      	subs	r2, r2, r1
  401c30:	4413      	add	r3, r2
  401c32:	602b      	str	r3, [r5, #0]
  401c34:	4620      	mov	r0, r4
  401c36:	4b09      	ldr	r3, [pc, #36]	; (401c5c <xTaskCheckForTimeOut+0x8c>)
  401c38:	4798      	blx	r3
  401c3a:	2400      	movs	r4, #0
  401c3c:	e004      	b.n	401c48 <xTaskCheckForTimeOut+0x78>
  401c3e:	2400      	movs	r4, #0
  401c40:	e002      	b.n	401c48 <xTaskCheckForTimeOut+0x78>
  401c42:	2401      	movs	r4, #1
  401c44:	e000      	b.n	401c48 <xTaskCheckForTimeOut+0x78>
  401c46:	2401      	movs	r4, #1
  401c48:	4b05      	ldr	r3, [pc, #20]	; (401c60 <xTaskCheckForTimeOut+0x90>)
  401c4a:	4798      	blx	r3
  401c4c:	4620      	mov	r0, r4
  401c4e:	bd38      	pop	{r3, r4, r5, pc}
  401c50:	00400605 	.word	0x00400605
  401c54:	2040c2cc 	.word	0x2040c2cc
  401c58:	2040c1a8 	.word	0x2040c1a8
  401c5c:	00401ba1 	.word	0x00401ba1
  401c60:	00400651 	.word	0x00400651

00401c64 <vTaskMissedYield>:
  401c64:	2201      	movs	r2, #1
  401c66:	4b01      	ldr	r3, [pc, #4]	; (401c6c <vTaskMissedYield+0x8>)
  401c68:	601a      	str	r2, [r3, #0]
  401c6a:	4770      	bx	lr
  401c6c:	2040c308 	.word	0x2040c308

00401c70 <xTaskGetSchedulerState>:
  401c70:	4b05      	ldr	r3, [pc, #20]	; (401c88 <xTaskGetSchedulerState+0x18>)
  401c72:	681b      	ldr	r3, [r3, #0]
  401c74:	b133      	cbz	r3, 401c84 <xTaskGetSchedulerState+0x14>
  401c76:	4b05      	ldr	r3, [pc, #20]	; (401c8c <xTaskGetSchedulerState+0x1c>)
  401c78:	681b      	ldr	r3, [r3, #0]
  401c7a:	2b00      	cmp	r3, #0
  401c7c:	bf0c      	ite	eq
  401c7e:	2002      	moveq	r0, #2
  401c80:	2000      	movne	r0, #0
  401c82:	4770      	bx	lr
  401c84:	2001      	movs	r0, #1
  401c86:	4770      	bx	lr
  401c88:	2040c1b0 	.word	0x2040c1b0
  401c8c:	2040c2c8 	.word	0x2040c2c8

00401c90 <vTaskPriorityInherit>:
  401c90:	2800      	cmp	r0, #0
  401c92:	d045      	beq.n	401d20 <vTaskPriorityInherit+0x90>
  401c94:	b538      	push	{r3, r4, r5, lr}
  401c96:	4603      	mov	r3, r0
  401c98:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401c9a:	4922      	ldr	r1, [pc, #136]	; (401d24 <vTaskPriorityInherit+0x94>)
  401c9c:	6809      	ldr	r1, [r1, #0]
  401c9e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401ca0:	428a      	cmp	r2, r1
  401ca2:	d23c      	bcs.n	401d1e <vTaskPriorityInherit+0x8e>
  401ca4:	6981      	ldr	r1, [r0, #24]
  401ca6:	2900      	cmp	r1, #0
  401ca8:	db05      	blt.n	401cb6 <vTaskPriorityInherit+0x26>
  401caa:	491e      	ldr	r1, [pc, #120]	; (401d24 <vTaskPriorityInherit+0x94>)
  401cac:	6809      	ldr	r1, [r1, #0]
  401cae:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401cb0:	f1c1 010a 	rsb	r1, r1, #10
  401cb4:	6181      	str	r1, [r0, #24]
  401cb6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401cba:	491b      	ldr	r1, [pc, #108]	; (401d28 <vTaskPriorityInherit+0x98>)
  401cbc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401cc0:	6959      	ldr	r1, [r3, #20]
  401cc2:	4291      	cmp	r1, r2
  401cc4:	d127      	bne.n	401d16 <vTaskPriorityInherit+0x86>
  401cc6:	461c      	mov	r4, r3
  401cc8:	1d1d      	adds	r5, r3, #4
  401cca:	4628      	mov	r0, r5
  401ccc:	4b17      	ldr	r3, [pc, #92]	; (401d2c <vTaskPriorityInherit+0x9c>)
  401cce:	4798      	blx	r3
  401cd0:	b970      	cbnz	r0, 401cf0 <vTaskPriorityInherit+0x60>
  401cd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401cd4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401cd8:	4a13      	ldr	r2, [pc, #76]	; (401d28 <vTaskPriorityInherit+0x98>)
  401cda:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401cde:	b93a      	cbnz	r2, 401cf0 <vTaskPriorityInherit+0x60>
  401ce0:	4813      	ldr	r0, [pc, #76]	; (401d30 <vTaskPriorityInherit+0xa0>)
  401ce2:	6802      	ldr	r2, [r0, #0]
  401ce4:	2101      	movs	r1, #1
  401ce6:	fa01 f303 	lsl.w	r3, r1, r3
  401cea:	ea22 0303 	bic.w	r3, r2, r3
  401cee:	6003      	str	r3, [r0, #0]
  401cf0:	4b0c      	ldr	r3, [pc, #48]	; (401d24 <vTaskPriorityInherit+0x94>)
  401cf2:	681b      	ldr	r3, [r3, #0]
  401cf4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401cf6:	62e0      	str	r0, [r4, #44]	; 0x2c
  401cf8:	490d      	ldr	r1, [pc, #52]	; (401d30 <vTaskPriorityInherit+0xa0>)
  401cfa:	680a      	ldr	r2, [r1, #0]
  401cfc:	2301      	movs	r3, #1
  401cfe:	4083      	lsls	r3, r0
  401d00:	4313      	orrs	r3, r2
  401d02:	600b      	str	r3, [r1, #0]
  401d04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401d08:	4629      	mov	r1, r5
  401d0a:	4b07      	ldr	r3, [pc, #28]	; (401d28 <vTaskPriorityInherit+0x98>)
  401d0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401d10:	4b08      	ldr	r3, [pc, #32]	; (401d34 <vTaskPriorityInherit+0xa4>)
  401d12:	4798      	blx	r3
  401d14:	bd38      	pop	{r3, r4, r5, pc}
  401d16:	4a03      	ldr	r2, [pc, #12]	; (401d24 <vTaskPriorityInherit+0x94>)
  401d18:	6812      	ldr	r2, [r2, #0]
  401d1a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  401d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  401d1e:	bd38      	pop	{r3, r4, r5, pc}
  401d20:	4770      	bx	lr
  401d22:	bf00      	nop
  401d24:	2040c2b0 	.word	0x2040c2b0
  401d28:	2040c1d4 	.word	0x2040c1d4
  401d2c:	00400949 	.word	0x00400949
  401d30:	2040c304 	.word	0x2040c304
  401d34:	004008fd 	.word	0x004008fd

00401d38 <xTaskPriorityDisinherit>:
  401d38:	2800      	cmp	r0, #0
  401d3a:	d04e      	beq.n	401dda <xTaskPriorityDisinherit+0xa2>
  401d3c:	b538      	push	{r3, r4, r5, lr}
  401d3e:	4603      	mov	r3, r0
  401d40:	4a28      	ldr	r2, [pc, #160]	; (401de4 <xTaskPriorityDisinherit+0xac>)
  401d42:	6812      	ldr	r2, [r2, #0]
  401d44:	4290      	cmp	r0, r2
  401d46:	d00a      	beq.n	401d5e <xTaskPriorityDisinherit+0x26>
  401d48:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d4c:	b672      	cpsid	i
  401d4e:	f383 8811 	msr	BASEPRI, r3
  401d52:	f3bf 8f6f 	isb	sy
  401d56:	f3bf 8f4f 	dsb	sy
  401d5a:	b662      	cpsie	i
  401d5c:	e7fe      	b.n	401d5c <xTaskPriorityDisinherit+0x24>
  401d5e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  401d60:	b952      	cbnz	r2, 401d78 <xTaskPriorityDisinherit+0x40>
  401d62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d66:	b672      	cpsid	i
  401d68:	f383 8811 	msr	BASEPRI, r3
  401d6c:	f3bf 8f6f 	isb	sy
  401d70:	f3bf 8f4f 	dsb	sy
  401d74:	b662      	cpsie	i
  401d76:	e7fe      	b.n	401d76 <xTaskPriorityDisinherit+0x3e>
  401d78:	3a01      	subs	r2, #1
  401d7a:	64c2      	str	r2, [r0, #76]	; 0x4c
  401d7c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  401d7e:	6c99      	ldr	r1, [r3, #72]	; 0x48
  401d80:	4288      	cmp	r0, r1
  401d82:	d02c      	beq.n	401dde <xTaskPriorityDisinherit+0xa6>
  401d84:	bb5a      	cbnz	r2, 401dde <xTaskPriorityDisinherit+0xa6>
  401d86:	461c      	mov	r4, r3
  401d88:	1d1d      	adds	r5, r3, #4
  401d8a:	4628      	mov	r0, r5
  401d8c:	4b16      	ldr	r3, [pc, #88]	; (401de8 <xTaskPriorityDisinherit+0xb0>)
  401d8e:	4798      	blx	r3
  401d90:	b968      	cbnz	r0, 401dae <xTaskPriorityDisinherit+0x76>
  401d92:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  401d94:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401d98:	4b14      	ldr	r3, [pc, #80]	; (401dec <xTaskPriorityDisinherit+0xb4>)
  401d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401d9e:	b933      	cbnz	r3, 401dae <xTaskPriorityDisinherit+0x76>
  401da0:	4813      	ldr	r0, [pc, #76]	; (401df0 <xTaskPriorityDisinherit+0xb8>)
  401da2:	6803      	ldr	r3, [r0, #0]
  401da4:	2201      	movs	r2, #1
  401da6:	408a      	lsls	r2, r1
  401da8:	ea23 0302 	bic.w	r3, r3, r2
  401dac:	6003      	str	r3, [r0, #0]
  401dae:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  401db0:	62e0      	str	r0, [r4, #44]	; 0x2c
  401db2:	f1c0 030a 	rsb	r3, r0, #10
  401db6:	61a3      	str	r3, [r4, #24]
  401db8:	4a0d      	ldr	r2, [pc, #52]	; (401df0 <xTaskPriorityDisinherit+0xb8>)
  401dba:	6813      	ldr	r3, [r2, #0]
  401dbc:	2401      	movs	r4, #1
  401dbe:	fa04 f100 	lsl.w	r1, r4, r0
  401dc2:	430b      	orrs	r3, r1
  401dc4:	6013      	str	r3, [r2, #0]
  401dc6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401dca:	4629      	mov	r1, r5
  401dcc:	4b07      	ldr	r3, [pc, #28]	; (401dec <xTaskPriorityDisinherit+0xb4>)
  401dce:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401dd2:	4b08      	ldr	r3, [pc, #32]	; (401df4 <xTaskPriorityDisinherit+0xbc>)
  401dd4:	4798      	blx	r3
  401dd6:	4620      	mov	r0, r4
  401dd8:	bd38      	pop	{r3, r4, r5, pc}
  401dda:	2000      	movs	r0, #0
  401ddc:	4770      	bx	lr
  401dde:	2000      	movs	r0, #0
  401de0:	bd38      	pop	{r3, r4, r5, pc}
  401de2:	bf00      	nop
  401de4:	2040c2b0 	.word	0x2040c2b0
  401de8:	00400949 	.word	0x00400949
  401dec:	2040c1d4 	.word	0x2040c1d4
  401df0:	2040c304 	.word	0x2040c304
  401df4:	004008fd 	.word	0x004008fd

00401df8 <pvTaskIncrementMutexHeldCount>:
  401df8:	4b05      	ldr	r3, [pc, #20]	; (401e10 <pvTaskIncrementMutexHeldCount+0x18>)
  401dfa:	681b      	ldr	r3, [r3, #0]
  401dfc:	b123      	cbz	r3, 401e08 <pvTaskIncrementMutexHeldCount+0x10>
  401dfe:	4b04      	ldr	r3, [pc, #16]	; (401e10 <pvTaskIncrementMutexHeldCount+0x18>)
  401e00:	681a      	ldr	r2, [r3, #0]
  401e02:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  401e04:	3301      	adds	r3, #1
  401e06:	64d3      	str	r3, [r2, #76]	; 0x4c
  401e08:	4b01      	ldr	r3, [pc, #4]	; (401e10 <pvTaskIncrementMutexHeldCount+0x18>)
  401e0a:	6818      	ldr	r0, [r3, #0]
  401e0c:	4770      	bx	lr
  401e0e:	bf00      	nop
  401e10:	2040c2b0 	.word	0x2040c2b0

00401e14 <prvInsertTimerInActiveList>:
  401e14:	b508      	push	{r3, lr}
  401e16:	6041      	str	r1, [r0, #4]
  401e18:	6100      	str	r0, [r0, #16]
  401e1a:	4291      	cmp	r1, r2
  401e1c:	d80a      	bhi.n	401e34 <prvInsertTimerInActiveList+0x20>
  401e1e:	1ad2      	subs	r2, r2, r3
  401e20:	6983      	ldr	r3, [r0, #24]
  401e22:	429a      	cmp	r2, r3
  401e24:	d211      	bcs.n	401e4a <prvInsertTimerInActiveList+0x36>
  401e26:	1d01      	adds	r1, r0, #4
  401e28:	4b0a      	ldr	r3, [pc, #40]	; (401e54 <prvInsertTimerInActiveList+0x40>)
  401e2a:	6818      	ldr	r0, [r3, #0]
  401e2c:	4b0a      	ldr	r3, [pc, #40]	; (401e58 <prvInsertTimerInActiveList+0x44>)
  401e2e:	4798      	blx	r3
  401e30:	2000      	movs	r0, #0
  401e32:	bd08      	pop	{r3, pc}
  401e34:	429a      	cmp	r2, r3
  401e36:	d201      	bcs.n	401e3c <prvInsertTimerInActiveList+0x28>
  401e38:	4299      	cmp	r1, r3
  401e3a:	d208      	bcs.n	401e4e <prvInsertTimerInActiveList+0x3a>
  401e3c:	1d01      	adds	r1, r0, #4
  401e3e:	4b07      	ldr	r3, [pc, #28]	; (401e5c <prvInsertTimerInActiveList+0x48>)
  401e40:	6818      	ldr	r0, [r3, #0]
  401e42:	4b05      	ldr	r3, [pc, #20]	; (401e58 <prvInsertTimerInActiveList+0x44>)
  401e44:	4798      	blx	r3
  401e46:	2000      	movs	r0, #0
  401e48:	bd08      	pop	{r3, pc}
  401e4a:	2001      	movs	r0, #1
  401e4c:	bd08      	pop	{r3, pc}
  401e4e:	2001      	movs	r0, #1
  401e50:	bd08      	pop	{r3, pc}
  401e52:	bf00      	nop
  401e54:	2040c340 	.word	0x2040c340
  401e58:	00400915 	.word	0x00400915
  401e5c:	2040c30c 	.word	0x2040c30c

00401e60 <prvCheckForValidListAndQueue>:
  401e60:	b570      	push	{r4, r5, r6, lr}
  401e62:	4b14      	ldr	r3, [pc, #80]	; (401eb4 <prvCheckForValidListAndQueue+0x54>)
  401e64:	4798      	blx	r3
  401e66:	4b14      	ldr	r3, [pc, #80]	; (401eb8 <prvCheckForValidListAndQueue+0x58>)
  401e68:	681b      	ldr	r3, [r3, #0]
  401e6a:	bb03      	cbnz	r3, 401eae <prvCheckForValidListAndQueue+0x4e>
  401e6c:	4d13      	ldr	r5, [pc, #76]	; (401ebc <prvCheckForValidListAndQueue+0x5c>)
  401e6e:	4628      	mov	r0, r5
  401e70:	4e13      	ldr	r6, [pc, #76]	; (401ec0 <prvCheckForValidListAndQueue+0x60>)
  401e72:	47b0      	blx	r6
  401e74:	4c13      	ldr	r4, [pc, #76]	; (401ec4 <prvCheckForValidListAndQueue+0x64>)
  401e76:	4620      	mov	r0, r4
  401e78:	47b0      	blx	r6
  401e7a:	4b13      	ldr	r3, [pc, #76]	; (401ec8 <prvCheckForValidListAndQueue+0x68>)
  401e7c:	601d      	str	r5, [r3, #0]
  401e7e:	4b13      	ldr	r3, [pc, #76]	; (401ecc <prvCheckForValidListAndQueue+0x6c>)
  401e80:	601c      	str	r4, [r3, #0]
  401e82:	2200      	movs	r2, #0
  401e84:	2110      	movs	r1, #16
  401e86:	2005      	movs	r0, #5
  401e88:	4b11      	ldr	r3, [pc, #68]	; (401ed0 <prvCheckForValidListAndQueue+0x70>)
  401e8a:	4798      	blx	r3
  401e8c:	4b0a      	ldr	r3, [pc, #40]	; (401eb8 <prvCheckForValidListAndQueue+0x58>)
  401e8e:	6018      	str	r0, [r3, #0]
  401e90:	b950      	cbnz	r0, 401ea8 <prvCheckForValidListAndQueue+0x48>
  401e92:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e96:	b672      	cpsid	i
  401e98:	f383 8811 	msr	BASEPRI, r3
  401e9c:	f3bf 8f6f 	isb	sy
  401ea0:	f3bf 8f4f 	dsb	sy
  401ea4:	b662      	cpsie	i
  401ea6:	e7fe      	b.n	401ea6 <prvCheckForValidListAndQueue+0x46>
  401ea8:	490a      	ldr	r1, [pc, #40]	; (401ed4 <prvCheckForValidListAndQueue+0x74>)
  401eaa:	4b0b      	ldr	r3, [pc, #44]	; (401ed8 <prvCheckForValidListAndQueue+0x78>)
  401eac:	4798      	blx	r3
  401eae:	4b0b      	ldr	r3, [pc, #44]	; (401edc <prvCheckForValidListAndQueue+0x7c>)
  401eb0:	4798      	blx	r3
  401eb2:	bd70      	pop	{r4, r5, r6, pc}
  401eb4:	00400605 	.word	0x00400605
  401eb8:	2040c33c 	.word	0x2040c33c
  401ebc:	2040c310 	.word	0x2040c310
  401ec0:	004008dd 	.word	0x004008dd
  401ec4:	2040c324 	.word	0x2040c324
  401ec8:	2040c30c 	.word	0x2040c30c
  401ecc:	2040c340 	.word	0x2040c340
  401ed0:	00400bd1 	.word	0x00400bd1
  401ed4:	00408774 	.word	0x00408774
  401ed8:	00401225 	.word	0x00401225
  401edc:	00400651 	.word	0x00400651

00401ee0 <xTimerCreateTimerTask>:
  401ee0:	b510      	push	{r4, lr}
  401ee2:	b084      	sub	sp, #16
  401ee4:	4b0f      	ldr	r3, [pc, #60]	; (401f24 <xTimerCreateTimerTask+0x44>)
  401ee6:	4798      	blx	r3
  401ee8:	4b0f      	ldr	r3, [pc, #60]	; (401f28 <xTimerCreateTimerTask+0x48>)
  401eea:	681b      	ldr	r3, [r3, #0]
  401eec:	b163      	cbz	r3, 401f08 <xTimerCreateTimerTask+0x28>
  401eee:	2300      	movs	r3, #0
  401ef0:	9303      	str	r3, [sp, #12]
  401ef2:	9302      	str	r3, [sp, #8]
  401ef4:	9301      	str	r3, [sp, #4]
  401ef6:	2209      	movs	r2, #9
  401ef8:	9200      	str	r2, [sp, #0]
  401efa:	f44f 7282 	mov.w	r2, #260	; 0x104
  401efe:	490b      	ldr	r1, [pc, #44]	; (401f2c <xTimerCreateTimerTask+0x4c>)
  401f00:	480b      	ldr	r0, [pc, #44]	; (401f30 <xTimerCreateTimerTask+0x50>)
  401f02:	4c0c      	ldr	r4, [pc, #48]	; (401f34 <xTimerCreateTimerTask+0x54>)
  401f04:	47a0      	blx	r4
  401f06:	b950      	cbnz	r0, 401f1e <xTimerCreateTimerTask+0x3e>
  401f08:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f0c:	b672      	cpsid	i
  401f0e:	f383 8811 	msr	BASEPRI, r3
  401f12:	f3bf 8f6f 	isb	sy
  401f16:	f3bf 8f4f 	dsb	sy
  401f1a:	b662      	cpsie	i
  401f1c:	e7fe      	b.n	401f1c <xTimerCreateTimerTask+0x3c>
  401f1e:	b004      	add	sp, #16
  401f20:	bd10      	pop	{r4, pc}
  401f22:	bf00      	nop
  401f24:	00401e61 	.word	0x00401e61
  401f28:	2040c33c 	.word	0x2040c33c
  401f2c:	0040877c 	.word	0x0040877c
  401f30:	00402065 	.word	0x00402065
  401f34:	0040132d 	.word	0x0040132d

00401f38 <xTimerGenericCommand>:
  401f38:	b950      	cbnz	r0, 401f50 <xTimerGenericCommand+0x18>
  401f3a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f3e:	b672      	cpsid	i
  401f40:	f383 8811 	msr	BASEPRI, r3
  401f44:	f3bf 8f6f 	isb	sy
  401f48:	f3bf 8f4f 	dsb	sy
  401f4c:	b662      	cpsie	i
  401f4e:	e7fe      	b.n	401f4e <xTimerGenericCommand+0x16>
  401f50:	b530      	push	{r4, r5, lr}
  401f52:	b085      	sub	sp, #20
  401f54:	4615      	mov	r5, r2
  401f56:	4604      	mov	r4, r0
  401f58:	4a0f      	ldr	r2, [pc, #60]	; (401f98 <xTimerGenericCommand+0x60>)
  401f5a:	6810      	ldr	r0, [r2, #0]
  401f5c:	b1c0      	cbz	r0, 401f90 <xTimerGenericCommand+0x58>
  401f5e:	461a      	mov	r2, r3
  401f60:	9100      	str	r1, [sp, #0]
  401f62:	9501      	str	r5, [sp, #4]
  401f64:	9402      	str	r4, [sp, #8]
  401f66:	2905      	cmp	r1, #5
  401f68:	dc0d      	bgt.n	401f86 <xTimerGenericCommand+0x4e>
  401f6a:	4b0c      	ldr	r3, [pc, #48]	; (401f9c <xTimerGenericCommand+0x64>)
  401f6c:	4798      	blx	r3
  401f6e:	2802      	cmp	r0, #2
  401f70:	f04f 0300 	mov.w	r3, #0
  401f74:	bf0c      	ite	eq
  401f76:	9a08      	ldreq	r2, [sp, #32]
  401f78:	461a      	movne	r2, r3
  401f7a:	4669      	mov	r1, sp
  401f7c:	4806      	ldr	r0, [pc, #24]	; (401f98 <xTimerGenericCommand+0x60>)
  401f7e:	6800      	ldr	r0, [r0, #0]
  401f80:	4c07      	ldr	r4, [pc, #28]	; (401fa0 <xTimerGenericCommand+0x68>)
  401f82:	47a0      	blx	r4
  401f84:	e005      	b.n	401f92 <xTimerGenericCommand+0x5a>
  401f86:	2300      	movs	r3, #0
  401f88:	4669      	mov	r1, sp
  401f8a:	4c06      	ldr	r4, [pc, #24]	; (401fa4 <xTimerGenericCommand+0x6c>)
  401f8c:	47a0      	blx	r4
  401f8e:	e000      	b.n	401f92 <xTimerGenericCommand+0x5a>
  401f90:	2000      	movs	r0, #0
  401f92:	b005      	add	sp, #20
  401f94:	bd30      	pop	{r4, r5, pc}
  401f96:	bf00      	nop
  401f98:	2040c33c 	.word	0x2040c33c
  401f9c:	00401c71 	.word	0x00401c71
  401fa0:	00400c55 	.word	0x00400c55
  401fa4:	00400e89 	.word	0x00400e89

00401fa8 <prvSampleTimeNow>:
  401fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401fac:	b082      	sub	sp, #8
  401fae:	4680      	mov	r8, r0
  401fb0:	4b25      	ldr	r3, [pc, #148]	; (402048 <prvSampleTimeNow+0xa0>)
  401fb2:	4798      	blx	r3
  401fb4:	4607      	mov	r7, r0
  401fb6:	4b25      	ldr	r3, [pc, #148]	; (40204c <prvSampleTimeNow+0xa4>)
  401fb8:	681b      	ldr	r3, [r3, #0]
  401fba:	4298      	cmp	r0, r3
  401fbc:	d23b      	bcs.n	402036 <prvSampleTimeNow+0x8e>
  401fbe:	e02b      	b.n	402018 <prvSampleTimeNow+0x70>
  401fc0:	68db      	ldr	r3, [r3, #12]
  401fc2:	f8d3 a000 	ldr.w	sl, [r3]
  401fc6:	68dc      	ldr	r4, [r3, #12]
  401fc8:	f104 0904 	add.w	r9, r4, #4
  401fcc:	4648      	mov	r0, r9
  401fce:	47b0      	blx	r6
  401fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401fd2:	4620      	mov	r0, r4
  401fd4:	4798      	blx	r3
  401fd6:	69e3      	ldr	r3, [r4, #28]
  401fd8:	2b01      	cmp	r3, #1
  401fda:	d11f      	bne.n	40201c <prvSampleTimeNow+0x74>
  401fdc:	69a3      	ldr	r3, [r4, #24]
  401fde:	4453      	add	r3, sl
  401fe0:	459a      	cmp	sl, r3
  401fe2:	d206      	bcs.n	401ff2 <prvSampleTimeNow+0x4a>
  401fe4:	6063      	str	r3, [r4, #4]
  401fe6:	6124      	str	r4, [r4, #16]
  401fe8:	4649      	mov	r1, r9
  401fea:	6828      	ldr	r0, [r5, #0]
  401fec:	4b18      	ldr	r3, [pc, #96]	; (402050 <prvSampleTimeNow+0xa8>)
  401fee:	4798      	blx	r3
  401ff0:	e014      	b.n	40201c <prvSampleTimeNow+0x74>
  401ff2:	2100      	movs	r1, #0
  401ff4:	9100      	str	r1, [sp, #0]
  401ff6:	460b      	mov	r3, r1
  401ff8:	4652      	mov	r2, sl
  401ffa:	4620      	mov	r0, r4
  401ffc:	4c15      	ldr	r4, [pc, #84]	; (402054 <prvSampleTimeNow+0xac>)
  401ffe:	47a0      	blx	r4
  402000:	b960      	cbnz	r0, 40201c <prvSampleTimeNow+0x74>
  402002:	f04f 0380 	mov.w	r3, #128	; 0x80
  402006:	b672      	cpsid	i
  402008:	f383 8811 	msr	BASEPRI, r3
  40200c:	f3bf 8f6f 	isb	sy
  402010:	f3bf 8f4f 	dsb	sy
  402014:	b662      	cpsie	i
  402016:	e7fe      	b.n	402016 <prvSampleTimeNow+0x6e>
  402018:	4d0f      	ldr	r5, [pc, #60]	; (402058 <prvSampleTimeNow+0xb0>)
  40201a:	4e10      	ldr	r6, [pc, #64]	; (40205c <prvSampleTimeNow+0xb4>)
  40201c:	682b      	ldr	r3, [r5, #0]
  40201e:	681a      	ldr	r2, [r3, #0]
  402020:	2a00      	cmp	r2, #0
  402022:	d1cd      	bne.n	401fc0 <prvSampleTimeNow+0x18>
  402024:	4a0e      	ldr	r2, [pc, #56]	; (402060 <prvSampleTimeNow+0xb8>)
  402026:	6810      	ldr	r0, [r2, #0]
  402028:	490b      	ldr	r1, [pc, #44]	; (402058 <prvSampleTimeNow+0xb0>)
  40202a:	6008      	str	r0, [r1, #0]
  40202c:	6013      	str	r3, [r2, #0]
  40202e:	2301      	movs	r3, #1
  402030:	f8c8 3000 	str.w	r3, [r8]
  402034:	e002      	b.n	40203c <prvSampleTimeNow+0x94>
  402036:	2300      	movs	r3, #0
  402038:	f8c8 3000 	str.w	r3, [r8]
  40203c:	4b03      	ldr	r3, [pc, #12]	; (40204c <prvSampleTimeNow+0xa4>)
  40203e:	601f      	str	r7, [r3, #0]
  402040:	4638      	mov	r0, r7
  402042:	b002      	add	sp, #8
  402044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402048:	004015f5 	.word	0x004015f5
  40204c:	2040c338 	.word	0x2040c338
  402050:	00400915 	.word	0x00400915
  402054:	00401f39 	.word	0x00401f39
  402058:	2040c30c 	.word	0x2040c30c
  40205c:	00400949 	.word	0x00400949
  402060:	2040c340 	.word	0x2040c340

00402064 <prvTimerTask>:
  402064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402068:	b089      	sub	sp, #36	; 0x24
  40206a:	4c68      	ldr	r4, [pc, #416]	; (40220c <prvTimerTask+0x1a8>)
  40206c:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 40223c <prvTimerTask+0x1d8>
  402070:	4d67      	ldr	r5, [pc, #412]	; (402210 <prvTimerTask+0x1ac>)
  402072:	4b68      	ldr	r3, [pc, #416]	; (402214 <prvTimerTask+0x1b0>)
  402074:	681b      	ldr	r3, [r3, #0]
  402076:	681a      	ldr	r2, [r3, #0]
  402078:	2a00      	cmp	r2, #0
  40207a:	f000 80b5 	beq.w	4021e8 <prvTimerTask+0x184>
  40207e:	68db      	ldr	r3, [r3, #12]
  402080:	681e      	ldr	r6, [r3, #0]
  402082:	4b65      	ldr	r3, [pc, #404]	; (402218 <prvTimerTask+0x1b4>)
  402084:	4798      	blx	r3
  402086:	a804      	add	r0, sp, #16
  402088:	4b64      	ldr	r3, [pc, #400]	; (40221c <prvTimerTask+0x1b8>)
  40208a:	4798      	blx	r3
  40208c:	4607      	mov	r7, r0
  40208e:	9b04      	ldr	r3, [sp, #16]
  402090:	2b00      	cmp	r3, #0
  402092:	d144      	bne.n	40211e <prvTimerTask+0xba>
  402094:	42b0      	cmp	r0, r6
  402096:	d330      	bcc.n	4020fa <prvTimerTask+0x96>
  402098:	4b61      	ldr	r3, [pc, #388]	; (402220 <prvTimerTask+0x1bc>)
  40209a:	4798      	blx	r3
  40209c:	4b5d      	ldr	r3, [pc, #372]	; (402214 <prvTimerTask+0x1b0>)
  40209e:	681b      	ldr	r3, [r3, #0]
  4020a0:	68db      	ldr	r3, [r3, #12]
  4020a2:	f8d3 900c 	ldr.w	r9, [r3, #12]
  4020a6:	f109 0004 	add.w	r0, r9, #4
  4020aa:	4b5e      	ldr	r3, [pc, #376]	; (402224 <prvTimerTask+0x1c0>)
  4020ac:	4798      	blx	r3
  4020ae:	f8d9 301c 	ldr.w	r3, [r9, #28]
  4020b2:	2b01      	cmp	r3, #1
  4020b4:	d11c      	bne.n	4020f0 <prvTimerTask+0x8c>
  4020b6:	f8d9 1018 	ldr.w	r1, [r9, #24]
  4020ba:	4633      	mov	r3, r6
  4020bc:	463a      	mov	r2, r7
  4020be:	4431      	add	r1, r6
  4020c0:	4648      	mov	r0, r9
  4020c2:	4f59      	ldr	r7, [pc, #356]	; (402228 <prvTimerTask+0x1c4>)
  4020c4:	47b8      	blx	r7
  4020c6:	2801      	cmp	r0, #1
  4020c8:	d112      	bne.n	4020f0 <prvTimerTask+0x8c>
  4020ca:	2100      	movs	r1, #0
  4020cc:	9100      	str	r1, [sp, #0]
  4020ce:	460b      	mov	r3, r1
  4020d0:	4632      	mov	r2, r6
  4020d2:	4648      	mov	r0, r9
  4020d4:	4e55      	ldr	r6, [pc, #340]	; (40222c <prvTimerTask+0x1c8>)
  4020d6:	47b0      	blx	r6
  4020d8:	b950      	cbnz	r0, 4020f0 <prvTimerTask+0x8c>
  4020da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020de:	b672      	cpsid	i
  4020e0:	f383 8811 	msr	BASEPRI, r3
  4020e4:	f3bf 8f6f 	isb	sy
  4020e8:	f3bf 8f4f 	dsb	sy
  4020ec:	b662      	cpsie	i
  4020ee:	e7fe      	b.n	4020ee <prvTimerTask+0x8a>
  4020f0:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
  4020f4:	4648      	mov	r0, r9
  4020f6:	4798      	blx	r3
  4020f8:	e06d      	b.n	4021d6 <prvTimerTask+0x172>
  4020fa:	2200      	movs	r2, #0
  4020fc:	1bf1      	subs	r1, r6, r7
  4020fe:	6820      	ldr	r0, [r4, #0]
  402100:	4b4b      	ldr	r3, [pc, #300]	; (402230 <prvTimerTask+0x1cc>)
  402102:	4798      	blx	r3
  402104:	4b46      	ldr	r3, [pc, #280]	; (402220 <prvTimerTask+0x1bc>)
  402106:	4798      	blx	r3
  402108:	2800      	cmp	r0, #0
  40210a:	d164      	bne.n	4021d6 <prvTimerTask+0x172>
  40210c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402110:	f8c8 3000 	str.w	r3, [r8]
  402114:	f3bf 8f4f 	dsb	sy
  402118:	f3bf 8f6f 	isb	sy
  40211c:	e05b      	b.n	4021d6 <prvTimerTask+0x172>
  40211e:	4b40      	ldr	r3, [pc, #256]	; (402220 <prvTimerTask+0x1bc>)
  402120:	4798      	blx	r3
  402122:	e058      	b.n	4021d6 <prvTimerTask+0x172>
  402124:	9b04      	ldr	r3, [sp, #16]
  402126:	2b00      	cmp	r3, #0
  402128:	da06      	bge.n	402138 <prvTimerTask+0xd4>
  40212a:	9907      	ldr	r1, [sp, #28]
  40212c:	9806      	ldr	r0, [sp, #24]
  40212e:	9b05      	ldr	r3, [sp, #20]
  402130:	4798      	blx	r3
  402132:	9b04      	ldr	r3, [sp, #16]
  402134:	2b00      	cmp	r3, #0
  402136:	db4f      	blt.n	4021d8 <prvTimerTask+0x174>
  402138:	9e06      	ldr	r6, [sp, #24]
  40213a:	6973      	ldr	r3, [r6, #20]
  40213c:	b10b      	cbz	r3, 402142 <prvTimerTask+0xde>
  40213e:	1d30      	adds	r0, r6, #4
  402140:	47b8      	blx	r7
  402142:	a803      	add	r0, sp, #12
  402144:	4b35      	ldr	r3, [pc, #212]	; (40221c <prvTimerTask+0x1b8>)
  402146:	4798      	blx	r3
  402148:	9b04      	ldr	r3, [sp, #16]
  40214a:	2b09      	cmp	r3, #9
  40214c:	d844      	bhi.n	4021d8 <prvTimerTask+0x174>
  40214e:	e8df f003 	tbb	[pc, r3]
  402152:	0505      	.short	0x0505
  402154:	3f2a4305 	.word	0x3f2a4305
  402158:	2a430505 	.word	0x2a430505
  40215c:	9f05      	ldr	r7, [sp, #20]
  40215e:	69b1      	ldr	r1, [r6, #24]
  402160:	463b      	mov	r3, r7
  402162:	4602      	mov	r2, r0
  402164:	4439      	add	r1, r7
  402166:	4630      	mov	r0, r6
  402168:	4f2f      	ldr	r7, [pc, #188]	; (402228 <prvTimerTask+0x1c4>)
  40216a:	47b8      	blx	r7
  40216c:	2801      	cmp	r0, #1
  40216e:	d132      	bne.n	4021d6 <prvTimerTask+0x172>
  402170:	6a73      	ldr	r3, [r6, #36]	; 0x24
  402172:	4630      	mov	r0, r6
  402174:	4798      	blx	r3
  402176:	69f3      	ldr	r3, [r6, #28]
  402178:	2b01      	cmp	r3, #1
  40217a:	d12c      	bne.n	4021d6 <prvTimerTask+0x172>
  40217c:	69b2      	ldr	r2, [r6, #24]
  40217e:	2100      	movs	r1, #0
  402180:	9100      	str	r1, [sp, #0]
  402182:	460b      	mov	r3, r1
  402184:	9805      	ldr	r0, [sp, #20]
  402186:	4402      	add	r2, r0
  402188:	4630      	mov	r0, r6
  40218a:	4e28      	ldr	r6, [pc, #160]	; (40222c <prvTimerTask+0x1c8>)
  40218c:	47b0      	blx	r6
  40218e:	bb10      	cbnz	r0, 4021d6 <prvTimerTask+0x172>
  402190:	f04f 0380 	mov.w	r3, #128	; 0x80
  402194:	b672      	cpsid	i
  402196:	f383 8811 	msr	BASEPRI, r3
  40219a:	f3bf 8f6f 	isb	sy
  40219e:	f3bf 8f4f 	dsb	sy
  4021a2:	b662      	cpsie	i
  4021a4:	e7fe      	b.n	4021a4 <prvTimerTask+0x140>
  4021a6:	9905      	ldr	r1, [sp, #20]
  4021a8:	61b1      	str	r1, [r6, #24]
  4021aa:	b951      	cbnz	r1, 4021c2 <prvTimerTask+0x15e>
  4021ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021b0:	b672      	cpsid	i
  4021b2:	f383 8811 	msr	BASEPRI, r3
  4021b6:	f3bf 8f6f 	isb	sy
  4021ba:	f3bf 8f4f 	dsb	sy
  4021be:	b662      	cpsie	i
  4021c0:	e7fe      	b.n	4021c0 <prvTimerTask+0x15c>
  4021c2:	4603      	mov	r3, r0
  4021c4:	4602      	mov	r2, r0
  4021c6:	4401      	add	r1, r0
  4021c8:	4630      	mov	r0, r6
  4021ca:	4e17      	ldr	r6, [pc, #92]	; (402228 <prvTimerTask+0x1c4>)
  4021cc:	47b0      	blx	r6
  4021ce:	e002      	b.n	4021d6 <prvTimerTask+0x172>
  4021d0:	4630      	mov	r0, r6
  4021d2:	4b18      	ldr	r3, [pc, #96]	; (402234 <prvTimerTask+0x1d0>)
  4021d4:	4798      	blx	r3
  4021d6:	4f13      	ldr	r7, [pc, #76]	; (402224 <prvTimerTask+0x1c0>)
  4021d8:	2300      	movs	r3, #0
  4021da:	461a      	mov	r2, r3
  4021dc:	a904      	add	r1, sp, #16
  4021de:	6820      	ldr	r0, [r4, #0]
  4021e0:	47a8      	blx	r5
  4021e2:	2800      	cmp	r0, #0
  4021e4:	d19e      	bne.n	402124 <prvTimerTask+0xc0>
  4021e6:	e744      	b.n	402072 <prvTimerTask+0xe>
  4021e8:	4b0b      	ldr	r3, [pc, #44]	; (402218 <prvTimerTask+0x1b4>)
  4021ea:	4798      	blx	r3
  4021ec:	a804      	add	r0, sp, #16
  4021ee:	4b0b      	ldr	r3, [pc, #44]	; (40221c <prvTimerTask+0x1b8>)
  4021f0:	4798      	blx	r3
  4021f2:	4607      	mov	r7, r0
  4021f4:	9b04      	ldr	r3, [sp, #16]
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d191      	bne.n	40211e <prvTimerTask+0xba>
  4021fa:	4b0f      	ldr	r3, [pc, #60]	; (402238 <prvTimerTask+0x1d4>)
  4021fc:	681b      	ldr	r3, [r3, #0]
  4021fe:	681a      	ldr	r2, [r3, #0]
  402200:	fab2 f282 	clz	r2, r2
  402204:	0952      	lsrs	r2, r2, #5
  402206:	2600      	movs	r6, #0
  402208:	e778      	b.n	4020fc <prvTimerTask+0x98>
  40220a:	bf00      	nop
  40220c:	2040c33c 	.word	0x2040c33c
  402210:	00401061 	.word	0x00401061
  402214:	2040c30c 	.word	0x2040c30c
  402218:	004015e5 	.word	0x004015e5
  40221c:	00401fa9 	.word	0x00401fa9
  402220:	00401735 	.word	0x00401735
  402224:	00400949 	.word	0x00400949
  402228:	00401e15 	.word	0x00401e15
  40222c:	00401f39 	.word	0x00401f39
  402230:	00401259 	.word	0x00401259
  402234:	004008c1 	.word	0x004008c1
  402238:	2040c340 	.word	0x2040c340
  40223c:	e000ed04 	.word	0xe000ed04

00402240 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402240:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402242:	4810      	ldr	r0, [pc, #64]	; (402284 <sysclk_init+0x44>)
  402244:	4b10      	ldr	r3, [pc, #64]	; (402288 <sysclk_init+0x48>)
  402246:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402248:	213e      	movs	r1, #62	; 0x3e
  40224a:	2000      	movs	r0, #0
  40224c:	4b0f      	ldr	r3, [pc, #60]	; (40228c <sysclk_init+0x4c>)
  40224e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402250:	4c0f      	ldr	r4, [pc, #60]	; (402290 <sysclk_init+0x50>)
  402252:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402254:	2800      	cmp	r0, #0
  402256:	d0fc      	beq.n	402252 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402258:	4b0e      	ldr	r3, [pc, #56]	; (402294 <sysclk_init+0x54>)
  40225a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40225c:	4a0e      	ldr	r2, [pc, #56]	; (402298 <sysclk_init+0x58>)
  40225e:	4b0f      	ldr	r3, [pc, #60]	; (40229c <sysclk_init+0x5c>)
  402260:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  402262:	4c0f      	ldr	r4, [pc, #60]	; (4022a0 <sysclk_init+0x60>)
  402264:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402266:	2800      	cmp	r0, #0
  402268:	d0fc      	beq.n	402264 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40226a:	2002      	movs	r0, #2
  40226c:	4b0d      	ldr	r3, [pc, #52]	; (4022a4 <sysclk_init+0x64>)
  40226e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402270:	2000      	movs	r0, #0
  402272:	4b0d      	ldr	r3, [pc, #52]	; (4022a8 <sysclk_init+0x68>)
  402274:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402276:	4b0d      	ldr	r3, [pc, #52]	; (4022ac <sysclk_init+0x6c>)
  402278:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40227a:	4802      	ldr	r0, [pc, #8]	; (402284 <sysclk_init+0x44>)
  40227c:	4b02      	ldr	r3, [pc, #8]	; (402288 <sysclk_init+0x48>)
  40227e:	4798      	blx	r3
  402280:	bd10      	pop	{r4, pc}
  402282:	bf00      	nop
  402284:	11e1a300 	.word	0x11e1a300
  402288:	00402ca5 	.word	0x00402ca5
  40228c:	004026ed 	.word	0x004026ed
  402290:	00402741 	.word	0x00402741
  402294:	00402751 	.word	0x00402751
  402298:	20183f01 	.word	0x20183f01
  40229c:	400e0600 	.word	0x400e0600
  4022a0:	00402761 	.word	0x00402761
  4022a4:	00402649 	.word	0x00402649
  4022a8:	00402685 	.word	0x00402685
  4022ac:	00402b95 	.word	0x00402b95

004022b0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4022b0:	b570      	push	{r4, r5, r6, lr}
  4022b2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4022b4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4022b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4022b8:	4013      	ands	r3, r2
  4022ba:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4022bc:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4022be:	4e1a      	ldr	r6, [pc, #104]	; (402328 <afec_process_callback+0x78>)
  4022c0:	4d1a      	ldr	r5, [pc, #104]	; (40232c <afec_process_callback+0x7c>)
  4022c2:	42a8      	cmp	r0, r5
  4022c4:	bf14      	ite	ne
  4022c6:	2000      	movne	r0, #0
  4022c8:	2001      	moveq	r0, #1
  4022ca:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4022cc:	2c0b      	cmp	r4, #11
  4022ce:	d80a      	bhi.n	4022e6 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4022d0:	9a01      	ldr	r2, [sp, #4]
  4022d2:	2301      	movs	r3, #1
  4022d4:	40a3      	lsls	r3, r4
  4022d6:	4213      	tst	r3, r2
  4022d8:	d020      	beq.n	40231c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4022da:	192b      	adds	r3, r5, r4
  4022dc:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4022e0:	b1e3      	cbz	r3, 40231c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  4022e2:	4798      	blx	r3
  4022e4:	e01a      	b.n	40231c <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4022e6:	2c0e      	cmp	r4, #14
  4022e8:	d80c      	bhi.n	402304 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4022ea:	9a01      	ldr	r2, [sp, #4]
  4022ec:	f104 010c 	add.w	r1, r4, #12
  4022f0:	2301      	movs	r3, #1
  4022f2:	408b      	lsls	r3, r1
  4022f4:	4213      	tst	r3, r2
  4022f6:	d011      	beq.n	40231c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4022f8:	192b      	adds	r3, r5, r4
  4022fa:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4022fe:	b16b      	cbz	r3, 40231c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  402300:	4798      	blx	r3
  402302:	e00b      	b.n	40231c <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  402304:	9a01      	ldr	r2, [sp, #4]
  402306:	f104 010f 	add.w	r1, r4, #15
  40230a:	2301      	movs	r3, #1
  40230c:	408b      	lsls	r3, r1
  40230e:	4213      	tst	r3, r2
  402310:	d004      	beq.n	40231c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  402312:	192b      	adds	r3, r5, r4
  402314:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  402318:	b103      	cbz	r3, 40231c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  40231a:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40231c:	3401      	adds	r4, #1
  40231e:	2c10      	cmp	r4, #16
  402320:	d1d4      	bne.n	4022cc <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  402322:	b002      	add	sp, #8
  402324:	bd70      	pop	{r4, r5, r6, pc}
  402326:	bf00      	nop
  402328:	2040c3e0 	.word	0x2040c3e0
  40232c:	40064000 	.word	0x40064000

00402330 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  402330:	2200      	movs	r2, #0
  402332:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  402334:	4b08      	ldr	r3, [pc, #32]	; (402358 <afec_get_config_defaults+0x28>)
  402336:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  402338:	4b08      	ldr	r3, [pc, #32]	; (40235c <afec_get_config_defaults+0x2c>)
  40233a:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  40233c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  402340:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  402342:	2302      	movs	r3, #2
  402344:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  402346:	2301      	movs	r3, #1
  402348:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  40234a:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  40234c:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  40234e:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  402350:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  402352:	7583      	strb	r3, [r0, #22]
  402354:	4770      	bx	lr
  402356:	bf00      	nop
  402358:	11e1a300 	.word	0x11e1a300
  40235c:	005b8d80 	.word	0x005b8d80

00402360 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  402360:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  402362:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  402366:	d150      	bne.n	40240a <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  402368:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  40236a:	2201      	movs	r2, #1
  40236c:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40236e:	7cca      	ldrb	r2, [r1, #19]
  402370:	2a00      	cmp	r2, #0
  402372:	bf18      	it	ne
  402374:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  402378:	684a      	ldr	r2, [r1, #4]
  40237a:	688c      	ldr	r4, [r1, #8]
  40237c:	fbb2 f2f4 	udiv	r2, r2, r4
  402380:	3a01      	subs	r2, #1
  402382:	0212      	lsls	r2, r2, #8
  402384:	b292      	uxth	r2, r2
  402386:	68cc      	ldr	r4, [r1, #12]
  402388:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  40238c:	4322      	orrs	r2, r4
  40238e:	7c0c      	ldrb	r4, [r1, #16]
  402390:	0624      	lsls	r4, r4, #24
  402392:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  402396:	4322      	orrs	r2, r4
  402398:	7c4c      	ldrb	r4, [r1, #17]
  40239a:	0724      	lsls	r4, r4, #28
  40239c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  4023a0:	4322      	orrs	r2, r4
  4023a2:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  4023a4:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4023a6:	7d0b      	ldrb	r3, [r1, #20]
  4023a8:	2b00      	cmp	r3, #0
  4023aa:	bf14      	ite	ne
  4023ac:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  4023b0:	2200      	moveq	r2, #0
  4023b2:	680b      	ldr	r3, [r1, #0]
  4023b4:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  4023b6:	7d4b      	ldrb	r3, [r1, #21]
  4023b8:	2b00      	cmp	r3, #0
  4023ba:	bf14      	ite	ne
  4023bc:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  4023c0:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  4023c2:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4023c4:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4023c6:	7d8b      	ldrb	r3, [r1, #22]
  4023c8:	021b      	lsls	r3, r3, #8
  4023ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4023ce:	f043 030c 	orr.w	r3, r3, #12
  4023d2:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  4023d6:	4b10      	ldr	r3, [pc, #64]	; (402418 <afec_init+0xb8>)
  4023d8:	4298      	cmp	r0, r3
  4023da:	d109      	bne.n	4023f0 <afec_init+0x90>
  4023dc:	4b0f      	ldr	r3, [pc, #60]	; (40241c <afec_init+0xbc>)
  4023de:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  4023e2:	2200      	movs	r2, #0
  4023e4:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4023e8:	428b      	cmp	r3, r1
  4023ea:	d1fb      	bne.n	4023e4 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  4023ec:	2000      	movs	r0, #0
  4023ee:	e00f      	b.n	402410 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  4023f0:	4b0b      	ldr	r3, [pc, #44]	; (402420 <afec_init+0xc0>)
  4023f2:	4298      	cmp	r0, r3
  4023f4:	d10b      	bne.n	40240e <afec_init+0xae>
  4023f6:	4b0b      	ldr	r3, [pc, #44]	; (402424 <afec_init+0xc4>)
  4023f8:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  4023fc:	2200      	movs	r2, #0
  4023fe:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  402402:	428b      	cmp	r3, r1
  402404:	d1fb      	bne.n	4023fe <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  402406:	2000      	movs	r0, #0
  402408:	e002      	b.n	402410 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  40240a:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  40240c:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  40240e:	2000      	movs	r0, #0
}
  402410:	f85d 4b04 	ldr.w	r4, [sp], #4
  402414:	4770      	bx	lr
  402416:	bf00      	nop
  402418:	4003c000 	.word	0x4003c000
  40241c:	2040c3dc 	.word	0x2040c3dc
  402420:	40064000 	.word	0x40064000
  402424:	2040c41c 	.word	0x2040c41c

00402428 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  402428:	4b0c      	ldr	r3, [pc, #48]	; (40245c <afec_enable_interrupt+0x34>)
  40242a:	4299      	cmp	r1, r3
  40242c:	d101      	bne.n	402432 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40242e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  402430:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  402432:	290b      	cmp	r1, #11
  402434:	d809      	bhi.n	40244a <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  402436:	d103      	bne.n	402440 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  402438:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40243c:	6243      	str	r3, [r0, #36]	; 0x24
  40243e:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  402440:	2301      	movs	r3, #1
  402442:	fa03 f101 	lsl.w	r1, r3, r1
  402446:	6241      	str	r1, [r0, #36]	; 0x24
  402448:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40244a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40244c:	bf94      	ite	ls
  40244e:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  402450:	310f      	addhi	r1, #15
  402452:	2301      	movs	r3, #1
  402454:	fa03 f101 	lsl.w	r1, r3, r1
  402458:	6241      	str	r1, [r0, #36]	; 0x24
  40245a:	4770      	bx	lr
  40245c:	47000fff 	.word	0x47000fff

00402460 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  402460:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  402462:	4802      	ldr	r0, [pc, #8]	; (40246c <AFEC0_Handler+0xc>)
  402464:	4b02      	ldr	r3, [pc, #8]	; (402470 <AFEC0_Handler+0x10>)
  402466:	4798      	blx	r3
  402468:	bd08      	pop	{r3, pc}
  40246a:	bf00      	nop
  40246c:	4003c000 	.word	0x4003c000
  402470:	004022b1 	.word	0x004022b1

00402474 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  402474:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  402476:	4802      	ldr	r0, [pc, #8]	; (402480 <AFEC1_Handler+0xc>)
  402478:	4b02      	ldr	r3, [pc, #8]	; (402484 <AFEC1_Handler+0x10>)
  40247a:	4798      	blx	r3
  40247c:	bd08      	pop	{r3, pc}
  40247e:	bf00      	nop
  402480:	40064000 	.word	0x40064000
  402484:	004022b1 	.word	0x004022b1

00402488 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  402488:	b500      	push	{lr}
  40248a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  40248c:	4b13      	ldr	r3, [pc, #76]	; (4024dc <afec_enable+0x54>)
  40248e:	4298      	cmp	r0, r3
  402490:	bf0c      	ite	eq
  402492:	2028      	moveq	r0, #40	; 0x28
  402494:	201d      	movne	r0, #29
  402496:	4b12      	ldr	r3, [pc, #72]	; (4024e0 <afec_enable+0x58>)
  402498:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40249a:	4b12      	ldr	r3, [pc, #72]	; (4024e4 <afec_enable+0x5c>)
  40249c:	789b      	ldrb	r3, [r3, #2]
  40249e:	2bff      	cmp	r3, #255	; 0xff
  4024a0:	d100      	bne.n	4024a4 <afec_enable+0x1c>
  4024a2:	e7fe      	b.n	4024a2 <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4024a4:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4024a8:	fab3 f383 	clz	r3, r3
  4024ac:	095b      	lsrs	r3, r3, #5
  4024ae:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4024b0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4024b2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4024b6:	2200      	movs	r2, #0
  4024b8:	4b0b      	ldr	r3, [pc, #44]	; (4024e8 <afec_enable+0x60>)
  4024ba:	701a      	strb	r2, [r3, #0]
	return flags;
  4024bc:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4024be:	4a09      	ldr	r2, [pc, #36]	; (4024e4 <afec_enable+0x5c>)
  4024c0:	7893      	ldrb	r3, [r2, #2]
  4024c2:	3301      	adds	r3, #1
  4024c4:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4024c6:	b129      	cbz	r1, 4024d4 <afec_enable+0x4c>
		cpu_irq_enable();
  4024c8:	2201      	movs	r2, #1
  4024ca:	4b07      	ldr	r3, [pc, #28]	; (4024e8 <afec_enable+0x60>)
  4024cc:	701a      	strb	r2, [r3, #0]
  4024ce:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4024d2:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4024d4:	b003      	add	sp, #12
  4024d6:	f85d fb04 	ldr.w	pc, [sp], #4
  4024da:	bf00      	nop
  4024dc:	40064000 	.word	0x40064000
  4024e0:	00402771 	.word	0x00402771
  4024e4:	2040c398 	.word	0x2040c398
  4024e8:	20400010 	.word	0x20400010

004024ec <pio_set_debounce_filter>:
  4024ec:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4024f0:	0052      	lsls	r2, r2, #1
  4024f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024f6:	fbb3 f2f2 	udiv	r2, r3, r2
  4024fa:	3a01      	subs	r2, #1
  4024fc:	f3c2 020d 	ubfx	r2, r2, #0, #14
  402500:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  402504:	4770      	bx	lr
  402506:	bf00      	nop

00402508 <pio_set>:
  402508:	6301      	str	r1, [r0, #48]	; 0x30
  40250a:	4770      	bx	lr

0040250c <pio_clear>:
  40250c:	6341      	str	r1, [r0, #52]	; 0x34
  40250e:	4770      	bx	lr

00402510 <pio_set_peripheral>:
  402510:	6442      	str	r2, [r0, #68]	; 0x44
  402512:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  402516:	d02f      	beq.n	402578 <pio_set_peripheral+0x68>
  402518:	d807      	bhi.n	40252a <pio_set_peripheral+0x1a>
  40251a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40251e:	d014      	beq.n	40254a <pio_set_peripheral+0x3a>
  402520:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  402524:	d01e      	beq.n	402564 <pio_set_peripheral+0x54>
  402526:	b939      	cbnz	r1, 402538 <pio_set_peripheral+0x28>
  402528:	4770      	bx	lr
  40252a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40252e:	d037      	beq.n	4025a0 <pio_set_peripheral+0x90>
  402530:	d804      	bhi.n	40253c <pio_set_peripheral+0x2c>
  402532:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  402536:	d029      	beq.n	40258c <pio_set_peripheral+0x7c>
  402538:	6042      	str	r2, [r0, #4]
  40253a:	4770      	bx	lr
  40253c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  402540:	d02e      	beq.n	4025a0 <pio_set_peripheral+0x90>
  402542:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402546:	d02b      	beq.n	4025a0 <pio_set_peripheral+0x90>
  402548:	e7f6      	b.n	402538 <pio_set_peripheral+0x28>
  40254a:	b410      	push	{r4}
  40254c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40254e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402550:	43d3      	mvns	r3, r2
  402552:	4021      	ands	r1, r4
  402554:	4019      	ands	r1, r3
  402556:	6701      	str	r1, [r0, #112]	; 0x70
  402558:	6f44      	ldr	r4, [r0, #116]	; 0x74
  40255a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40255c:	4021      	ands	r1, r4
  40255e:	400b      	ands	r3, r1
  402560:	6743      	str	r3, [r0, #116]	; 0x74
  402562:	e01a      	b.n	40259a <pio_set_peripheral+0x8a>
  402564:	6f03      	ldr	r3, [r0, #112]	; 0x70
  402566:	4313      	orrs	r3, r2
  402568:	6703      	str	r3, [r0, #112]	; 0x70
  40256a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40256c:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40256e:	400b      	ands	r3, r1
  402570:	ea23 0302 	bic.w	r3, r3, r2
  402574:	6743      	str	r3, [r0, #116]	; 0x74
  402576:	e7df      	b.n	402538 <pio_set_peripheral+0x28>
  402578:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40257a:	6f03      	ldr	r3, [r0, #112]	; 0x70
  40257c:	400b      	ands	r3, r1
  40257e:	ea23 0302 	bic.w	r3, r3, r2
  402582:	6703      	str	r3, [r0, #112]	; 0x70
  402584:	6f43      	ldr	r3, [r0, #116]	; 0x74
  402586:	4313      	orrs	r3, r2
  402588:	6743      	str	r3, [r0, #116]	; 0x74
  40258a:	e7d5      	b.n	402538 <pio_set_peripheral+0x28>
  40258c:	6f03      	ldr	r3, [r0, #112]	; 0x70
  40258e:	4313      	orrs	r3, r2
  402590:	6703      	str	r3, [r0, #112]	; 0x70
  402592:	6f43      	ldr	r3, [r0, #116]	; 0x74
  402594:	4313      	orrs	r3, r2
  402596:	6743      	str	r3, [r0, #116]	; 0x74
  402598:	e7ce      	b.n	402538 <pio_set_peripheral+0x28>
  40259a:	6042      	str	r2, [r0, #4]
  40259c:	f85d 4b04 	ldr.w	r4, [sp], #4
  4025a0:	4770      	bx	lr
  4025a2:	bf00      	nop

004025a4 <pio_set_input>:
  4025a4:	6441      	str	r1, [r0, #68]	; 0x44
  4025a6:	f012 0f01 	tst.w	r2, #1
  4025aa:	d001      	beq.n	4025b0 <pio_set_input+0xc>
  4025ac:	6641      	str	r1, [r0, #100]	; 0x64
  4025ae:	e000      	b.n	4025b2 <pio_set_input+0xe>
  4025b0:	6601      	str	r1, [r0, #96]	; 0x60
  4025b2:	f012 0f0a 	tst.w	r2, #10
  4025b6:	d001      	beq.n	4025bc <pio_set_input+0x18>
  4025b8:	6201      	str	r1, [r0, #32]
  4025ba:	e000      	b.n	4025be <pio_set_input+0x1a>
  4025bc:	6241      	str	r1, [r0, #36]	; 0x24
  4025be:	f012 0f02 	tst.w	r2, #2
  4025c2:	d002      	beq.n	4025ca <pio_set_input+0x26>
  4025c4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4025c8:	e004      	b.n	4025d4 <pio_set_input+0x30>
  4025ca:	f012 0f08 	tst.w	r2, #8
  4025ce:	d001      	beq.n	4025d4 <pio_set_input+0x30>
  4025d0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4025d4:	6141      	str	r1, [r0, #20]
  4025d6:	6001      	str	r1, [r0, #0]
  4025d8:	4770      	bx	lr
  4025da:	bf00      	nop

004025dc <pio_set_output>:
  4025dc:	b410      	push	{r4}
  4025de:	6441      	str	r1, [r0, #68]	; 0x44
  4025e0:	9c01      	ldr	r4, [sp, #4]
  4025e2:	b10c      	cbz	r4, 4025e8 <pio_set_output+0xc>
  4025e4:	6641      	str	r1, [r0, #100]	; 0x64
  4025e6:	e000      	b.n	4025ea <pio_set_output+0xe>
  4025e8:	6601      	str	r1, [r0, #96]	; 0x60
  4025ea:	b10b      	cbz	r3, 4025f0 <pio_set_output+0x14>
  4025ec:	6501      	str	r1, [r0, #80]	; 0x50
  4025ee:	e000      	b.n	4025f2 <pio_set_output+0x16>
  4025f0:	6541      	str	r1, [r0, #84]	; 0x54
  4025f2:	b10a      	cbz	r2, 4025f8 <pio_set_output+0x1c>
  4025f4:	6301      	str	r1, [r0, #48]	; 0x30
  4025f6:	e000      	b.n	4025fa <pio_set_output+0x1e>
  4025f8:	6341      	str	r1, [r0, #52]	; 0x34
  4025fa:	6101      	str	r1, [r0, #16]
  4025fc:	6001      	str	r1, [r0, #0]
  4025fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  402602:	4770      	bx	lr

00402604 <pio_configure_interrupt>:
  402604:	f012 0f10 	tst.w	r2, #16
  402608:	d012      	beq.n	402630 <pio_configure_interrupt+0x2c>
  40260a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
  40260e:	f012 0f20 	tst.w	r2, #32
  402612:	d002      	beq.n	40261a <pio_configure_interrupt+0x16>
  402614:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  402618:	e001      	b.n	40261e <pio_configure_interrupt+0x1a>
  40261a:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40261e:	f012 0f40 	tst.w	r2, #64	; 0x40
  402622:	d002      	beq.n	40262a <pio_configure_interrupt+0x26>
  402624:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  402628:	4770      	bx	lr
  40262a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40262e:	4770      	bx	lr
  402630:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  402634:	4770      	bx	lr
  402636:	bf00      	nop

00402638 <pio_enable_interrupt>:
  402638:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40263a:	6401      	str	r1, [r0, #64]	; 0x40
  40263c:	4770      	bx	lr
  40263e:	bf00      	nop

00402640 <pio_get_interrupt_status>:
  402640:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  402642:	4770      	bx	lr

00402644 <pio_get_interrupt_mask>:
  402644:	6c80      	ldr	r0, [r0, #72]	; 0x48
  402646:	4770      	bx	lr

00402648 <pmc_mck_set_division>:
  402648:	2803      	cmp	r0, #3
  40264a:	d007      	beq.n	40265c <pmc_mck_set_division+0x14>
  40264c:	2804      	cmp	r0, #4
  40264e:	d008      	beq.n	402662 <pmc_mck_set_division+0x1a>
  402650:	2802      	cmp	r0, #2
  402652:	bf0c      	ite	eq
  402654:	f44f 7280 	moveq.w	r2, #256	; 0x100
  402658:	2200      	movne	r2, #0
  40265a:	e004      	b.n	402666 <pmc_mck_set_division+0x1e>
  40265c:	f44f 7240 	mov.w	r2, #768	; 0x300
  402660:	e001      	b.n	402666 <pmc_mck_set_division+0x1e>
  402662:	f44f 7200 	mov.w	r2, #512	; 0x200
  402666:	4906      	ldr	r1, [pc, #24]	; (402680 <pmc_mck_set_division+0x38>)
  402668:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40266a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40266e:	4313      	orrs	r3, r2
  402670:	630b      	str	r3, [r1, #48]	; 0x30
  402672:	460a      	mov	r2, r1
  402674:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402676:	f013 0f08 	tst.w	r3, #8
  40267a:	d0fb      	beq.n	402674 <pmc_mck_set_division+0x2c>
  40267c:	4770      	bx	lr
  40267e:	bf00      	nop
  402680:	400e0600 	.word	0x400e0600

00402684 <pmc_switch_mck_to_pllack>:
  402684:	4a18      	ldr	r2, [pc, #96]	; (4026e8 <pmc_switch_mck_to_pllack+0x64>)
  402686:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40268c:	4318      	orrs	r0, r3
  40268e:	6310      	str	r0, [r2, #48]	; 0x30
  402690:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402692:	f013 0f08 	tst.w	r3, #8
  402696:	d003      	beq.n	4026a0 <pmc_switch_mck_to_pllack+0x1c>
  402698:	e009      	b.n	4026ae <pmc_switch_mck_to_pllack+0x2a>
  40269a:	3b01      	subs	r3, #1
  40269c:	d103      	bne.n	4026a6 <pmc_switch_mck_to_pllack+0x22>
  40269e:	e01e      	b.n	4026de <pmc_switch_mck_to_pllack+0x5a>
  4026a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4026a4:	4910      	ldr	r1, [pc, #64]	; (4026e8 <pmc_switch_mck_to_pllack+0x64>)
  4026a6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4026a8:	f012 0f08 	tst.w	r2, #8
  4026ac:	d0f5      	beq.n	40269a <pmc_switch_mck_to_pllack+0x16>
  4026ae:	4a0e      	ldr	r2, [pc, #56]	; (4026e8 <pmc_switch_mck_to_pllack+0x64>)
  4026b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4026b2:	f023 0303 	bic.w	r3, r3, #3
  4026b6:	f043 0302 	orr.w	r3, r3, #2
  4026ba:	6313      	str	r3, [r2, #48]	; 0x30
  4026bc:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4026be:	f010 0008 	ands.w	r0, r0, #8
  4026c2:	d004      	beq.n	4026ce <pmc_switch_mck_to_pllack+0x4a>
  4026c4:	2000      	movs	r0, #0
  4026c6:	4770      	bx	lr
  4026c8:	3b01      	subs	r3, #1
  4026ca:	d103      	bne.n	4026d4 <pmc_switch_mck_to_pllack+0x50>
  4026cc:	e009      	b.n	4026e2 <pmc_switch_mck_to_pllack+0x5e>
  4026ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4026d2:	4905      	ldr	r1, [pc, #20]	; (4026e8 <pmc_switch_mck_to_pllack+0x64>)
  4026d4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4026d6:	f012 0f08 	tst.w	r2, #8
  4026da:	d0f5      	beq.n	4026c8 <pmc_switch_mck_to_pllack+0x44>
  4026dc:	4770      	bx	lr
  4026de:	2001      	movs	r0, #1
  4026e0:	4770      	bx	lr
  4026e2:	2001      	movs	r0, #1
  4026e4:	4770      	bx	lr
  4026e6:	bf00      	nop
  4026e8:	400e0600 	.word	0x400e0600

004026ec <pmc_switch_mainck_to_xtal>:
  4026ec:	b138      	cbz	r0, 4026fe <pmc_switch_mainck_to_xtal+0x12>
  4026ee:	490e      	ldr	r1, [pc, #56]	; (402728 <pmc_switch_mainck_to_xtal+0x3c>)
  4026f0:	6a0b      	ldr	r3, [r1, #32]
  4026f2:	4a0e      	ldr	r2, [pc, #56]	; (40272c <pmc_switch_mainck_to_xtal+0x40>)
  4026f4:	401a      	ands	r2, r3
  4026f6:	4b0e      	ldr	r3, [pc, #56]	; (402730 <pmc_switch_mainck_to_xtal+0x44>)
  4026f8:	4313      	orrs	r3, r2
  4026fa:	620b      	str	r3, [r1, #32]
  4026fc:	4770      	bx	lr
  4026fe:	480a      	ldr	r0, [pc, #40]	; (402728 <pmc_switch_mainck_to_xtal+0x3c>)
  402700:	6a03      	ldr	r3, [r0, #32]
  402702:	0209      	lsls	r1, r1, #8
  402704:	b289      	uxth	r1, r1
  402706:	4a0b      	ldr	r2, [pc, #44]	; (402734 <pmc_switch_mainck_to_xtal+0x48>)
  402708:	401a      	ands	r2, r3
  40270a:	4b0b      	ldr	r3, [pc, #44]	; (402738 <pmc_switch_mainck_to_xtal+0x4c>)
  40270c:	4313      	orrs	r3, r2
  40270e:	4319      	orrs	r1, r3
  402710:	6201      	str	r1, [r0, #32]
  402712:	4602      	mov	r2, r0
  402714:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402716:	f013 0f01 	tst.w	r3, #1
  40271a:	d0fb      	beq.n	402714 <pmc_switch_mainck_to_xtal+0x28>
  40271c:	4a02      	ldr	r2, [pc, #8]	; (402728 <pmc_switch_mainck_to_xtal+0x3c>)
  40271e:	6a11      	ldr	r1, [r2, #32]
  402720:	4b06      	ldr	r3, [pc, #24]	; (40273c <pmc_switch_mainck_to_xtal+0x50>)
  402722:	430b      	orrs	r3, r1
  402724:	6213      	str	r3, [r2, #32]
  402726:	4770      	bx	lr
  402728:	400e0600 	.word	0x400e0600
  40272c:	fec8fffc 	.word	0xfec8fffc
  402730:	01370002 	.word	0x01370002
  402734:	ffc8fffc 	.word	0xffc8fffc
  402738:	00370001 	.word	0x00370001
  40273c:	01370000 	.word	0x01370000

00402740 <pmc_osc_is_ready_mainck>:
  402740:	4b02      	ldr	r3, [pc, #8]	; (40274c <pmc_osc_is_ready_mainck+0xc>)
  402742:	6e98      	ldr	r0, [r3, #104]	; 0x68
  402744:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402748:	4770      	bx	lr
  40274a:	bf00      	nop
  40274c:	400e0600 	.word	0x400e0600

00402750 <pmc_disable_pllack>:
  402750:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402754:	4b01      	ldr	r3, [pc, #4]	; (40275c <pmc_disable_pllack+0xc>)
  402756:	629a      	str	r2, [r3, #40]	; 0x28
  402758:	4770      	bx	lr
  40275a:	bf00      	nop
  40275c:	400e0600 	.word	0x400e0600

00402760 <pmc_is_locked_pllack>:
  402760:	4b02      	ldr	r3, [pc, #8]	; (40276c <pmc_is_locked_pllack+0xc>)
  402762:	6e98      	ldr	r0, [r3, #104]	; 0x68
  402764:	f000 0002 	and.w	r0, r0, #2
  402768:	4770      	bx	lr
  40276a:	bf00      	nop
  40276c:	400e0600 	.word	0x400e0600

00402770 <pmc_enable_periph_clk>:
  402770:	283f      	cmp	r0, #63	; 0x3f
  402772:	d81e      	bhi.n	4027b2 <pmc_enable_periph_clk+0x42>
  402774:	281f      	cmp	r0, #31
  402776:	d80c      	bhi.n	402792 <pmc_enable_periph_clk+0x22>
  402778:	4b11      	ldr	r3, [pc, #68]	; (4027c0 <pmc_enable_periph_clk+0x50>)
  40277a:	699a      	ldr	r2, [r3, #24]
  40277c:	2301      	movs	r3, #1
  40277e:	4083      	lsls	r3, r0
  402780:	4393      	bics	r3, r2
  402782:	d018      	beq.n	4027b6 <pmc_enable_periph_clk+0x46>
  402784:	2301      	movs	r3, #1
  402786:	fa03 f000 	lsl.w	r0, r3, r0
  40278a:	4b0d      	ldr	r3, [pc, #52]	; (4027c0 <pmc_enable_periph_clk+0x50>)
  40278c:	6118      	str	r0, [r3, #16]
  40278e:	2000      	movs	r0, #0
  402790:	4770      	bx	lr
  402792:	3820      	subs	r0, #32
  402794:	4b0a      	ldr	r3, [pc, #40]	; (4027c0 <pmc_enable_periph_clk+0x50>)
  402796:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40279a:	2301      	movs	r3, #1
  40279c:	4083      	lsls	r3, r0
  40279e:	4393      	bics	r3, r2
  4027a0:	d00b      	beq.n	4027ba <pmc_enable_periph_clk+0x4a>
  4027a2:	2301      	movs	r3, #1
  4027a4:	fa03 f000 	lsl.w	r0, r3, r0
  4027a8:	4b05      	ldr	r3, [pc, #20]	; (4027c0 <pmc_enable_periph_clk+0x50>)
  4027aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  4027ae:	2000      	movs	r0, #0
  4027b0:	4770      	bx	lr
  4027b2:	2001      	movs	r0, #1
  4027b4:	4770      	bx	lr
  4027b6:	2000      	movs	r0, #0
  4027b8:	4770      	bx	lr
  4027ba:	2000      	movs	r0, #0
  4027bc:	4770      	bx	lr
  4027be:	bf00      	nop
  4027c0:	400e0600 	.word	0x400e0600

004027c4 <uart_init>:
  4027c4:	b410      	push	{r4}
  4027c6:	23ac      	movs	r3, #172	; 0xac
  4027c8:	6003      	str	r3, [r0, #0]
  4027ca:	680b      	ldr	r3, [r1, #0]
  4027cc:	684a      	ldr	r2, [r1, #4]
  4027ce:	fbb3 f3f2 	udiv	r3, r3, r2
  4027d2:	091b      	lsrs	r3, r3, #4
  4027d4:	1e5c      	subs	r4, r3, #1
  4027d6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4027da:	4294      	cmp	r4, r2
  4027dc:	d806      	bhi.n	4027ec <uart_init+0x28>
  4027de:	6203      	str	r3, [r0, #32]
  4027e0:	688b      	ldr	r3, [r1, #8]
  4027e2:	6043      	str	r3, [r0, #4]
  4027e4:	2350      	movs	r3, #80	; 0x50
  4027e6:	6003      	str	r3, [r0, #0]
  4027e8:	2000      	movs	r0, #0
  4027ea:	e000      	b.n	4027ee <uart_init+0x2a>
  4027ec:	2001      	movs	r0, #1
  4027ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4027f2:	4770      	bx	lr

004027f4 <uart_enable_tx>:
  4027f4:	2340      	movs	r3, #64	; 0x40
  4027f6:	6003      	str	r3, [r0, #0]
  4027f8:	4770      	bx	lr
  4027fa:	bf00      	nop

004027fc <uart_enable_rx>:
  4027fc:	2310      	movs	r3, #16
  4027fe:	6003      	str	r3, [r0, #0]
  402800:	4770      	bx	lr
  402802:	bf00      	nop

00402804 <uart_enable>:
  402804:	2350      	movs	r3, #80	; 0x50
  402806:	6003      	str	r3, [r0, #0]
  402808:	4770      	bx	lr
  40280a:	bf00      	nop

0040280c <uart_enable_interrupt>:
  40280c:	6081      	str	r1, [r0, #8]
  40280e:	4770      	bx	lr

00402810 <uart_is_tx_ready>:
  402810:	6940      	ldr	r0, [r0, #20]
  402812:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402816:	4770      	bx	lr

00402818 <uart_set_clock_divisor>:
  402818:	6201      	str	r1, [r0, #32]
  40281a:	4770      	bx	lr

0040281c <uart_write>:
  40281c:	6943      	ldr	r3, [r0, #20]
  40281e:	f013 0f02 	tst.w	r3, #2
  402822:	d002      	beq.n	40282a <uart_write+0xe>
  402824:	61c1      	str	r1, [r0, #28]
  402826:	2000      	movs	r0, #0
  402828:	4770      	bx	lr
  40282a:	2001      	movs	r0, #1
  40282c:	4770      	bx	lr
  40282e:	bf00      	nop

00402830 <board_init>:
#define PIOD_SPI					PIO_PD20|PIO_PD21|PIO_PD22
#define PIOB_SPI					PIO_PB2


void board_init(void)
{
  402830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402834:	b08f      	sub	sp, #60	; 0x3c
	   ######################################
					Setup Clock
	   ######################################
	   ###################################### */
	CONFIG_SYSCLK_SOURCE;
	supc_switch_sclk_to_32kxtal(SUPC,0);
  402836:	2100      	movs	r1, #0
  402838:	4876      	ldr	r0, [pc, #472]	; (402a14 <board_init+0x1e4>)
  40283a:	4b77      	ldr	r3, [pc, #476]	; (402a18 <board_init+0x1e8>)
  40283c:	4798      	blx	r3
	sysclk_init();
  40283e:	4b77      	ldr	r3, [pc, #476]	; (402a1c <board_init+0x1ec>)
  402840:	4798      	blx	r3
	/* ######################################
	   ######################################
					Enable UART
	   ######################################
	   ###################################### */
	const sam_uart_opt_t usart_console_settings = {
  402842:	4b77      	ldr	r3, [pc, #476]	; (402a20 <board_init+0x1f0>)
  402844:	ac0b      	add	r4, sp, #44	; 0x2c
  402846:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40284a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40284e:	2008      	movs	r0, #8
  402850:	4e74      	ldr	r6, [pc, #464]	; (402a24 <board_init+0x1f4>)
  402852:	47b0      	blx	r6
		UART_SERIAL_PARITY,
		UART_SERIAL_STOP_BIT,
		UART_MR_CHMODE_NORMAL
	};
	sysclk_enable_peripheral_clock(ID_UART1);
	pmc_enable_periph_clk(ID_UART1);
  402854:	2008      	movs	r0, #8
  402856:	47b0      	blx	r6
	uart_init(UART1, &usart_console_settings);
  402858:	4621      	mov	r1, r4
  40285a:	4873      	ldr	r0, [pc, #460]	; (402a28 <board_init+0x1f8>)
  40285c:	4b73      	ldr	r3, [pc, #460]	; (402a2c <board_init+0x1fc>)
  40285e:	4798      	blx	r3
	uart_enable(UART1);
  402860:	4871      	ldr	r0, [pc, #452]	; (402a28 <board_init+0x1f8>)
  402862:	4b73      	ldr	r3, [pc, #460]	; (402a30 <board_init+0x200>)
  402864:	4798      	blx	r3
	uart_enable_tx(UART1);
  402866:	4870      	ldr	r0, [pc, #448]	; (402a28 <board_init+0x1f8>)
  402868:	4b72      	ldr	r3, [pc, #456]	; (402a34 <board_init+0x204>)
  40286a:	4798      	blx	r3
	uart_enable_rx(UART1);
  40286c:	486e      	ldr	r0, [pc, #440]	; (402a28 <board_init+0x1f8>)
  40286e:	4b72      	ldr	r3, [pc, #456]	; (402a38 <board_init+0x208>)
  402870:	4798      	blx	r3
	uart_set_clock_divisor(UART1,(83/1)); //Pippin had GLOBAL_SLOWDOWN IT WAS VALUED 1
  402872:	2153      	movs	r1, #83	; 0x53
  402874:	486c      	ldr	r0, [pc, #432]	; (402a28 <board_init+0x1f8>)
  402876:	4b71      	ldr	r3, [pc, #452]	; (402a3c <board_init+0x20c>)
  402878:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PIOA);
  40287a:	200a      	movs	r0, #10
  40287c:	47b0      	blx	r6
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_C,1<<4 | 1<<5);
  40287e:	2230      	movs	r2, #48	; 0x30
  402880:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402884:	486e      	ldr	r0, [pc, #440]	; (402a40 <board_init+0x210>)
  402886:	f8df a25c 	ldr.w	sl, [pc, #604]	; 402ae4 <board_init+0x2b4>
  40288a:	47d0      	blx	sl
	//Test UART
	sendDebugString("MELLATRON9000 BOOT SEQUENCE\nUART CONSOLE STARTED ON UART4\nBaudRate: 115200\nBits: 8\nNo stop bits \n");
  40288c:	486d      	ldr	r0, [pc, #436]	; (402a44 <board_init+0x214>)
  40288e:	4d6e      	ldr	r5, [pc, #440]	; (402a48 <board_init+0x218>)
  402890:	47a8      	blx	r5
	   ######################################
	   ###################################### */
	//sendDebugString("LED INITIALIZATION - STARTED\n");
		//pio_set_peripheral(PIOB,PIO_TYPE_PIO_OUTPUT_1,1<<12);
		//pmc_enable_periph_clk(ID_PIOA);
		pmc_enable_periph_clk(ID_PIOD);
  402892:	2010      	movs	r0, #16
  402894:	47b0      	blx	r6
		pio_set_output(LED1,LOW,DISABLE,DISABLE);
  402896:	2400      	movs	r4, #0
  402898:	9400      	str	r4, [sp, #0]
  40289a:	4623      	mov	r3, r4
  40289c:	4622      	mov	r2, r4
  40289e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4028a2:	486a      	ldr	r0, [pc, #424]	; (402a4c <board_init+0x21c>)
  4028a4:	f8df b240 	ldr.w	fp, [pc, #576]	; 402ae8 <board_init+0x2b8>
  4028a8:	47d8      	blx	fp
		pio_set_output(LED2,LOW,DISABLE,DISABLE);
  4028aa:	9400      	str	r4, [sp, #0]
  4028ac:	4623      	mov	r3, r4
  4028ae:	4622      	mov	r2, r4
  4028b0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4028b4:	4865      	ldr	r0, [pc, #404]	; (402a4c <board_init+0x21c>)
  4028b6:	47d8      	blx	fp
		afec_ch_cfg.diff = false;
		afec_ch_cfg.gain = AFEC_GAINVALUE_1;
		
		//pmc_enable_periph_clk(AFEC0);
		
		afec_enable(AFEC0);
  4028b8:	f8df 9230 	ldr.w	r9, [pc, #560]	; 402aec <board_init+0x2bc>
  4028bc:	4648      	mov	r0, r9
  4028be:	4b64      	ldr	r3, [pc, #400]	; (402a50 <board_init+0x220>)
  4028c0:	4798      	blx	r3
		afec_get_config_defaults(&afec_cfg);
  4028c2:	a804      	add	r0, sp, #16
  4028c4:	4b63      	ldr	r3, [pc, #396]	; (402a54 <board_init+0x224>)
  4028c6:	4798      	blx	r3
		
		afec_init(AFEC0, &afec_cfg);
  4028c8:	a904      	add	r1, sp, #16
  4028ca:	4648      	mov	r0, r9
  4028cc:	4b62      	ldr	r3, [pc, #392]	; (402a58 <board_init+0x228>)
  4028ce:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4028d0:	f8c9 4064 	str.w	r4, [r9, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4028d4:	f44f 6880 	mov.w	r8, #1024	; 0x400
  4028d8:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
		
		afec_channel_set_analog_offset(AFEC0,AFEC_CHANNEL_0,1024);
		afec_enable_interrupt(AFEC0,AFEC_INTERRUPT_ALL);
  4028dc:	495f      	ldr	r1, [pc, #380]	; (402a5c <board_init+0x22c>)
  4028de:	4648      	mov	r0, r9
  4028e0:	4b5f      	ldr	r3, [pc, #380]	; (402a60 <board_init+0x230>)
  4028e2:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4028e4:	2301      	movs	r3, #1
  4028e6:	f8c9 3014 	str.w	r3, [r9, #20]
  4028ea:	2302      	movs	r3, #2
  4028ec:	f8c9 3014 	str.w	r3, [r9, #20]
	/* ######################################
	   ######################################
					Enable SPI
	   ######################################
	   ###################################### */
		sendDebugString("SPI INITIALIZATION - STARTED\n");
  4028f0:	485c      	ldr	r0, [pc, #368]	; (402a64 <board_init+0x234>)
  4028f2:	47a8      	blx	r5
  4028f4:	2015      	movs	r0, #21
  4028f6:	47b0      	blx	r6
		sysclk_enable_peripheral_clock(ID_SPI0);
		pmc_enable_periph_clk(ID_PIOD);
  4028f8:	2010      	movs	r0, #16
  4028fa:	47b0      	blx	r6
		pmc_enable_periph_clk(ID_PIOB);
  4028fc:	200b      	movs	r0, #11
  4028fe:	47b0      	blx	r6
		
		struct spi_device spidevice;
		spidevice.id = 0;
  402900:	f10d 0938 	add.w	r9, sp, #56	; 0x38
  402904:	f849 4d2c 	str.w	r4, [r9, #-44]!
		
		
		//Set up SPI
		spi_master_init(SPI0);
  402908:	4857      	ldr	r0, [pc, #348]	; (402a68 <board_init+0x238>)
  40290a:	4b58      	ldr	r3, [pc, #352]	; (402a6c <board_init+0x23c>)
  40290c:	4798      	blx	r3
		spi_master_setup_device(SPI0,&spidevice,SPI_MODE_0,16000000,0); //was 16000000
  40290e:	9400      	str	r4, [sp, #0]
  402910:	4b57      	ldr	r3, [pc, #348]	; (402a70 <board_init+0x240>)
  402912:	4622      	mov	r2, r4
  402914:	4649      	mov	r1, r9
  402916:	4854      	ldr	r0, [pc, #336]	; (402a68 <board_init+0x238>)
  402918:	4f56      	ldr	r7, [pc, #344]	; (402a74 <board_init+0x244>)
  40291a:	47b8      	blx	r7
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40291c:	4b52      	ldr	r3, [pc, #328]	; (402a68 <board_init+0x238>)
  40291e:	2201      	movs	r2, #1
  402920:	601a      	str	r2, [r3, #0]
		spi_enable(SPI0);
		spi_select_device(SPI0,&spidevice);
  402922:	4649      	mov	r1, r9
  402924:	4618      	mov	r0, r3
  402926:	4b54      	ldr	r3, [pc, #336]	; (402a78 <board_init+0x248>)
  402928:	4798      	blx	r3
		spi_disable_loopback(SPI0);
		spi_set_peripheral_chip_select_value(SPI0,spi_get_pcs(DEFAULT_CHIP_ID))*/
		
		
		
		pio_set_peripheral(PIOD,PIO_TYPE_PIO_PERIPH_B,PIOD_SPI);
  40292a:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
  40292e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402932:	4846      	ldr	r0, [pc, #280]	; (402a4c <board_init+0x21c>)
  402934:	47d0      	blx	sl
		pio_set_peripheral(PIOB,PIO_TYPE_PIO_PERIPH_D,PIOB_SPI);
  402936:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 402af0 <board_init+0x2c0>
  40293a:	2204      	movs	r2, #4
  40293c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402940:	4648      	mov	r0, r9
  402942:	47d0      	blx	sl
		sendDebugString("SPI INITIALIZATION - FINISHED\n");
  402944:	484d      	ldr	r0, [pc, #308]	; (402a7c <board_init+0x24c>)
  402946:	47a8      	blx	r5
		sendDebugString("DWM1000 INITIALIZATION - STARTED\n");
  402948:	484d      	ldr	r0, [pc, #308]	; (402a80 <board_init+0x250>)
  40294a:	47a8      	blx	r5
		pio_set_output(PIOB_DWM_RESET,LOW,DISABLE,DISABLE);
  40294c:	9400      	str	r4, [sp, #0]
  40294e:	4623      	mov	r3, r4
  402950:	4622      	mov	r2, r4
  402952:	2101      	movs	r1, #1
  402954:	4648      	mov	r0, r9
  402956:	47d8      	blx	fp
		pio_set(PIOB_DWM_RESET);
  402958:	2101      	movs	r1, #1
  40295a:	4648      	mov	r0, r9
  40295c:	4b49      	ldr	r3, [pc, #292]	; (402a84 <board_init+0x254>)
  40295e:	4798      	blx	r3
		pio_clear(PIOB_DWM_RESET);
  402960:	2101      	movs	r1, #1
  402962:	4648      	mov	r0, r9
  402964:	4b48      	ldr	r3, [pc, #288]	; (402a88 <board_init+0x258>)
  402966:	4798      	blx	r3
		
		delay_ms(10);
  402968:	f8df 9188 	ldr.w	r9, [pc, #392]	; 402af4 <board_init+0x2c4>
  40296c:	4648      	mov	r0, r9
  40296e:	4c47      	ldr	r4, [pc, #284]	; (402a8c <board_init+0x25c>)
  402970:	47a0      	blx	r4
		//DW1000_initialise();
		DW1000_initialise();
  402972:	4b47      	ldr	r3, [pc, #284]	; (402a90 <board_init+0x260>)
  402974:	4798      	blx	r3
		delay_ms(10);
  402976:	4648      	mov	r0, r9
  402978:	47a0      	blx	r4
		DW1000_toggleGPIO_MODE();
  40297a:	4b46      	ldr	r3, [pc, #280]	; (402a94 <board_init+0x264>)
  40297c:	4798      	blx	r3
		
		
		
		sendDebugString("DWM1000 INITIALIZATION - FINISHED\n");
  40297e:	4846      	ldr	r0, [pc, #280]	; (402a98 <board_init+0x268>)
  402980:	47a8      	blx	r5
	/* ######################################
	   ######################################
					Disable Watchdog
	   ######################################
	   ###################################### */
		sendDebugString("WATCHDOG INITIALIZATION - STARTED\n");
  402982:	4846      	ldr	r0, [pc, #280]	; (402a9c <board_init+0x26c>)
  402984:	47a8      	blx	r5
		wdt_disable(WDT);
  402986:	4846      	ldr	r0, [pc, #280]	; (402aa0 <board_init+0x270>)
  402988:	4b46      	ldr	r3, [pc, #280]	; (402aa4 <board_init+0x274>)
  40298a:	4798      	blx	r3
		sendDebugString("WATCHDOG INITIALIZATION - FINISHED\n");
  40298c:	4846      	ldr	r0, [pc, #280]	; (402aa8 <board_init+0x278>)
  40298e:	47a8      	blx	r5
		/* ######################################
	   ######################################
					Enable IRQ
	   ######################################
	   ###################################### */
		sendDebugString("GLOBAL IRQ INITIALIZATION - STARTED\n");
  402990:	4846      	ldr	r0, [pc, #280]	; (402aac <board_init+0x27c>)
  402992:	47a8      	blx	r5
		cpu_irq_enable();
  402994:	4b46      	ldr	r3, [pc, #280]	; (402ab0 <board_init+0x280>)
  402996:	f04f 0201 	mov.w	r2, #1
  40299a:	701a      	strb	r2, [r3, #0]
  40299c:	f3bf 8f5f 	dmb	sy
  4029a0:	b662      	cpsie	i
		sendDebugString("GLOBAL IRQ INITIALIZATION - FINISHED\n");
  4029a2:	4844      	ldr	r0, [pc, #272]	; (402ab4 <board_init+0x284>)
  4029a4:	47a8      	blx	r5
	/* ######################################
	   ######################################
                  Setup Switches
	   ######################################
	   ###################################### */
		pmc_enable_periph_clk(ID_PIOA);
  4029a6:	200a      	movs	r0, #10
  4029a8:	47b0      	blx	r6
		pio_set_input(PIOA,PIOA_BUTTSANDDIR,PIO_PULLUP|PIO_DEBOUNCE);
  4029aa:	4e43      	ldr	r6, [pc, #268]	; (402ab8 <board_init+0x288>)
  4029ac:	2209      	movs	r2, #9
  4029ae:	4631      	mov	r1, r6
  4029b0:	4823      	ldr	r0, [pc, #140]	; (402a40 <board_init+0x210>)
  4029b2:	4b42      	ldr	r3, [pc, #264]	; (402abc <board_init+0x28c>)
  4029b4:	4798      	blx	r3
		pio_set_debounce_filter(PIOA,PIOA_BUTTSANDDIR,100);
  4029b6:	2264      	movs	r2, #100	; 0x64
  4029b8:	4631      	mov	r1, r6
  4029ba:	4821      	ldr	r0, [pc, #132]	; (402a40 <board_init+0x210>)
  4029bc:	4b40      	ldr	r3, [pc, #256]	; (402ac0 <board_init+0x290>)
  4029be:	4798      	blx	r3
	   ######################################
                  Setup Interrupts
	   ######################################
	   ###################################### */
	
		sendDebugString("PERIPHERAL IRQ INITIALIZATION - STARTED\n");
  4029c0:	4840      	ldr	r0, [pc, #256]	; (402ac4 <board_init+0x294>)
  4029c2:	47a8      	blx	r5
		//NVIC_ClearPendingIRQ(ISI_IRQn);
		//NVIC_SetPriority(ISI_IRQn,7);
		//NVIC_EnableIRQ(ISI_IRQn);
		
		//UART4
		uart_enable_interrupt(UART1,UART_IER_RXRDY);
  4029c4:	2101      	movs	r1, #1
  4029c6:	4818      	ldr	r0, [pc, #96]	; (402a28 <board_init+0x1f8>)
  4029c8:	4b3f      	ldr	r3, [pc, #252]	; (402ac8 <board_init+0x298>)
  4029ca:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4029cc:	4c3f      	ldr	r4, [pc, #252]	; (402acc <board_init+0x29c>)
  4029ce:	f44f 7380 	mov.w	r3, #256	; 0x100
  4029d2:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4029d6:	27c0      	movs	r7, #192	; 0xc0
  4029d8:	f884 7308 	strb.w	r7, [r4, #776]	; 0x308
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4029dc:	6023      	str	r3, [r4, #0]
		NVIC_ClearPendingIRQ(UART1_IRQn);
		NVIC_SetPriority(UART1_IRQn,6);
		NVIC_EnableIRQ(UART1_IRQn);
		sendDebugString("PERIPHERAL IRQ INITIALIZATION - FINISHED\n");
  4029de:	483c      	ldr	r0, [pc, #240]	; (402ad0 <board_init+0x2a0>)
  4029e0:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4029e2:	f8c4 8080 	str.w	r8, [r4, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4029e6:	f8c4 8180 	str.w	r8, [r4, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4029ea:	f884 730a 	strb.w	r7, [r4, #778]	; 0x30a

		NVIC_DisableIRQ(PIOA_IRQn);
		NVIC_ClearPendingIRQ(PIOA_IRQn);
		NVIC_SetPriority(PIOA_IRQn, 6);
		pio_enable_interrupt(PIOA,PIOA_BUTTSANDDIR);
  4029ee:	4631      	mov	r1, r6
  4029f0:	4813      	ldr	r0, [pc, #76]	; (402a40 <board_init+0x210>)
  4029f2:	4b38      	ldr	r3, [pc, #224]	; (402ad4 <board_init+0x2a4>)
  4029f4:	4798      	blx	r3
		pio_configure_interrupt(PIOA,PIOA_BUTTONS, PIO_IT_FALL_EDGE);
  4029f6:	2250      	movs	r2, #80	; 0x50
  4029f8:	4937      	ldr	r1, [pc, #220]	; (402ad8 <board_init+0x2a8>)
  4029fa:	4811      	ldr	r0, [pc, #68]	; (402a40 <board_init+0x210>)
  4029fc:	4d37      	ldr	r5, [pc, #220]	; (402adc <board_init+0x2ac>)
  4029fe:	47a8      	blx	r5
		pio_configure_interrupt(PIOA,PIOA_DIRECTIONS, PIO_IT_EDGE);
  402a00:	2240      	movs	r2, #64	; 0x40
  402a02:	4937      	ldr	r1, [pc, #220]	; (402ae0 <board_init+0x2b0>)
  402a04:	480e      	ldr	r0, [pc, #56]	; (402a40 <board_init+0x210>)
  402a06:	47a8      	blx	r5
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402a08:	f8c4 8000 	str.w	r8, [r4]
		NVIC_EnableIRQ(PIOA_IRQn);
		
		 
}
  402a0c:	b00f      	add	sp, #60	; 0x3c
  402a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a12:	bf00      	nop
  402a14:	400e1810 	.word	0x400e1810
  402a18:	00400515 	.word	0x00400515
  402a1c:	00402241 	.word	0x00402241
  402a20:	00408784 	.word	0x00408784
  402a24:	00402771 	.word	0x00402771
  402a28:	400e0a00 	.word	0x400e0a00
  402a2c:	004027c5 	.word	0x004027c5
  402a30:	00402805 	.word	0x00402805
  402a34:	004027f5 	.word	0x004027f5
  402a38:	004027fd 	.word	0x004027fd
  402a3c:	00402819 	.word	0x00402819
  402a40:	400e0e00 	.word	0x400e0e00
  402a44:	00408790 	.word	0x00408790
  402a48:	00402d4d 	.word	0x00402d4d
  402a4c:	400e1400 	.word	0x400e1400
  402a50:	00402489 	.word	0x00402489
  402a54:	00402331 	.word	0x00402331
  402a58:	00402361 	.word	0x00402361
  402a5c:	47000fff 	.word	0x47000fff
  402a60:	00402429 	.word	0x00402429
  402a64:	004087f4 	.word	0x004087f4
  402a68:	40008000 	.word	0x40008000
  402a6c:	0040019d 	.word	0x0040019d
  402a70:	00f42400 	.word	0x00f42400
  402a74:	004001f1 	.word	0x004001f1
  402a78:	00400271 	.word	0x00400271
  402a7c:	00408814 	.word	0x00408814
  402a80:	00408834 	.word	0x00408834
  402a84:	00402509 	.word	0x00402509
  402a88:	0040250d 	.word	0x0040250d
  402a8c:	20400001 	.word	0x20400001
  402a90:	00402f79 	.word	0x00402f79
  402a94:	0040318d 	.word	0x0040318d
  402a98:	00408858 	.word	0x00408858
  402a9c:	0040887c 	.word	0x0040887c
  402aa0:	400e1850 	.word	0x400e1850
  402aa4:	00400541 	.word	0x00400541
  402aa8:	004088a0 	.word	0x004088a0
  402aac:	004088c4 	.word	0x004088c4
  402ab0:	20400010 	.word	0x20400010
  402ab4:	004088ec 	.word	0x004088ec
  402ab8:	01dff800 	.word	0x01dff800
  402abc:	004025a5 	.word	0x004025a5
  402ac0:	004024ed 	.word	0x004024ed
  402ac4:	00408914 	.word	0x00408914
  402ac8:	0040280d 	.word	0x0040280d
  402acc:	e000e100 	.word	0xe000e100
  402ad0:	00408940 	.word	0x00408940
  402ad4:	00402639 	.word	0x00402639
  402ad8:	01043800 	.word	0x01043800
  402adc:	00402605 	.word	0x00402605
  402ae0:	00dbc000 	.word	0x00dbc000
  402ae4:	00402511 	.word	0x00402511
  402ae8:	004025dd 	.word	0x004025dd
  402aec:	4003c000 	.word	0x4003c000
  402af0:	400e1000 	.word	0x400e1000
  402af4:	0007b784 	.word	0x0007b784

00402af8 <Dummy_Handler>:
  402af8:	e7fe      	b.n	402af8 <Dummy_Handler>
  402afa:	bf00      	nop

00402afc <Reset_Handler>:
  402afc:	b508      	push	{r3, lr}
  402afe:	4b19      	ldr	r3, [pc, #100]	; (402b64 <Reset_Handler+0x68>)
  402b00:	4a19      	ldr	r2, [pc, #100]	; (402b68 <Reset_Handler+0x6c>)
  402b02:	429a      	cmp	r2, r3
  402b04:	d003      	beq.n	402b0e <Reset_Handler+0x12>
  402b06:	4b19      	ldr	r3, [pc, #100]	; (402b6c <Reset_Handler+0x70>)
  402b08:	4a16      	ldr	r2, [pc, #88]	; (402b64 <Reset_Handler+0x68>)
  402b0a:	429a      	cmp	r2, r3
  402b0c:	d304      	bcc.n	402b18 <Reset_Handler+0x1c>
  402b0e:	4b18      	ldr	r3, [pc, #96]	; (402b70 <Reset_Handler+0x74>)
  402b10:	4a18      	ldr	r2, [pc, #96]	; (402b74 <Reset_Handler+0x78>)
  402b12:	429a      	cmp	r2, r3
  402b14:	d30f      	bcc.n	402b36 <Reset_Handler+0x3a>
  402b16:	e01a      	b.n	402b4e <Reset_Handler+0x52>
  402b18:	4912      	ldr	r1, [pc, #72]	; (402b64 <Reset_Handler+0x68>)
  402b1a:	4b17      	ldr	r3, [pc, #92]	; (402b78 <Reset_Handler+0x7c>)
  402b1c:	1a5b      	subs	r3, r3, r1
  402b1e:	f023 0303 	bic.w	r3, r3, #3
  402b22:	3304      	adds	r3, #4
  402b24:	4a10      	ldr	r2, [pc, #64]	; (402b68 <Reset_Handler+0x6c>)
  402b26:	4413      	add	r3, r2
  402b28:	f852 0b04 	ldr.w	r0, [r2], #4
  402b2c:	f841 0b04 	str.w	r0, [r1], #4
  402b30:	429a      	cmp	r2, r3
  402b32:	d1f9      	bne.n	402b28 <Reset_Handler+0x2c>
  402b34:	e7eb      	b.n	402b0e <Reset_Handler+0x12>
  402b36:	4b11      	ldr	r3, [pc, #68]	; (402b7c <Reset_Handler+0x80>)
  402b38:	4a11      	ldr	r2, [pc, #68]	; (402b80 <Reset_Handler+0x84>)
  402b3a:	1ad2      	subs	r2, r2, r3
  402b3c:	f022 0203 	bic.w	r2, r2, #3
  402b40:	441a      	add	r2, r3
  402b42:	3b04      	subs	r3, #4
  402b44:	2100      	movs	r1, #0
  402b46:	f843 1b04 	str.w	r1, [r3], #4
  402b4a:	4293      	cmp	r3, r2
  402b4c:	d1fb      	bne.n	402b46 <Reset_Handler+0x4a>
  402b4e:	4a0d      	ldr	r2, [pc, #52]	; (402b84 <Reset_Handler+0x88>)
  402b50:	4b0d      	ldr	r3, [pc, #52]	; (402b88 <Reset_Handler+0x8c>)
  402b52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402b56:	6093      	str	r3, [r2, #8]
  402b58:	4b0c      	ldr	r3, [pc, #48]	; (402b8c <Reset_Handler+0x90>)
  402b5a:	4798      	blx	r3
  402b5c:	4b0c      	ldr	r3, [pc, #48]	; (402b90 <Reset_Handler+0x94>)
  402b5e:	4798      	blx	r3
  402b60:	e7fe      	b.n	402b60 <Reset_Handler+0x64>
  402b62:	bf00      	nop
  402b64:	20400000 	.word	0x20400000
  402b68:	00408cc0 	.word	0x00408cc0
  402b6c:	2040088c 	.word	0x2040088c
  402b70:	2040c494 	.word	0x2040c494
  402b74:	2040088c 	.word	0x2040088c
  402b78:	2040088b 	.word	0x2040088b
  402b7c:	20400890 	.word	0x20400890
  402b80:	2040c497 	.word	0x2040c497
  402b84:	e000ed00 	.word	0xe000ed00
  402b88:	00400000 	.word	0x00400000
  402b8c:	004044f9 	.word	0x004044f9
  402b90:	00403355 	.word	0x00403355

00402b94 <SystemCoreClockUpdate>:
  402b94:	4b3c      	ldr	r3, [pc, #240]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b98:	f003 0303 	and.w	r3, r3, #3
  402b9c:	2b01      	cmp	r3, #1
  402b9e:	d00f      	beq.n	402bc0 <SystemCoreClockUpdate+0x2c>
  402ba0:	b113      	cbz	r3, 402ba8 <SystemCoreClockUpdate+0x14>
  402ba2:	2b02      	cmp	r3, #2
  402ba4:	d029      	beq.n	402bfa <SystemCoreClockUpdate+0x66>
  402ba6:	e057      	b.n	402c58 <SystemCoreClockUpdate+0xc4>
  402ba8:	4b38      	ldr	r3, [pc, #224]	; (402c8c <SystemCoreClockUpdate+0xf8>)
  402baa:	695b      	ldr	r3, [r3, #20]
  402bac:	f013 0f80 	tst.w	r3, #128	; 0x80
  402bb0:	bf14      	ite	ne
  402bb2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  402bb6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402bba:	4b35      	ldr	r3, [pc, #212]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402bbc:	601a      	str	r2, [r3, #0]
  402bbe:	e04b      	b.n	402c58 <SystemCoreClockUpdate+0xc4>
  402bc0:	4b31      	ldr	r3, [pc, #196]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402bc2:	6a1b      	ldr	r3, [r3, #32]
  402bc4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402bc8:	d003      	beq.n	402bd2 <SystemCoreClockUpdate+0x3e>
  402bca:	4a32      	ldr	r2, [pc, #200]	; (402c94 <SystemCoreClockUpdate+0x100>)
  402bcc:	4b30      	ldr	r3, [pc, #192]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402bce:	601a      	str	r2, [r3, #0]
  402bd0:	e042      	b.n	402c58 <SystemCoreClockUpdate+0xc4>
  402bd2:	4a31      	ldr	r2, [pc, #196]	; (402c98 <SystemCoreClockUpdate+0x104>)
  402bd4:	4b2e      	ldr	r3, [pc, #184]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402bd6:	601a      	str	r2, [r3, #0]
  402bd8:	4b2b      	ldr	r3, [pc, #172]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402bda:	6a1b      	ldr	r3, [r3, #32]
  402bdc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402be0:	2b10      	cmp	r3, #16
  402be2:	d002      	beq.n	402bea <SystemCoreClockUpdate+0x56>
  402be4:	2b20      	cmp	r3, #32
  402be6:	d004      	beq.n	402bf2 <SystemCoreClockUpdate+0x5e>
  402be8:	e036      	b.n	402c58 <SystemCoreClockUpdate+0xc4>
  402bea:	4a2c      	ldr	r2, [pc, #176]	; (402c9c <SystemCoreClockUpdate+0x108>)
  402bec:	4b28      	ldr	r3, [pc, #160]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402bee:	601a      	str	r2, [r3, #0]
  402bf0:	e032      	b.n	402c58 <SystemCoreClockUpdate+0xc4>
  402bf2:	4a28      	ldr	r2, [pc, #160]	; (402c94 <SystemCoreClockUpdate+0x100>)
  402bf4:	4b26      	ldr	r3, [pc, #152]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402bf6:	601a      	str	r2, [r3, #0]
  402bf8:	e02e      	b.n	402c58 <SystemCoreClockUpdate+0xc4>
  402bfa:	4b23      	ldr	r3, [pc, #140]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402bfc:	6a1b      	ldr	r3, [r3, #32]
  402bfe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402c02:	d003      	beq.n	402c0c <SystemCoreClockUpdate+0x78>
  402c04:	4a23      	ldr	r2, [pc, #140]	; (402c94 <SystemCoreClockUpdate+0x100>)
  402c06:	4b22      	ldr	r3, [pc, #136]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c08:	601a      	str	r2, [r3, #0]
  402c0a:	e012      	b.n	402c32 <SystemCoreClockUpdate+0x9e>
  402c0c:	4a22      	ldr	r2, [pc, #136]	; (402c98 <SystemCoreClockUpdate+0x104>)
  402c0e:	4b20      	ldr	r3, [pc, #128]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c10:	601a      	str	r2, [r3, #0]
  402c12:	4b1d      	ldr	r3, [pc, #116]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402c14:	6a1b      	ldr	r3, [r3, #32]
  402c16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402c1a:	2b10      	cmp	r3, #16
  402c1c:	d002      	beq.n	402c24 <SystemCoreClockUpdate+0x90>
  402c1e:	2b20      	cmp	r3, #32
  402c20:	d004      	beq.n	402c2c <SystemCoreClockUpdate+0x98>
  402c22:	e006      	b.n	402c32 <SystemCoreClockUpdate+0x9e>
  402c24:	4a1d      	ldr	r2, [pc, #116]	; (402c9c <SystemCoreClockUpdate+0x108>)
  402c26:	4b1a      	ldr	r3, [pc, #104]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c28:	601a      	str	r2, [r3, #0]
  402c2a:	e002      	b.n	402c32 <SystemCoreClockUpdate+0x9e>
  402c2c:	4a19      	ldr	r2, [pc, #100]	; (402c94 <SystemCoreClockUpdate+0x100>)
  402c2e:	4b18      	ldr	r3, [pc, #96]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c30:	601a      	str	r2, [r3, #0]
  402c32:	4b15      	ldr	r3, [pc, #84]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c36:	f003 0303 	and.w	r3, r3, #3
  402c3a:	2b02      	cmp	r3, #2
  402c3c:	d10c      	bne.n	402c58 <SystemCoreClockUpdate+0xc4>
  402c3e:	4a12      	ldr	r2, [pc, #72]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402c40:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402c42:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402c44:	4812      	ldr	r0, [pc, #72]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c46:	f3c3 410a 	ubfx	r1, r3, #16, #11
  402c4a:	6803      	ldr	r3, [r0, #0]
  402c4c:	fb01 3303 	mla	r3, r1, r3, r3
  402c50:	b2d2      	uxtb	r2, r2
  402c52:	fbb3 f3f2 	udiv	r3, r3, r2
  402c56:	6003      	str	r3, [r0, #0]
  402c58:	4b0b      	ldr	r3, [pc, #44]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402c60:	2b70      	cmp	r3, #112	; 0x70
  402c62:	d107      	bne.n	402c74 <SystemCoreClockUpdate+0xe0>
  402c64:	4a0a      	ldr	r2, [pc, #40]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c66:	6813      	ldr	r3, [r2, #0]
  402c68:	490d      	ldr	r1, [pc, #52]	; (402ca0 <SystemCoreClockUpdate+0x10c>)
  402c6a:	fba1 1303 	umull	r1, r3, r1, r3
  402c6e:	085b      	lsrs	r3, r3, #1
  402c70:	6013      	str	r3, [r2, #0]
  402c72:	4770      	bx	lr
  402c74:	4b04      	ldr	r3, [pc, #16]	; (402c88 <SystemCoreClockUpdate+0xf4>)
  402c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c78:	4905      	ldr	r1, [pc, #20]	; (402c90 <SystemCoreClockUpdate+0xfc>)
  402c7a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  402c7e:	680b      	ldr	r3, [r1, #0]
  402c80:	40d3      	lsrs	r3, r2
  402c82:	600b      	str	r3, [r1, #0]
  402c84:	4770      	bx	lr
  402c86:	bf00      	nop
  402c88:	400e0600 	.word	0x400e0600
  402c8c:	400e1810 	.word	0x400e1810
  402c90:	20400014 	.word	0x20400014
  402c94:	00b71b00 	.word	0x00b71b00
  402c98:	003d0900 	.word	0x003d0900
  402c9c:	007a1200 	.word	0x007a1200
  402ca0:	aaaaaaab 	.word	0xaaaaaaab

00402ca4 <system_init_flash>:
  402ca4:	4b12      	ldr	r3, [pc, #72]	; (402cf0 <system_init_flash+0x4c>)
  402ca6:	4298      	cmp	r0, r3
  402ca8:	d804      	bhi.n	402cb4 <system_init_flash+0x10>
  402caa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402cae:	4b11      	ldr	r3, [pc, #68]	; (402cf4 <system_init_flash+0x50>)
  402cb0:	601a      	str	r2, [r3, #0]
  402cb2:	4770      	bx	lr
  402cb4:	4b10      	ldr	r3, [pc, #64]	; (402cf8 <system_init_flash+0x54>)
  402cb6:	4298      	cmp	r0, r3
  402cb8:	d803      	bhi.n	402cc2 <system_init_flash+0x1e>
  402cba:	4a10      	ldr	r2, [pc, #64]	; (402cfc <system_init_flash+0x58>)
  402cbc:	4b0d      	ldr	r3, [pc, #52]	; (402cf4 <system_init_flash+0x50>)
  402cbe:	601a      	str	r2, [r3, #0]
  402cc0:	4770      	bx	lr
  402cc2:	4b0f      	ldr	r3, [pc, #60]	; (402d00 <system_init_flash+0x5c>)
  402cc4:	4298      	cmp	r0, r3
  402cc6:	d803      	bhi.n	402cd0 <system_init_flash+0x2c>
  402cc8:	4a0e      	ldr	r2, [pc, #56]	; (402d04 <system_init_flash+0x60>)
  402cca:	4b0a      	ldr	r3, [pc, #40]	; (402cf4 <system_init_flash+0x50>)
  402ccc:	601a      	str	r2, [r3, #0]
  402cce:	4770      	bx	lr
  402cd0:	4b0d      	ldr	r3, [pc, #52]	; (402d08 <system_init_flash+0x64>)
  402cd2:	4298      	cmp	r0, r3
  402cd4:	d803      	bhi.n	402cde <system_init_flash+0x3a>
  402cd6:	4a0d      	ldr	r2, [pc, #52]	; (402d0c <system_init_flash+0x68>)
  402cd8:	4b06      	ldr	r3, [pc, #24]	; (402cf4 <system_init_flash+0x50>)
  402cda:	601a      	str	r2, [r3, #0]
  402cdc:	4770      	bx	lr
  402cde:	4b0c      	ldr	r3, [pc, #48]	; (402d10 <system_init_flash+0x6c>)
  402ce0:	4298      	cmp	r0, r3
  402ce2:	bf94      	ite	ls
  402ce4:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
  402ce8:	4a0a      	ldrhi	r2, [pc, #40]	; (402d14 <system_init_flash+0x70>)
  402cea:	4b02      	ldr	r3, [pc, #8]	; (402cf4 <system_init_flash+0x50>)
  402cec:	601a      	str	r2, [r3, #0]
  402cee:	4770      	bx	lr
  402cf0:	01312cff 	.word	0x01312cff
  402cf4:	400e0c00 	.word	0x400e0c00
  402cf8:	026259ff 	.word	0x026259ff
  402cfc:	04000100 	.word	0x04000100
  402d00:	039386ff 	.word	0x039386ff
  402d04:	04000200 	.word	0x04000200
  402d08:	04c4b3ff 	.word	0x04c4b3ff
  402d0c:	04000300 	.word	0x04000300
  402d10:	05f5e0ff 	.word	0x05f5e0ff
  402d14:	04000500 	.word	0x04000500

00402d18 <_sbrk>:
  402d18:	4b09      	ldr	r3, [pc, #36]	; (402d40 <_sbrk+0x28>)
  402d1a:	681b      	ldr	r3, [r3, #0]
  402d1c:	b913      	cbnz	r3, 402d24 <_sbrk+0xc>
  402d1e:	4a09      	ldr	r2, [pc, #36]	; (402d44 <_sbrk+0x2c>)
  402d20:	4b07      	ldr	r3, [pc, #28]	; (402d40 <_sbrk+0x28>)
  402d22:	601a      	str	r2, [r3, #0]
  402d24:	4b06      	ldr	r3, [pc, #24]	; (402d40 <_sbrk+0x28>)
  402d26:	681b      	ldr	r3, [r3, #0]
  402d28:	181a      	adds	r2, r3, r0
  402d2a:	4907      	ldr	r1, [pc, #28]	; (402d48 <_sbrk+0x30>)
  402d2c:	4291      	cmp	r1, r2
  402d2e:	db04      	blt.n	402d3a <_sbrk+0x22>
  402d30:	4610      	mov	r0, r2
  402d32:	4a03      	ldr	r2, [pc, #12]	; (402d40 <_sbrk+0x28>)
  402d34:	6010      	str	r0, [r2, #0]
  402d36:	4618      	mov	r0, r3
  402d38:	4770      	bx	lr
  402d3a:	f04f 30ff 	mov.w	r0, #4294967295
  402d3e:	4770      	bx	lr
  402d40:	2040c344 	.word	0x2040c344
  402d44:	2040e698 	.word	0x2040e698
  402d48:	2045fffc 	.word	0x2045fffc

00402d4c <sendDebugString>:
  402d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402d50:	4680      	mov	r8, r0
  402d52:	1e47      	subs	r7, r0, #1
  402d54:	2600      	movs	r6, #0
  402d56:	f8df 9034 	ldr.w	r9, [pc, #52]	; 402d8c <sendDebugString+0x40>
  402d5a:	4d0a      	ldr	r5, [pc, #40]	; (402d84 <sendDebugString+0x38>)
  402d5c:	4c0a      	ldr	r4, [pc, #40]	; (402d88 <sendDebugString+0x3c>)
  402d5e:	f8df a030 	ldr.w	sl, [pc, #48]	; 402d90 <sendDebugString+0x44>
  402d62:	e008      	b.n	402d76 <sendDebugString+0x2a>
  402d64:	4620      	mov	r0, r4
  402d66:	47a8      	blx	r5
  402d68:	2800      	cmp	r0, #0
  402d6a:	d0fb      	beq.n	402d64 <sendDebugString+0x18>
  402d6c:	f817 1f01 	ldrb.w	r1, [r7, #1]!
  402d70:	4620      	mov	r0, r4
  402d72:	47d0      	blx	sl
  402d74:	3601      	adds	r6, #1
  402d76:	4640      	mov	r0, r8
  402d78:	47c8      	blx	r9
  402d7a:	42b0      	cmp	r0, r6
  402d7c:	d8f2      	bhi.n	402d64 <sendDebugString+0x18>
  402d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d82:	bf00      	nop
  402d84:	00402811 	.word	0x00402811
  402d88:	400e0a00 	.word	0x400e0a00
  402d8c:	00404781 	.word	0x00404781
  402d90:	0040281d 	.word	0x0040281d

00402d94 <DW1000_readReg>:
}

/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
  402d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402d98:	b084      	sub	sp, #16
  402d9a:	af00      	add	r7, sp, #0
	int header [3];
	int headerLen = 1;
	uint8_t data[n];
  402d9c:	1ddc      	adds	r4, r3, #7
  402d9e:	f024 0407 	bic.w	r4, r4, #7
  402da2:	ebad 0d04 	sub.w	sp, sp, r4

	struct spi_device2{
		uint32_t id;
	}spidevice1;

	spidevice1.id = 0;
  402da6:	2400      	movs	r4, #0
  402da8:	603c      	str	r4, [r7, #0]


	/* Filter results more than 4 octets */
	if (n > 8) {
  402daa:	2b08      	cmp	r3, #8
  402dac:	dc44      	bgt.n	402e38 <DW1000_readReg+0xa4>
  402dae:	466d      	mov	r5, sp
		return 0;									// TODO: return error
	}

	/* Generate header */
    if (!subindex) {
  402db0:	b919      	cbnz	r1, 402dba <DW1000_readReg+0x26>
    	header[0] = DW1000_READ | cmd;						// 0x80 OR with command if no sub-index
  402db2:	6078      	str	r0, [r7, #4]
/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
	int header [3];
	int headerLen = 1;
  402db4:	f04f 0a01 	mov.w	sl, #1
  402db8:	e012      	b.n	402de0 <DW1000_readReg+0x4c>
	/* Generate header */
    if (!subindex) {
    	header[0] = DW1000_READ | cmd;						// 0x80 OR with command if no sub-index
    }
    else {
    	header[0] = DW1000_READ_SUB | cmd;					// 0x40 OR with command if sub-index is present
  402dba:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  402dbe:	6078      	str	r0, [r7, #4]
    	if (offset < 128) {							// Check if extended sub-index is needed
  402dc0:	2a7f      	cmp	r2, #127	; 0x7f
  402dc2:	d803      	bhi.n	402dcc <DW1000_readReg+0x38>
    		header[1] = offset;						
  402dc4:	60ba      	str	r2, [r7, #8]
    		headerLen = 2;
  402dc6:	f04f 0a02 	mov.w	sl, #2
  402dca:	e009      	b.n	402de0 <DW1000_readReg+0x4c>
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
    		header[1] = 0x80 | sub1;
  402dcc:	f002 017f 	and.w	r1, r2, #127	; 0x7f
  402dd0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  402dd4:	60b9      	str	r1, [r7, #8]
    		header[2] = sub2;
  402dd6:	f3c2 12c7 	ubfx	r2, r2, #7, #8
  402dda:	60fa      	str	r2, [r7, #12]
    		headerLen = 3;
  402ddc:	f04f 0a03 	mov.w	sl, #3
  402de0:	461c      	mov	r4, r3
    	}
    }
	
	spi_select_device(SPI0,&spidevice1);
  402de2:	4e1a      	ldr	r6, [pc, #104]	; (402e4c <DW1000_readReg+0xb8>)
  402de4:	4639      	mov	r1, r7
  402de6:	4630      	mov	r0, r6
  402de8:	4b19      	ldr	r3, [pc, #100]	; (402e50 <DW1000_readReg+0xbc>)
  402dea:	4798      	blx	r3
	spi_write_packet(SPI0,header,headerLen);
  402dec:	4652      	mov	r2, sl
  402dee:	1d39      	adds	r1, r7, #4
  402df0:	4630      	mov	r0, r6
  402df2:	4b18      	ldr	r3, [pc, #96]	; (402e54 <DW1000_readReg+0xc0>)
  402df4:	4798      	blx	r3


	spi_read_packet(SPI0,data,n);
  402df6:	4622      	mov	r2, r4
  402df8:	4629      	mov	r1, r5
  402dfa:	4630      	mov	r0, r6
  402dfc:	4b16      	ldr	r3, [pc, #88]	; (402e58 <DW1000_readReg+0xc4>)
  402dfe:	4798      	blx	r3
	spi_deselect_device(SPI0,&spidevice1);
  402e00:	4639      	mov	r1, r7
  402e02:	4630      	mov	r0, r6
  402e04:	4b15      	ldr	r3, [pc, #84]	; (402e5c <DW1000_readReg+0xc8>)
  402e06:	4798      	blx	r3
				//qspi_write(QSPI,Qbuf+1,1);
				//qspi_read(QSPI,Qbuf,4);
				//sprintf(buf,"recived Test: 0x%02x%02x%02x%02x\n",Qbuf[3],Qbuf[2],Qbuf[1],Qbuf[0]);
				//sendDebugString(buf);
	
	for (i = n-1; i >= 0; i--) {
  402e08:	2c01      	cmp	r4, #1
  402e0a:	d418      	bmi.n	402e3e <DW1000_readReg+0xaa>
  402e0c:	192b      	adds	r3, r5, r4
  402e0e:	4629      	mov	r1, r5
  402e10:	2400      	movs	r4, #0
  402e12:	2500      	movs	r5, #0
		result = (result << 8) | data[i];
  402e14:	ea4f 2905 	mov.w	r9, r5, lsl #8
  402e18:	ea49 6914 	orr.w	r9, r9, r4, lsr #24
  402e1c:	ea4f 2804 	mov.w	r8, r4, lsl #8
  402e20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  402e24:	2500      	movs	r5, #0
  402e26:	ea44 0408 	orr.w	r4, r4, r8
  402e2a:	ea45 0509 	orr.w	r5, r5, r9
				//qspi_write(QSPI,Qbuf+1,1);
				//qspi_read(QSPI,Qbuf,4);
				//sprintf(buf,"recived Test: 0x%02x%02x%02x%02x\n",Qbuf[3],Qbuf[2],Qbuf[1],Qbuf[0]);
				//sendDebugString(buf);
	
	for (i = n-1; i >= 0; i--) {
  402e2e:	428b      	cmp	r3, r1
  402e30:	d1f0      	bne.n	402e14 <DW1000_readReg+0x80>
		result = (result << 8) | data[i];
  402e32:	4620      	mov	r0, r4
  402e34:	4629      	mov	r1, r5
  402e36:	e004      	b.n	402e42 <DW1000_readReg+0xae>
	spidevice1.id = 0;


	/* Filter results more than 4 octets */
	if (n > 8) {
		return 0;									// TODO: return error
  402e38:	2000      	movs	r0, #0
  402e3a:	4601      	mov	r1, r0
  402e3c:	e001      	b.n	402e42 <DW1000_readReg+0xae>

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
	int header [3];
	int headerLen = 1;
	uint8_t data[n];
	uint64_t result = 0;
  402e3e:	2000      	movs	r0, #0
  402e40:	4601      	mov	r1, r0
	for (i = n-1; i >= 0; i--) {
		result = (result << 8) | data[i];
	}

	return result;
}
  402e42:	3710      	adds	r7, #16
  402e44:	46bd      	mov	sp, r7
  402e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e4a:	bf00      	nop
  402e4c:	40008000 	.word	0x40008000
  402e50:	00400271 	.word	0x00400271
  402e54:	004002bd 	.word	0x004002bd
  402e58:	004002f5 	.word	0x004002f5
  402e5c:	0040029d 	.word	0x0040029d

00402e60 <DW1000_readDeviceIdentifier>:
	 DW1000_writeReg(OTP_IF_ID, DW1000_SUB, OTP_CTRL, 0x8000, OTP_IF_LEN);
	 delay_ms(150);
	 DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, (temp | PMSC_CTRL1_LDERUNE), PMSC_CTRL1_LEN);
}

uint64_t DW1000_readDeviceIdentifier() {
  402e60:	b510      	push	{r4, lr}
	uint64_t result = DW1000_readReg(DEV_ID_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, DEV_ID_LEN);
  402e62:	2304      	movs	r3, #4
  402e64:	2200      	movs	r2, #0
  402e66:	4611      	mov	r1, r2
  402e68:	4610      	mov	r0, r2
  402e6a:	4c01      	ldr	r4, [pc, #4]	; (402e70 <DW1000_readDeviceIdentifier+0x10>)
  402e6c:	47a0      	blx	r4
	return result;
}
  402e6e:	bd10      	pop	{r4, pc}
  402e70:	00402d95 	.word	0x00402d95

00402e74 <DW1000_readSystemStatus>:
uint64_t DW1000_readSystemConfiguration() {
	DW1000__syscfg = DW1000_readReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_CFG_LEN);
	return DW1000__syscfg;
}

uint64_t DW1000_readSystemStatus() {
  402e74:	b510      	push	{r4, lr}
	DW1000__sysstat = DW1000_readReg(SYS_STATUS_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_STATUS_LEN);
  402e76:	2305      	movs	r3, #5
  402e78:	2200      	movs	r2, #0
  402e7a:	4611      	mov	r1, r2
  402e7c:	200f      	movs	r0, #15
  402e7e:	4c03      	ldr	r4, [pc, #12]	; (402e8c <DW1000_readSystemStatus+0x18>)
  402e80:	47a0      	blx	r4
  402e82:	4b03      	ldr	r3, [pc, #12]	; (402e90 <DW1000_readSystemStatus+0x1c>)
  402e84:	6018      	str	r0, [r3, #0]
	return DW1000__sysstat;
}
  402e86:	17c1      	asrs	r1, r0, #31
  402e88:	bd10      	pop	{r4, pc}
  402e8a:	bf00      	nop
  402e8c:	00402d95 	.word	0x00402d95
  402e90:	2040c464 	.word	0x2040c464

00402e94 <DW1000_writeReg>:
	}

	return result;
}

void DW1000_writeReg(uint8_t cmd, int subindex, uint16_t offset, uint64_t buffer, int n) {
  402e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e98:	b087      	sub	sp, #28
  402e9a:	af00      	add	r7, sp, #0
  402e9c:	6078      	str	r0, [r7, #4]
  402e9e:	60b9      	str	r1, [r7, #8]
  402ea0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
  402ea4:	6cbe      	ldr	r6, [r7, #72]	; 0x48

	struct spi_device2{
		uint32_t id;
	}spidevice1;
	
	spidevice1.id = 0;
  402ea6:	2300      	movs	r3, #0
  402ea8:	613b      	str	r3, [r7, #16]

	/* Split data buffer */
	uint8_t data[n];									// Array
  402eaa:	1df3      	adds	r3, r6, #7
  402eac:	f023 0307 	bic.w	r3, r3, #7
  402eb0:	ebad 0d03 	sub.w	sp, sp, r3
  402eb4:	f8c7 d00c 	str.w	sp, [r7, #12]
    uint64_t mask = 0xFF;							// Mask for bitwise operation (eg: first iter.- 0000 0000 0000 00FF)
    for (i = 0; i < n; i++) {
  402eb8:	2e00      	cmp	r6, #0
  402eba:	dd25      	ble.n	402f08 <DW1000_writeReg+0x74>
  402ebc:	eb0d 0b06 	add.w	fp, sp, r6
  402ec0:	2300      	movs	r3, #0
  402ec2:	20ff      	movs	r0, #255	; 0xff
  402ec4:	2100      	movs	r1, #0
  402ec6:	46ec      	mov	ip, sp
  402ec8:	4616      	mov	r6, r2
  402eca:	465a      	mov	r2, fp
        data[i] = (buffer & mask) >> (i * 8);
  402ecc:	ea08 0a00 	and.w	sl, r8, r0
  402ed0:	ea09 0b01 	and.w	fp, r9, r1
  402ed4:	f1c3 0e20 	rsb	lr, r3, #32
  402ed8:	f1a3 0520 	sub.w	r5, r3, #32
  402edc:	fa2a f403 	lsr.w	r4, sl, r3
  402ee0:	fa0b fe0e 	lsl.w	lr, fp, lr
  402ee4:	ea44 040e 	orr.w	r4, r4, lr
  402ee8:	fa2b f505 	lsr.w	r5, fp, r5
  402eec:	432c      	orrs	r4, r5
  402eee:	f80c 4b01 	strb.w	r4, [ip], #1
        mask = mask << 8;
  402ef2:	020c      	lsls	r4, r1, #8
  402ef4:	ea44 6410 	orr.w	r4, r4, r0, lsr #24
  402ef8:	0205      	lsls	r5, r0, #8
  402efa:	4628      	mov	r0, r5
  402efc:	4621      	mov	r1, r4
  402efe:	3308      	adds	r3, #8
	spidevice1.id = 0;

	/* Split data buffer */
	uint8_t data[n];									// Array
    uint64_t mask = 0xFF;							// Mask for bitwise operation (eg: first iter.- 0000 0000 0000 00FF)
    for (i = 0; i < n; i++) {
  402f00:	4594      	cmp	ip, r2
  402f02:	d1e3      	bne.n	402ecc <DW1000_writeReg+0x38>
  402f04:	4632      	mov	r2, r6
  402f06:	6cbe      	ldr	r6, [r7, #72]	; 0x48
        data[i] = (buffer & mask) >> (i * 8);
        mask = mask << 8;
    }

    /* Generate header */
    if (!subindex) {
  402f08:	68bb      	ldr	r3, [r7, #8]
  402f0a:	b92b      	cbnz	r3, 402f18 <DW1000_writeReg+0x84>
    	header[0] = DW1000_WRITE | cmd;					// 0x80 OR with command if no sub-index
  402f0c:	687b      	ldr	r3, [r7, #4]
  402f0e:	f063 007f 	orn	r0, r3, #127	; 0x7f
  402f12:	7538      	strb	r0, [r7, #20]
	return result;
}

void DW1000_writeReg(uint8_t cmd, int subindex, uint16_t offset, uint64_t buffer, int n) {
	uint8_t header[3];									// SPI transaction header
	int headerLen = 1;								// SPI transaction header length
  402f14:	2501      	movs	r5, #1
  402f16:	e00e      	b.n	402f36 <DW1000_writeReg+0xa2>
    /* Generate header */
    if (!subindex) {
    	header[0] = DW1000_WRITE | cmd;					// 0x80 OR with command if no sub-index
    }
    else {
    	header[0] = DW1000_WRITE_SUB | cmd;				// 0xC0 OR with command if sub-index is present
  402f18:	687b      	ldr	r3, [r7, #4]
  402f1a:	f063 003f 	orn	r0, r3, #63	; 0x3f
  402f1e:	7538      	strb	r0, [r7, #20]
    	if (offset < 128) {							// Check if extended sub-index is needed
  402f20:	2a7f      	cmp	r2, #127	; 0x7f
  402f22:	d802      	bhi.n	402f2a <DW1000_writeReg+0x96>
    		header[1] = offset;						
  402f24:	757a      	strb	r2, [r7, #21]
    		headerLen = 2;
  402f26:	2502      	movs	r5, #2
  402f28:	e005      	b.n	402f36 <DW1000_writeReg+0xa2>
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
    		header[1] = 0x80 | sub1;
  402f2a:	f062 037f 	orn	r3, r2, #127	; 0x7f
  402f2e:	757b      	strb	r3, [r7, #21]
    		header[2] = sub2;
  402f30:	09d2      	lsrs	r2, r2, #7
  402f32:	75ba      	strb	r2, [r7, #22]
    		headerLen = 3;
  402f34:	2503      	movs	r5, #3
    	}
    }
	//while(!(SPI0->SPI_SR & SPI_SR_TXEMPTY));
	spi_select_device(SPI0,&spidevice1);
  402f36:	4c0c      	ldr	r4, [pc, #48]	; (402f68 <DW1000_writeReg+0xd4>)
  402f38:	f107 0110 	add.w	r1, r7, #16
  402f3c:	4620      	mov	r0, r4
  402f3e:	4b0b      	ldr	r3, [pc, #44]	; (402f6c <DW1000_writeReg+0xd8>)
  402f40:	4798      	blx	r3
	
	spi_write_packet(SPI0,header,headerLen);
  402f42:	462a      	mov	r2, r5
  402f44:	f107 0114 	add.w	r1, r7, #20
  402f48:	4620      	mov	r0, r4
  402f4a:	4d09      	ldr	r5, [pc, #36]	; (402f70 <DW1000_writeReg+0xdc>)
  402f4c:	47a8      	blx	r5
	
	//for(int i = 0;i<headerLen;i++){
	//	 spi_write(SPI0,header+i,NULL,NULL);
	//}
	
	spi_write_packet(SPI0,data,n);
  402f4e:	4632      	mov	r2, r6
  402f50:	68f9      	ldr	r1, [r7, #12]
  402f52:	4620      	mov	r0, r4
  402f54:	47a8      	blx	r5
	
	spi_deselect_device(SPI0,&spidevice1);
  402f56:	f107 0110 	add.w	r1, r7, #16
  402f5a:	4620      	mov	r0, r4
  402f5c:	4b05      	ldr	r3, [pc, #20]	; (402f74 <DW1000_writeReg+0xe0>)
  402f5e:	4798      	blx	r3
    //}
    //for (i = 0; i < n; i++) {
    	//SPI.transfer(data[i]);
    //}
    //digitalWrite(_ss, HIGH);
}
  402f60:	371c      	adds	r7, #28
  402f62:	46bd      	mov	sp, r7
  402f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f68:	40008000 	.word	0x40008000
  402f6c:	00400271 	.word	0x00400271
  402f70:	004002bd 	.word	0x004002bd
  402f74:	0040029d 	.word	0x0040029d

00402f78 <DW1000_initialise>:
 * Preamble code:		5
 * Preamble length:		2048 (changed from 128)
 * PAC size:			64 (changed from 8)
 * SFD length:			64 (changed from 8 (standard))
 */
void DW1000_initialise() {
  402f78:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f7a:	b085      	sub	sp, #20
	//delay(5);
	//digitalWrite(DW1000__rst, HIGH);
	//delay(5);

	// Channel, preamble, bitrate selection
	 DW1000_writeReg(CHAN_CTRL_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, 0x10840011, CHAN_CTRL_LEN);
  402f7c:	2604      	movs	r6, #4
  402f7e:	9602      	str	r6, [sp, #8]
  402f80:	a380      	add	r3, pc, #512	; (adr r3, 403184 <DW1000_initialise+0x20c>)
  402f82:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f86:	e9cd 2300 	strd	r2, r3, [sp]
  402f8a:	2200      	movs	r2, #0
  402f8c:	4611      	mov	r1, r2
  402f8e:	201f      	movs	r0, #31
  402f90:	4c77      	ldr	r4, [pc, #476]	; (403170 <DW1000_initialise+0x1f8>)
  402f92:	47a0      	blx	r4
	 //DW1000_writeReg(TX_FCTRL_ID, NO_SUB, NO_OFFSET, 0x0015400C, TX_FCTRL_LEN);
	 DW1000_writeReg(ACK_RESP_T_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, 0x00000000, ACK_RESP_T_LEN); // changed
  402f94:	9602      	str	r6, [sp, #8]
  402f96:	2200      	movs	r2, #0
  402f98:	2300      	movs	r3, #0
  402f9a:	e9cd 2300 	strd	r2, r3, [sp]
  402f9e:	4611      	mov	r1, r2
  402fa0:	201a      	movs	r0, #26
  402fa2:	47a0      	blx	r4
	 DW1000_writeReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, 0x20441200, SYS_CFG_LEN); // changed
  402fa4:	9602      	str	r6, [sp, #8]
  402fa6:	a36c      	add	r3, pc, #432	; (adr r3, 403158 <DW1000_initialise+0x1e0>)
  402fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
  402fac:	e9cd 2300 	strd	r2, r3, [sp]
  402fb0:	2200      	movs	r2, #0
  402fb2:	4611      	mov	r1, r2
  402fb4:	4630      	mov	r0, r6
  402fb6:	47a0      	blx	r4
	 DW1000_writeReg(TX_POWER_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, 0x1F1F1F1F, TX_POWER_LEN);
  402fb8:	9602      	str	r6, [sp, #8]
  402fba:	f04f 321f 	mov.w	r2, #522133279	; 0x1f1f1f1f
  402fbe:	2300      	movs	r3, #0
  402fc0:	e9cd 2300 	strd	r2, r3, [sp]
  402fc4:	2200      	movs	r2, #0
  402fc6:	4611      	mov	r1, r2
  402fc8:	201e      	movs	r0, #30
  402fca:	47a0      	blx	r4

	// Default values that should be modified
	 DW1000_writeReg(AGC_CTRL_ID, DW1000_SUB, AGC_TUNE1_OFFSET, (AGC_TUNE1_16M & AGC_TUNE1_MASK), AGC_TUNE1_LEN);
  402fcc:	2702      	movs	r7, #2
  402fce:	9702      	str	r7, [sp, #8]
  402fd0:	f648 0270 	movw	r2, #34928	; 0x8870
  402fd4:	2300      	movs	r3, #0
  402fd6:	e9cd 2300 	strd	r2, r3, [sp]
  402fda:	4632      	mov	r2, r6
  402fdc:	2101      	movs	r1, #1
  402fde:	2023      	movs	r0, #35	; 0x23
  402fe0:	47a0      	blx	r4
	 DW1000_writeReg(AGC_CTRL_ID, DW1000_SUB, AGC_TUNE2_OFFSET, (AGC_TUNE2_VAL & AGC_TUNE2_MASK), AGC_TUNE2_LEN);
  402fe2:	9602      	str	r6, [sp, #8]
  402fe4:	a35e      	add	r3, pc, #376	; (adr r3, 403160 <DW1000_initialise+0x1e8>)
  402fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
  402fea:	e9cd 2300 	strd	r2, r3, [sp]
  402fee:	220c      	movs	r2, #12
  402ff0:	2101      	movs	r1, #1
  402ff2:	2023      	movs	r0, #35	; 0x23
  402ff4:	47a0      	blx	r4
	 DW1000_writeReg(AGC_CTRL_ID, DW1000_SUB, AGC_TUNE3_OFFSET, (AGC_TUNE3_VAL & AGC_TUNE3_MASK), AGC_TUNE3_LEN);
  402ff6:	9702      	str	r7, [sp, #8]
  402ff8:	2255      	movs	r2, #85	; 0x55
  402ffa:	2300      	movs	r3, #0
  402ffc:	e9cd 2300 	strd	r2, r3, [sp]
  403000:	2212      	movs	r2, #18
  403002:	2101      	movs	r1, #1
  403004:	2023      	movs	r0, #35	; 0x23
  403006:	47a0      	blx	r4

	 DW1000_writeReg(DRX_CONF_ID, DW1000_SUB, DRX_TUNE0b_OFFSET, 0x000A, DRX_TUNE0b_LEN); // changed
  403008:	9702      	str	r7, [sp, #8]
  40300a:	220a      	movs	r2, #10
  40300c:	2300      	movs	r3, #0
  40300e:	e9cd 2300 	strd	r2, r3, [sp]
  403012:	463a      	mov	r2, r7
  403014:	2101      	movs	r1, #1
  403016:	2027      	movs	r0, #39	; 0x27
  403018:	47a0      	blx	r4
	 DW1000_writeReg(DRX_CONF_ID, DW1000_SUB, DRX_TUNE1a_OFFSET, 0x0087, DRX_TUNE1a_LEN);
  40301a:	9702      	str	r7, [sp, #8]
  40301c:	2287      	movs	r2, #135	; 0x87
  40301e:	2300      	movs	r3, #0
  403020:	e9cd 2300 	strd	r2, r3, [sp]
  403024:	4632      	mov	r2, r6
  403026:	2101      	movs	r1, #1
  403028:	2027      	movs	r0, #39	; 0x27
  40302a:	47a0      	blx	r4
	 DW1000_writeReg(DRX_CONF_ID, DW1000_SUB, DRX_TUNE1b_OFFSET, 0x0064, DRX_TUNE1b_LEN); // changed
  40302c:	9702      	str	r7, [sp, #8]
  40302e:	2264      	movs	r2, #100	; 0x64
  403030:	2300      	movs	r3, #0
  403032:	e9cd 2300 	strd	r2, r3, [sp]
  403036:	2206      	movs	r2, #6
  403038:	2101      	movs	r1, #1
  40303a:	2027      	movs	r0, #39	; 0x27
  40303c:	47a0      	blx	r4
	 DW1000_writeReg(DRX_CONF_ID, DW1000_SUB, DRX_TUNE2_OFFSET, 0x371A011D, DRX_TUNE2_LEN); // changed````
  40303e:	9602      	str	r6, [sp, #8]
  403040:	a349      	add	r3, pc, #292	; (adr r3, 403168 <DW1000_initialise+0x1f0>)
  403042:	e9d3 2300 	ldrd	r2, r3, [r3]
  403046:	e9cd 2300 	strd	r2, r3, [sp]
  40304a:	2208      	movs	r2, #8
  40304c:	2101      	movs	r1, #1
  40304e:	2027      	movs	r0, #39	; 0x27
  403050:	47a0      	blx	r4
	 DW1000_writeReg(DRX_CONF_ID, DW1000_SUB, DRX_TUNE4H_OFFSET, 0x0028, DRX_TUNE4H_LEN); // changed
  403052:	9702      	str	r7, [sp, #8]
  403054:	2228      	movs	r2, #40	; 0x28
  403056:	2300      	movs	r3, #0
  403058:	e9cd 2300 	strd	r2, r3, [sp]
  40305c:	2226      	movs	r2, #38	; 0x26
  40305e:	2101      	movs	r1, #1
  403060:	2027      	movs	r0, #39	; 0x27
  403062:	47a0      	blx	r4
	 
	// DW1000_writeReg(DRX_CONF_ID, DW1000_SUB, DRX_SFDTOC_OFFSET, 0xFFFF, DRX_SFDTOC_LEN); // changed

	 DW1000_writeReg(RF_CONF_ID, DW1000_SUB, RF_RXCTRLH_OFFSET, 0xD8, 1);
  403064:	2501      	movs	r5, #1
  403066:	9502      	str	r5, [sp, #8]
  403068:	22d8      	movs	r2, #216	; 0xd8
  40306a:	2300      	movs	r3, #0
  40306c:	e9cd 2300 	strd	r2, r3, [sp]
  403070:	220b      	movs	r2, #11
  403072:	4629      	mov	r1, r5
  403074:	2028      	movs	r0, #40	; 0x28
  403076:	47a0      	blx	r4
	 DW1000_writeReg(RF_CONF_ID, DW1000_SUB, RF_TXCTRL_OFFSET, RF_TXCTRL_CH1, RF_TXCTRL_LEN);
  403078:	9602      	str	r6, [sp, #8]
  40307a:	f645 4240 	movw	r2, #23616	; 0x5c40
  40307e:	2300      	movs	r3, #0
  403080:	e9cd 2300 	strd	r2, r3, [sp]
  403084:	220c      	movs	r2, #12
  403086:	4629      	mov	r1, r5
  403088:	2028      	movs	r0, #40	; 0x28
  40308a:	47a0      	blx	r4

	 DW1000_writeReg(TX_CAL_ID, DW1000_SUB, TC_PGDELAY_OFFSET, TC_PGDELAY_CH1, TC_PGDELAY_LEN);
  40308c:	9502      	str	r5, [sp, #8]
  40308e:	22c9      	movs	r2, #201	; 0xc9
  403090:	2300      	movs	r3, #0
  403092:	e9cd 2300 	strd	r2, r3, [sp]
  403096:	220b      	movs	r2, #11
  403098:	4629      	mov	r1, r5
  40309a:	202a      	movs	r0, #42	; 0x2a
  40309c:	47a0      	blx	r4

	 DW1000_writeReg(FS_CTRL_ID, DW1000_SUB, FS_PLLCFG_OFFSET, FS_PLLCFG_CH1, FS_PLLCFG_LEN);
  40309e:	2305      	movs	r3, #5
  4030a0:	9302      	str	r3, [sp, #8]
  4030a2:	4a34      	ldr	r2, [pc, #208]	; (403174 <DW1000_initialise+0x1fc>)
  4030a4:	2300      	movs	r3, #0
  4030a6:	e9cd 2300 	strd	r2, r3, [sp]
  4030aa:	2207      	movs	r2, #7
  4030ac:	4629      	mov	r1, r5
  4030ae:	202b      	movs	r0, #43	; 0x2b
  4030b0:	47a0      	blx	r4
	 DW1000_writeReg(FS_CTRL_ID, DW1000_SUB, FS_PLLTUNE_OFFSET, FS_PLLTUNE_CH1, FS_PLLTUNE_LEN);
  4030b2:	9502      	str	r5, [sp, #8]
  4030b4:	221e      	movs	r2, #30
  4030b6:	2300      	movs	r3, #0
  4030b8:	e9cd 2300 	strd	r2, r3, [sp]
  4030bc:	220b      	movs	r2, #11
  4030be:	4629      	mov	r1, r5
  4030c0:	202b      	movs	r0, #43	; 0x2b
  4030c2:	47a0      	blx	r4

	 DW1000_writeReg(LDE_IF_ID, DW1000_SUB, LDE_CFG1_OFFSET, 0x6D, LDE_CFG1_LEN);
  4030c4:	9502      	str	r5, [sp, #8]
  4030c6:	226d      	movs	r2, #109	; 0x6d
  4030c8:	2300      	movs	r3, #0
  4030ca:	e9cd 2300 	strd	r2, r3, [sp]
  4030ce:	f640 0206 	movw	r2, #2054	; 0x806
  4030d2:	4629      	mov	r1, r5
  4030d4:	202e      	movs	r0, #46	; 0x2e
  4030d6:	47a0      	blx	r4
	 DW1000_writeReg(LDE_IF_ID, DW1000_SUB, LDE_CFG2_OFFSET, 0x1607, LDE_CFG2_LEN);
  4030d8:	9702      	str	r7, [sp, #8]
  4030da:	f241 6207 	movw	r2, #5639	; 0x1607
  4030de:	2300      	movs	r3, #0
  4030e0:	e9cd 2300 	strd	r2, r3, [sp]
  4030e4:	f641 0206 	movw	r2, #6150	; 0x1806
  4030e8:	4629      	mov	r1, r5
  4030ea:	202e      	movs	r0, #46	; 0x2e
  4030ec:	47a0      	blx	r4
	 DW1000_writeReg(LDE_IF_ID, DW1000_SUB, LDE_REPC_OFFSET, (0x451E/8), LDE_REPC_LEN); // changed
  4030ee:	9702      	str	r7, [sp, #8]
  4030f0:	f640 02a3 	movw	r2, #2211	; 0x8a3
  4030f4:	2300      	movs	r3, #0
  4030f6:	e9cd 2300 	strd	r2, r3, [sp]
  4030fa:	f642 0204 	movw	r2, #10244	; 0x2804
  4030fe:	4629      	mov	r1, r5
  403100:	202e      	movs	r0, #46	; 0x2e
  403102:	47a0      	blx	r4

	// Ensure CPLOCK and CPLL_LL flags are working correctly
	 DW1000_writeReg(EXT_SYNC_ID, DW1000_SUB, EC_CTRL_OFFSET, 0x4, EC_CTRL_LEN);
  403104:	9602      	str	r6, [sp, #8]
  403106:	2204      	movs	r2, #4
  403108:	2300      	movs	r3, #0
  40310a:	e9cd 2300 	strd	r2, r3, [sp]
  40310e:	2200      	movs	r2, #0
  403110:	4629      	mov	r1, r5
  403112:	2024      	movs	r0, #36	; 0x24
  403114:	47a0      	blx	r4
	 DW1000_writeReg(SYS_MASK_ID, DW1000_NO_SUB,DW1000_NO_OFFSET,1<<13,SYS_MASK_LEN);
  403116:	9602      	str	r6, [sp, #8]
  403118:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40311c:	2300      	movs	r3, #0
  40311e:	e9cd 2300 	strd	r2, r3, [sp]
  403122:	2200      	movs	r2, #0
  403124:	4611      	mov	r1, r2
  403126:	200e      	movs	r0, #14
  403128:	47a0      	blx	r4
	 	DW1000_writeReg(OTP_IF_ID, DW1000_SUB, OTP_CTRL, 0x03,1);
  40312a:	9502      	str	r5, [sp, #8]
  40312c:	2203      	movs	r2, #3
  40312e:	2300      	movs	r3, #0
  403130:	e9cd 2300 	strd	r2, r3, [sp]
  403134:	2206      	movs	r2, #6
  403136:	4629      	mov	r1, r5
  403138:	202d      	movs	r0, #45	; 0x2d
  40313a:	47a0      	blx	r4
	// DW1000_writeReg(AON_ID, SUB, AON_WCFG_OFFSET, 0, AON_WCFG_LEN);
	 delay_ms(100);
  40313c:	480e      	ldr	r0, [pc, #56]	; (403178 <DW1000_initialise+0x200>)
  40313e:	4b0f      	ldr	r3, [pc, #60]	; (40317c <DW1000_initialise+0x204>)
  403140:	4798      	blx	r3
	 //DW1000_writeReg(OTP_IF_ID, DW1000_SUB, OTP_CTRL, 0x8000,			2);
	 //delay_ms(2);
	 //DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL0_OFFSET, (0x0200),  2);

	 
	 DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, (0x10000738),  4);
  403142:	9602      	str	r6, [sp, #8]
  403144:	4a0e      	ldr	r2, [pc, #56]	; (403180 <DW1000_initialise+0x208>)
  403146:	2300      	movs	r3, #0
  403148:	e9cd 2300 	strd	r2, r3, [sp]
  40314c:	4632      	mov	r2, r6
  40314e:	4629      	mov	r1, r5
  403150:	2036      	movs	r0, #54	; 0x36
  403152:	47a0      	blx	r4
	//long temp = DW1000_readReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, PMSC_CTRL1_LEN);
	//DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, (temp & 0xFFFDFFFF), PMSC_CTRL1_LEN);
	//DW1000_writeReg(OTP_IF_ID, DW1000_SUB, OTP_CTRL, 0x8000, OTP_IF_LEN);
	//delay_us(150);
	//DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, (temp | PMSC_CTRL1_LDERUNE), PMSC_CTRL1_LEN);
}
  403154:	b005      	add	sp, #20
  403156:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403158:	20441200 	.word	0x20441200
  40315c:	00000000 	.word	0x00000000
  403160:	2502a907 	.word	0x2502a907
  403164:	00000000 	.word	0x00000000
  403168:	371a011d 	.word	0x371a011d
  40316c:	00000000 	.word	0x00000000
  403170:	00402e95 	.word	0x00402e95
  403174:	09000407 	.word	0x09000407
  403178:	004d2b25 	.word	0x004d2b25
  40317c:	20400001 	.word	0x20400001
  403180:	10000738 	.word	0x10000738
  403184:	10840011 	.word	0x10840011
  403188:	00000000 	.word	0x00000000

0040318c <DW1000_toggleGPIO_MODE>:
	 DW1000_writeReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, buffer, SYS_CFG_LEN);
}


//if running this right after doing a reset of the DW1000 put in a dealy
void DW1000_toggleGPIO_MODE() {
  40318c:	b570      	push	{r4, r5, r6, lr}
  40318e:	b084      	sub	sp, #16
	uint32_t led = 0;
	//read the gio_mode register so we collect any of the reserved bits, not necessary for this one its all 0's  
	led = DW1000_readReg(GPIO_CTRL_ID, DW1000_SUB, GPIO_MODE_OFFSET, GPIO_MODE_LEN);
  403190:	2304      	movs	r3, #4
  403192:	2200      	movs	r2, #0
  403194:	2101      	movs	r1, #1
  403196:	2026      	movs	r0, #38	; 0x26
  403198:	4e18      	ldr	r6, [pc, #96]	; (4031fc <DW1000_toggleGPIO_MODE+0x70>)
  40319a:	47b0      	blx	r6
	//write to set up all the gpios as leds plus an extra 4 in the first 5, all the cool kids are doing it
	DW1000_writeReg(GPIO_CTRL_ID, DW1000_SUB, GPIO_MODE_OFFSET,0x1540, GPIO_MODE_LEN);
  40319c:	2404      	movs	r4, #4
  40319e:	9402      	str	r4, [sp, #8]
  4031a0:	f44f 52aa 	mov.w	r2, #5440	; 0x1540
  4031a4:	2300      	movs	r3, #0
  4031a6:	e9cd 2300 	strd	r2, r3, [sp]
  4031aa:	2200      	movs	r2, #0
  4031ac:	2101      	movs	r1, #1
  4031ae:	2026      	movs	r0, #38	; 0x26
  4031b0:	4d13      	ldr	r5, [pc, #76]	; (403200 <DW1000_toggleGPIO_MODE+0x74>)
  4031b2:	47a8      	blx	r5
	
	//read the ctrl0 register to get all those reserved bits
	led = DW1000_readReg(PMSC_ID, DW1000_SUB, PMSC_CTRL0_OFFSET, PMSC_CTRL0_LEN);
  4031b4:	4623      	mov	r3, r4
  4031b6:	2200      	movs	r2, #0
  4031b8:	2101      	movs	r1, #1
  4031ba:	2036      	movs	r0, #54	; 0x36
  4031bc:	47b0      	blx	r6
	led |= (1<<18) | (1<<23); //activate those 2 weird clocks bro
	//and slam them in there
	DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL0_OFFSET, led, PMSC_CTRL0_LEN);
  4031be:	9402      	str	r4, [sp, #8]
  4031c0:	f440 0004 	orr.w	r0, r0, #8650752	; 0x840000
  4031c4:	2200      	movs	r2, #0
  4031c6:	9000      	str	r0, [sp, #0]
  4031c8:	9201      	str	r2, [sp, #4]
  4031ca:	2101      	movs	r1, #1
  4031cc:	2036      	movs	r0, #54	; 0x36
  4031ce:	47a8      	blx	r5
	led = PMSC_LEDC_BLNKEN | (1<<5);
	
	//this makes all the lights blink now
	led|= 0xf0000;
	//slam it in
	DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_LEDC_OFFSET, led, PMSC_LEDC_LEN);
  4031d0:	9402      	str	r4, [sp, #8]
  4031d2:	4a0c      	ldr	r2, [pc, #48]	; (403204 <DW1000_toggleGPIO_MODE+0x78>)
  4031d4:	2300      	movs	r3, #0
  4031d6:	e9cd 2300 	strd	r2, r3, [sp]
  4031da:	2228      	movs	r2, #40	; 0x28
  4031dc:	2101      	movs	r1, #1
  4031de:	2036      	movs	r0, #54	; 0x36
  4031e0:	47a8      	blx	r5
	
	led &= ~0xf0000; //write the same thing without the blink now
	//and it should be ready to do stuff normally
	DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_LEDC_OFFSET, led, PMSC_LEDC_LEN);
  4031e2:	9402      	str	r4, [sp, #8]
  4031e4:	f44f 7290 	mov.w	r2, #288	; 0x120
  4031e8:	2300      	movs	r3, #0
  4031ea:	e9cd 2300 	strd	r2, r3, [sp]
  4031ee:	2228      	movs	r2, #40	; 0x28
  4031f0:	2101      	movs	r1, #1
  4031f2:	2036      	movs	r0, #54	; 0x36
  4031f4:	47a8      	blx	r5
	
	
}
  4031f6:	b004      	add	sp, #16
  4031f8:	bd70      	pop	{r4, r5, r6, pc}
  4031fa:	bf00      	nop
  4031fc:	00402d95 	.word	0x00402d95
  403200:	00402e95 	.word	0x00402e95
  403204:	000f0120 	.word	0x000f0120

00403208 <DW1000_setTxFrameControl>:
 
void DW1000_setTxFrameControl(long buffer) {
  403208:	b500      	push	{lr}
  40320a:	b085      	sub	sp, #20
	 DW1000_writeReg(TX_FCTRL_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, buffer, TX_FCTRL_LEN);
  40320c:	2305      	movs	r3, #5
  40320e:	9302      	str	r3, [sp, #8]
  403210:	17c1      	asrs	r1, r0, #31
  403212:	e9cd 0100 	strd	r0, r1, [sp]
  403216:	2200      	movs	r2, #0
  403218:	4611      	mov	r1, r2
  40321a:	2008      	movs	r0, #8
  40321c:	4b02      	ldr	r3, [pc, #8]	; (403228 <DW1000_setTxFrameControl+0x20>)
  40321e:	4798      	blx	r3
}
  403220:	b005      	add	sp, #20
  403222:	f85d fb04 	ldr.w	pc, [sp], #4
  403226:	bf00      	nop
  403228:	00402e95 	.word	0x00402e95

0040322c <DW1000_writeTxBuffer>:

void DW1000_writeTxBuffer(uint16_t offset, uint64_t buffer, int n) {
  40322c:	b500      	push	{lr}
  40322e:	b085      	sub	sp, #20
	 DW1000_writeReg(TX_BUFFER_ID, DW1000_SUB, offset, buffer, n);
  403230:	9906      	ldr	r1, [sp, #24]
  403232:	9102      	str	r1, [sp, #8]
  403234:	e9cd 2300 	strd	r2, r3, [sp]
  403238:	4602      	mov	r2, r0
  40323a:	2101      	movs	r1, #1
  40323c:	2009      	movs	r0, #9
  40323e:	4b02      	ldr	r3, [pc, #8]	; (403248 <DW1000_writeTxBuffer+0x1c>)
  403240:	4798      	blx	r3
}
  403242:	b005      	add	sp, #20
  403244:	f85d fb04 	ldr.w	pc, [sp], #4
  403248:	00402e95 	.word	0x00402e95

0040324c <DW1000_startTx>:
uint64_t DW1000_readRxBuffer(uint16_t offset, int n) {
	uint64_t rxBuffer = DW1000_readReg(RX_BUFFER_ID, DW1000_NO_SUB, offset, n);
	return rxBuffer;
}

void DW1000_startTx() {
  40324c:	b500      	push	{lr}
  40324e:	b085      	sub	sp, #20
	 DW1000_writeReg(SYS_CTRL_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_CTRL_TXSTRT, SYS_CTRL_LEN);
  403250:	2304      	movs	r3, #4
  403252:	9302      	str	r3, [sp, #8]
  403254:	2202      	movs	r2, #2
  403256:	2300      	movs	r3, #0
  403258:	e9cd 2300 	strd	r2, r3, [sp]
  40325c:	2200      	movs	r2, #0
  40325e:	4611      	mov	r1, r2
  403260:	200d      	movs	r0, #13
  403262:	4b02      	ldr	r3, [pc, #8]	; (40326c <DW1000_startTx+0x20>)
  403264:	4798      	blx	r3
}
  403266:	b005      	add	sp, #20
  403268:	f85d fb04 	ldr.w	pc, [sp], #4
  40326c:	00402e95 	.word	0x00402e95

00403270 <cmdDWMsend>:
    	//SPI.transfer(data[i]);
    //}
    //digitalWrite(_ss, HIGH);
}

void cmdDWMsend(char* tosend, int charlen) {
  403270:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403274:	b083      	sub	sp, #12
	for(int i = 0; i< charlen;i++){
  403276:	f1b1 0900 	subs.w	r9, r1, #0
  40327a:	dd0f      	ble.n	40329c <cmdDWMsend+0x2c>
  40327c:	4680      	mov	r8, r0
  40327e:	eb00 0709 	add.w	r7, r0, r9
  403282:	4604      	mov	r4, r0
	DW1000_writeTxBuffer(i,tosend[i],1);
  403284:	2601      	movs	r6, #1
  403286:	4d0b      	ldr	r5, [pc, #44]	; (4032b4 <cmdDWMsend+0x44>)
  403288:	ebc8 0004 	rsb	r0, r8, r4
  40328c:	f814 2b01 	ldrb.w	r2, [r4], #1
  403290:	2300      	movs	r3, #0
  403292:	9600      	str	r6, [sp, #0]
  403294:	b280      	uxth	r0, r0
  403296:	47a8      	blx	r5
    //}
    //digitalWrite(_ss, HIGH);
}

void cmdDWMsend(char* tosend, int charlen) {
	for(int i = 0; i< charlen;i++){
  403298:	42bc      	cmp	r4, r7
  40329a:	d1f5      	bne.n	403288 <cmdDWMsend+0x18>
	DW1000_writeTxBuffer(i,tosend[i],1);
	}
	DW1000_setTxFrameControl( 0x00090000 | 0x7F&charlen  );
  40329c:	f009 007f 	and.w	r0, r9, #127	; 0x7f
  4032a0:	f440 2010 	orr.w	r0, r0, #589824	; 0x90000
  4032a4:	4b04      	ldr	r3, [pc, #16]	; (4032b8 <cmdDWMsend+0x48>)
  4032a6:	4798      	blx	r3
	DW1000_startTx();
  4032a8:	4b04      	ldr	r3, [pc, #16]	; (4032bc <cmdDWMsend+0x4c>)
  4032aa:	4798      	blx	r3
}
  4032ac:	b003      	add	sp, #12
  4032ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4032b2:	bf00      	nop
  4032b4:	0040322d 	.word	0x0040322d
  4032b8:	00403209 	.word	0x00403209
  4032bc:	0040324d 	.word	0x0040324d

004032c0 <SendFrameTask>:

}
}


void SendFrameTask (void* pvParameters){
  4032c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4032c2:	b087      	sub	sp, #28
	int status = 0;
	char buf[20];
	char rxbuf[10];
	for (;;){
	 // kill this
		if (sendFrame){
  4032c4:	4c16      	ldr	r4, [pc, #88]	; (403320 <SendFrameTask+0x60>)
			if (FRAMEsem !=NULL){
  4032c6:	4d17      	ldr	r5, [pc, #92]	; (403324 <SendFrameTask+0x64>)
				if(xSemaphoreTake(FRAMEsem,0xFFFF) == pdTRUE){
  4032c8:	4e17      	ldr	r6, [pc, #92]	; (403328 <SendFrameTask+0x68>)
	int status = 0;
	char buf[20];
	char rxbuf[10];
	for (;;){
	 // kill this
		if (sendFrame){
  4032ca:	6823      	ldr	r3, [r4, #0]
  4032cc:	b313      	cbz	r3, 403314 <SendFrameTask+0x54>
			if (FRAMEsem !=NULL){
  4032ce:	6828      	ldr	r0, [r5, #0]
  4032d0:	b300      	cbz	r0, 403314 <SendFrameTask+0x54>
				if(xSemaphoreTake(FRAMEsem,0xFFFF) == pdTRUE){
  4032d2:	2300      	movs	r3, #0
  4032d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4032d8:	4619      	mov	r1, r3
  4032da:	47b0      	blx	r6
  4032dc:	2801      	cmp	r0, #1
  4032de:	d119      	bne.n	403314 <SendFrameTask+0x54>
					//DW1000_clearSystemStatus(0xFFFFFFFF);
				
					
					cmdDWMsend(sendArr,sendlength+2);
  4032e0:	4b12      	ldr	r3, [pc, #72]	; (40332c <SendFrameTask+0x6c>)
  4032e2:	6819      	ldr	r1, [r3, #0]
  4032e4:	3102      	adds	r1, #2
  4032e6:	4812      	ldr	r0, [pc, #72]	; (403330 <SendFrameTask+0x70>)
  4032e8:	4b12      	ldr	r3, [pc, #72]	; (403334 <SendFrameTask+0x74>)
  4032ea:	4798      	blx	r3
					//sendDebugString("HEIL HITLER!!\n");
					status = DW1000_readSystemStatus();
  4032ec:	4b12      	ldr	r3, [pc, #72]	; (403338 <SendFrameTask+0x78>)
  4032ee:	4798      	blx	r3
					sprintf(buf,"%x\n",status);
  4032f0:	4602      	mov	r2, r0
  4032f2:	4912      	ldr	r1, [pc, #72]	; (40333c <SendFrameTask+0x7c>)
  4032f4:	a801      	add	r0, sp, #4
  4032f6:	4b12      	ldr	r3, [pc, #72]	; (403340 <SendFrameTask+0x80>)
  4032f8:	4798      	blx	r3
					sendDebugString(buf);
  4032fa:	a801      	add	r0, sp, #4
  4032fc:	4b11      	ldr	r3, [pc, #68]	; (403344 <SendFrameTask+0x84>)
  4032fe:	4798      	blx	r3
					 //kill this
					if(holdFrame){
  403300:	4b11      	ldr	r3, [pc, #68]	; (403348 <SendFrameTask+0x88>)
  403302:	681b      	ldr	r3, [r3, #0]
  403304:	b903      	cbnz	r3, 403308 <SendFrameTask+0x48>
						
					
					
					}
					else{
						sendFrame = 0;
  403306:	6023      	str	r3, [r4, #0]
						
					}
				
					xSemaphoreGive(FRAMEsem);
  403308:	2300      	movs	r3, #0
  40330a:	461a      	mov	r2, r3
  40330c:	4619      	mov	r1, r3
  40330e:	6828      	ldr	r0, [r5, #0]
  403310:	4f0e      	ldr	r7, [pc, #56]	; (40334c <SendFrameTask+0x8c>)
  403312:	47b8      	blx	r7
				}
			}
		}
	
	
	vTaskDelay(500);
  403314:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403318:	4b0d      	ldr	r3, [pc, #52]	; (403350 <SendFrameTask+0x90>)
  40331a:	4798      	blx	r3
	}
  40331c:	e7d5      	b.n	4032ca <SendFrameTask+0xa>
  40331e:	bf00      	nop
  403320:	2040c348 	.word	0x2040c348
  403324:	2040c360 	.word	0x2040c360
  403328:	00401061 	.word	0x00401061
  40332c:	2040c34c 	.word	0x2040c34c
  403330:	2040c478 	.word	0x2040c478
  403334:	00403271 	.word	0x00403271
  403338:	00402e75 	.word	0x00402e75
  40333c:	00408a68 	.word	0x00408a68
  403340:	00404719 	.word	0x00404719
  403344:	00402d4d 	.word	0x00402d4d
  403348:	2040c358 	.word	0x2040c358
  40334c:	00400c55 	.word	0x00400c55
  403350:	0040184d 	.word	0x0040184d

00403354 <main>:





int main (void){
  403354:	b570      	push	{r4, r5, r6, lr}
  403356:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */

	board_init();
  403358:	4b1b      	ldr	r3, [pc, #108]	; (4033c8 <main+0x74>)
  40335a:	4798      	blx	r3
	//DW1000_toggleGPIO_MODE();
	xTaskCreate(Task1,"TASK1",600,NULL,2,NULL);
  40335c:	2400      	movs	r4, #0
  40335e:	9403      	str	r4, [sp, #12]
  403360:	9402      	str	r4, [sp, #8]
  403362:	9401      	str	r4, [sp, #4]
  403364:	2302      	movs	r3, #2
  403366:	9300      	str	r3, [sp, #0]
  403368:	4623      	mov	r3, r4
  40336a:	f44f 7216 	mov.w	r2, #600	; 0x258
  40336e:	4917      	ldr	r1, [pc, #92]	; (4033cc <main+0x78>)
  403370:	4817      	ldr	r0, [pc, #92]	; (4033d0 <main+0x7c>)
  403372:	4d18      	ldr	r5, [pc, #96]	; (4033d4 <main+0x80>)
  403374:	47a8      	blx	r5
	xTaskCreate(ButtonTask,"BUTTONTASK",600,NULL,1,NULL);
  403376:	9403      	str	r4, [sp, #12]
  403378:	9402      	str	r4, [sp, #8]
  40337a:	9401      	str	r4, [sp, #4]
  40337c:	2301      	movs	r3, #1
  40337e:	9300      	str	r3, [sp, #0]
  403380:	4623      	mov	r3, r4
  403382:	f44f 7216 	mov.w	r2, #600	; 0x258
  403386:	4914      	ldr	r1, [pc, #80]	; (4033d8 <main+0x84>)
  403388:	4814      	ldr	r0, [pc, #80]	; (4033dc <main+0x88>)
  40338a:	47a8      	blx	r5
	xTaskCreate(SendFrameTask,"SENDFRAMETASK",600,NULL,3,NULL);
  40338c:	9403      	str	r4, [sp, #12]
  40338e:	9402      	str	r4, [sp, #8]
  403390:	9401      	str	r4, [sp, #4]
  403392:	2303      	movs	r3, #3
  403394:	9300      	str	r3, [sp, #0]
  403396:	4623      	mov	r3, r4
  403398:	f44f 7216 	mov.w	r2, #600	; 0x258
  40339c:	4910      	ldr	r1, [pc, #64]	; (4033e0 <main+0x8c>)
  40339e:	4811      	ldr	r0, [pc, #68]	; (4033e4 <main+0x90>)
  4033a0:	47a8      	blx	r5

	pio_clear(LED1);
  4033a2:	4e11      	ldr	r6, [pc, #68]	; (4033e8 <main+0x94>)
  4033a4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4033a8:	4630      	mov	r0, r6
  4033aa:	4d10      	ldr	r5, [pc, #64]	; (4033ec <main+0x98>)
  4033ac:	47a8      	blx	r5
	pio_clear(LED1);
  4033ae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4033b2:	4630      	mov	r0, r6
  4033b4:	47a8      	blx	r5
	sendDebugString("Lights on\n Hi Shovel Lord\n");
  4033b6:	480e      	ldr	r0, [pc, #56]	; (4033f0 <main+0x9c>)
  4033b8:	4b0e      	ldr	r3, [pc, #56]	; (4033f4 <main+0xa0>)
  4033ba:	4798      	blx	r3
	vTaskStartScheduler();
  4033bc:	4b0e      	ldr	r3, [pc, #56]	; (4033f8 <main+0xa4>)
  4033be:	4798      	blx	r3
	
	
	return 0;
	/* Insert application code here, after the board has been initialized. */
}
  4033c0:	4620      	mov	r0, r4
  4033c2:	b004      	add	sp, #16
  4033c4:	bd70      	pop	{r4, r5, r6, pc}
  4033c6:	bf00      	nop
  4033c8:	00402831 	.word	0x00402831
  4033cc:	0040896c 	.word	0x0040896c
  4033d0:	00403b11 	.word	0x00403b11
  4033d4:	0040132d 	.word	0x0040132d
  4033d8:	00408974 	.word	0x00408974
  4033dc:	004034c9 	.word	0x004034c9
  4033e0:	00408980 	.word	0x00408980
  4033e4:	004032c1 	.word	0x004032c1
  4033e8:	400e1400 	.word	0x400e1400
  4033ec:	0040250d 	.word	0x0040250d
  4033f0:	00408990 	.word	0x00408990
  4033f4:	00402d4d 	.word	0x00402d4d
  4033f8:	00401555 	.word	0x00401555

004033fc <PIOA_Handler>:
CLIbuf[CLIbufIndex] = temp;
CLIbufIndex++;
if(temp = "\n") xSemaphoreGiveFromISR(UARTsem,NULL);
}*/

void PIOA_Handler (void) {
  4033fc:	b538      	push	{r3, r4, r5, lr}
	
	ButtonStatus = pio_get_interrupt_status(PIOA);
  4033fe:	4d09      	ldr	r5, [pc, #36]	; (403424 <PIOA_Handler+0x28>)
  403400:	4628      	mov	r0, r5
  403402:	4b09      	ldr	r3, [pc, #36]	; (403428 <PIOA_Handler+0x2c>)
  403404:	4798      	blx	r3
  403406:	4c09      	ldr	r4, [pc, #36]	; (40342c <PIOA_Handler+0x30>)
  403408:	6020      	str	r0, [r4, #0]
	ButtonStatus &= pio_get_interrupt_mask(PIOA);
  40340a:	4628      	mov	r0, r5
  40340c:	4b08      	ldr	r3, [pc, #32]	; (403430 <PIOA_Handler+0x34>)
  40340e:	4798      	blx	r3
  403410:	6823      	ldr	r3, [r4, #0]
  403412:	4018      	ands	r0, r3
  403414:	6020      	str	r0, [r4, #0]
	xSemaphoreGiveFromISR(PIOAsem,NULL);
  403416:	2100      	movs	r1, #0
  403418:	4b06      	ldr	r3, [pc, #24]	; (403434 <PIOA_Handler+0x38>)
  40341a:	6818      	ldr	r0, [r3, #0]
  40341c:	4b06      	ldr	r3, [pc, #24]	; (403438 <PIOA_Handler+0x3c>)
  40341e:	4798      	blx	r3
  403420:	bd38      	pop	{r3, r4, r5, pc}
  403422:	bf00      	nop
  403424:	400e0e00 	.word	0x400e0e00
  403428:	00402641 	.word	0x00402641
  40342c:	2040c48c 	.word	0x2040c48c
  403430:	00402645 	.word	0x00402645
  403434:	2040c354 	.word	0x2040c354
  403438:	00400f81 	.word	0x00400f81

0040343c <buildFrame>:

}

void buildFrame(float Turn,float Dir,int cycle,int max_i,Byte walkEN) {
  40343c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403440:	b08a      	sub	sp, #40	; 0x28
	
	//************************
	//kill this later yo
	char buf[40];
	//************************
	sendlength = 18;
  403442:	2512      	movs	r5, #18
  403444:	4c1b      	ldr	r4, [pc, #108]	; (4034b4 <buildFrame+0x78>)
  403446:	6025      	str	r5, [r4, #0]
	sendArr[0] = 3;
  403448:	4d1b      	ldr	r5, [pc, #108]	; (4034b8 <buildFrame+0x7c>)
  40344a:	2403      	movs	r4, #3
  40344c:	702c      	strb	r4, [r5, #0]
	
	floatchangeTurn = *((uint32_t*)&Turn);
	floatchangeDir = *((uint32_t*)&Dir);
	
	sendArr[1] = (Byte)(floatchangeTurn);
  40344e:	7068      	strb	r0, [r5, #1]
	sendArr[2] = (Byte)(floatchangeTurn >> 8);
  403450:	1204      	asrs	r4, r0, #8
  403452:	70ac      	strb	r4, [r5, #2]
	sendArr[3] = (Byte)(floatchangeTurn >> 16);
  403454:	1404      	asrs	r4, r0, #16
  403456:	70ec      	strb	r4, [r5, #3]
	sendArr[4] = (Byte)(floatchangeTurn >> 24);
  403458:	1600      	asrs	r0, r0, #24
  40345a:	7128      	strb	r0, [r5, #4]
	
	sendArr[5] = (Byte)(floatchangeDir);
  40345c:	7169      	strb	r1, [r5, #5]
	sendArr[6] = (Byte)(floatchangeDir >> 8);
  40345e:	1208      	asrs	r0, r1, #8
  403460:	71a8      	strb	r0, [r5, #6]
	sendArr[7] = (Byte)(floatchangeDir >> 16);
  403462:	1408      	asrs	r0, r1, #16
  403464:	71e8      	strb	r0, [r5, #7]
	sendArr[8] = (Byte)(floatchangeDir >> 24);
  403466:	1609      	asrs	r1, r1, #24
  403468:	7229      	strb	r1, [r5, #8]
	
	sendArr[9] = (Byte)cycle;
  40346a:	726a      	strb	r2, [r5, #9]
	sendArr[10] = (Byte)(cycle >> 8);
  40346c:	1211      	asrs	r1, r2, #8
  40346e:	72a9      	strb	r1, [r5, #10]
	sendArr[11] = (Byte)(cycle >> 16);
  403470:	1411      	asrs	r1, r2, #16
  403472:	72e9      	strb	r1, [r5, #11]
	sendArr[12] = (Byte)(cycle >> 24);
  403474:	1612      	asrs	r2, r2, #24
  403476:	732a      	strb	r2, [r5, #12]
	
	sendArr[13] = (Byte)max_i;
  403478:	736b      	strb	r3, [r5, #13]
	sendArr[14] = (Byte)(max_i >> 8);
  40347a:	121a      	asrs	r2, r3, #8
  40347c:	73aa      	strb	r2, [r5, #14]
	sendArr[15] = (Byte)(max_i >> 16);
  40347e:	141a      	asrs	r2, r3, #16
  403480:	73ea      	strb	r2, [r5, #15]
	sendArr[16] = (Byte)(max_i >> 24);
  403482:	161b      	asrs	r3, r3, #24
  403484:	742b      	strb	r3, [r5, #16]
	
	sendArr[17] = walkEN;
  403486:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
  40348a:	746b      	strb	r3, [r5, #17]
  40348c:	3d01      	subs	r5, #1
	
	
	//printy printy in my winky
	for (int i = 0;i<18;i++){
  40348e:	2400      	movs	r4, #0
		sprintf(buf,"byte %d: %x\n",i,sendArr[i]);
  403490:	f8df 8030 	ldr.w	r8, [pc, #48]	; 4034c4 <buildFrame+0x88>
  403494:	4f09      	ldr	r7, [pc, #36]	; (4034bc <buildFrame+0x80>)
		sendDebugString(buf);
  403496:	4e0a      	ldr	r6, [pc, #40]	; (4034c0 <buildFrame+0x84>)
	sendArr[17] = walkEN;
	
	
	//printy printy in my winky
	for (int i = 0;i<18;i++){
		sprintf(buf,"byte %d: %x\n",i,sendArr[i]);
  403498:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40349c:	4622      	mov	r2, r4
  40349e:	4641      	mov	r1, r8
  4034a0:	4668      	mov	r0, sp
  4034a2:	47b8      	blx	r7
		sendDebugString(buf);
  4034a4:	4668      	mov	r0, sp
  4034a6:	47b0      	blx	r6
	
	sendArr[17] = walkEN;
	
	
	//printy printy in my winky
	for (int i = 0;i<18;i++){
  4034a8:	3401      	adds	r4, #1
  4034aa:	2c12      	cmp	r4, #18
  4034ac:	d1f4      	bne.n	403498 <buildFrame+0x5c>
		sprintf(buf,"byte %d: %x\n",i,sendArr[i]);
		sendDebugString(buf);
		
		
	}
}
  4034ae:	b00a      	add	sp, #40	; 0x28
  4034b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034b4:	2040c34c 	.word	0x2040c34c
  4034b8:	2040c478 	.word	0x2040c478
  4034bc:	00404719 	.word	0x00404719
  4034c0:	00402d4d 	.word	0x00402d4d
  4034c4:	004089ac 	.word	0x004089ac

004034c8 <ButtonTask>:
	
	
	
}

void ButtonTask(void* pvParameters){
  4034c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034cc:	ed2d 8b08 	vpush	{d8-d11}
  4034d0:	b097      	sub	sp, #92	; 0x5c
	float movDir = 0;
	int cycle = 60;
	int max_i = 0;
	Byte walkEN = 0;
	
	PIOAsem = xSemaphoreCreateBinary();
  4034d2:	2203      	movs	r2, #3
  4034d4:	2100      	movs	r1, #0
  4034d6:	2001      	movs	r0, #1
  4034d8:	4ba7      	ldr	r3, [pc, #668]	; (403778 <ButtonTask+0x2b0>)
  4034da:	4798      	blx	r3
  4034dc:	4ba7      	ldr	r3, [pc, #668]	; (40377c <ButtonTask+0x2b4>)
  4034de:	6018      	str	r0, [r3, #0]
	FRAMEsem = xSemaphoreCreateMutex();
  4034e0:	2001      	movs	r0, #1
  4034e2:	4ba7      	ldr	r3, [pc, #668]	; (403780 <ButtonTask+0x2b8>)
  4034e4:	4798      	blx	r3
  4034e6:	4ba7      	ldr	r3, [pc, #668]	; (403784 <ButtonTask+0x2bc>)
  4034e8:	6018      	str	r0, [r3, #0]
	int floatchange = 0;
	
	
	
	float moveTurn = 0;
	float movDir = 0;
  4034ea:	ed9f 8aa7 	vldr	s16, [pc, #668]	; 403788 <ButtonTask+0x2c0>
	int cycle = 60;
	int max_i = 0;
	Byte walkEN = 0;
  4034ee:	2700      	movs	r7, #0
	
	
	float moveTurn = 0;
	float movDir = 0;
	int cycle = 60;
	int max_i = 0;
  4034f0:	46ba      	mov	sl, r7
	int SW4Lefttg = 0;
	int SW4Righttg = 0;
	int SW5Uptg = 0;
	int SW5Downtg = 0;
	int SW5Lefttg = 0;
	int SW5Righttg = 0;
  4034f2:	970b      	str	r7, [sp, #44]	; 0x2c
	int SW4Downtg = 0;
	int SW4Lefttg = 0;
	int SW4Righttg = 0;
	int SW5Uptg = 0;
	int SW5Downtg = 0;
	int SW5Lefttg = 0;
  4034f4:	970a      	str	r7, [sp, #40]	; 0x28
	int tgstand = 0;
	
	int SW4Uptg = 0;
	int SW4Downtg = 0;
	int SW4Lefttg = 0;
	int SW4Righttg = 0;
  4034f6:	9709      	str	r7, [sp, #36]	; 0x24
	int tgd = 1;
	int tgstand = 0;
	
	int SW4Uptg = 0;
	int SW4Downtg = 0;
	int SW4Lefttg = 0;
  4034f8:	9708      	str	r7, [sp, #32]
	int tg2 = 1;
	int tgd = 1;
	int tgstand = 0;
	
	int SW4Uptg = 0;
	int SW4Downtg = 0;
  4034fa:	9707      	str	r7, [sp, #28]
	int tg1 = 1;
	int tg2 = 1;
	int tgd = 1;
	int tgstand = 0;
	
	int SW4Uptg = 0;
  4034fc:	9706      	str	r7, [sp, #24]
void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
	int tg2 = 1;
	int tgd = 1;
	int tgstand = 0;
  4034fe:	9705      	str	r7, [sp, #20]

void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
	int tg2 = 1;
	int tgd = 1;
  403500:	2301      	movs	r3, #1
  403502:	9304      	str	r3, [sp, #16]
}

void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
	int tg2 = 1;
  403504:	4699      	mov	r9, r3
	
}

void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
  403506:	469b      	mov	fp, r3
					}
					else{
						
						walkEN = 0;
						holdFrame = 0;
						pio_clear(LED1);
  403508:	f8df 82fc 	ldr.w	r8, [pc, #764]	; 403808 <ButtonTask+0x340>
					
					SW4Righttg = !SW4Righttg;
					
					if (SW4Righttg){
						moveTurn = 0;
						movDir = 1.57;
  40350c:	eddf 9a9f 	vldr	s19, [pc, #636]	; 40378c <ButtonTask+0x2c4>
					sendDebugString("NAV4 Right\n");
					
					SW4Righttg = !SW4Righttg;
					
					if (SW4Righttg){
						moveTurn = 0;
  403510:	eeb0 9a48 	vmov.f32	s18, s16
						
						sprintf(buf,"floatchange hex: %x\n",floatchange);
						sendDebugString(buf);
						sprintf(buf,"floatchange float: %f\n",floatchange);
						sendDebugString(buf);
						sprintf(buf,"float orig: %x\n",movDir);
  403514:	ed9f ab94 	vldr	d10, [pc, #592]	; 403768 <ButtonTask+0x2a0>
					//spi_deselect_device(SPI0,&spidevice1);
					
					sprintf(buf,"SysStatus: 0x%x\n", DW1000_readSystemStatus());
					sendDebugString(buf);
					sendDebugString("\n");
					DW1000_writeReg(PANADR_ID,DW1000_NO_SUB,DW1000_NO_OFFSET,0xDECA2230,PANADR_LEN);
  403518:	eeb0 ba4a 	vmov.f32	s22, s20
  40351c:	eef0 ba6a 	vmov.f32	s23, s21
  403520:	eef0 aa48 	vmov.f32	s21, s16
	
	//spidevice1.id = 0;
	
	for(;;){
		
		if( PIOAsem !=NULL){
  403524:	4e95      	ldr	r6, [pc, #596]	; (40377c <ButtonTask+0x2b4>)
			
			if( xSemaphoreTake(PIOAsem,0xFFFF) == pdTRUE){
  403526:	2500      	movs	r5, #0
  403528:	4c99      	ldr	r4, [pc, #612]	; (403790 <ButtonTask+0x2c8>)
	
	//spidevice1.id = 0;
	
	for(;;){
		
		if( PIOAsem !=NULL){
  40352a:	6830      	ldr	r0, [r6, #0]
  40352c:	2800      	cmp	r0, #0
  40352e:	d0fd      	beq.n	40352c <ButtonTask+0x64>
			
			if( xSemaphoreTake(PIOAsem,0xFFFF) == pdTRUE){
  403530:	462b      	mov	r3, r5
  403532:	f64f 72ff 	movw	r2, #65535	; 0xffff
  403536:	4629      	mov	r1, r5
  403538:	47a0      	blx	r4
  40353a:	2801      	cmp	r0, #1
  40353c:	d1f5      	bne.n	40352a <ButtonTask+0x62>
				
				sendFrame = 1;
  40353e:	2201      	movs	r2, #1
  403540:	4b94      	ldr	r3, [pc, #592]	; (403794 <ButtonTask+0x2cc>)
  403542:	601a      	str	r2, [r3, #0]
				
				switch(ButtonStatus){
  403544:	4b94      	ldr	r3, [pc, #592]	; (403798 <ButtonTask+0x2d0>)
  403546:	681b      	ldr	r3, [r3, #0]
  403548:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
  40354c:	f000 80e2 	beq.w	403714 <ButtonTask+0x24c>
  403550:	d814      	bhi.n	40357c <ButtonTask+0xb4>
  403552:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  403556:	f000 8183 	beq.w	403860 <ButtonTask+0x398>
  40355a:	d806      	bhi.n	40356a <ButtonTask+0xa2>
  40355c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  403560:	d027      	beq.n	4035b2 <ButtonTask+0xea>
  403562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  403566:	d04f      	beq.n	403608 <ButtonTask+0x140>
  403568:	e247      	b.n	4039fa <ButtonTask+0x532>
  40356a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40356e:	f000 814d 	beq.w	40380c <ButtonTask+0x344>
  403572:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403576:	f000 8091 	beq.w	40369c <ButtonTask+0x1d4>
  40357a:	e23e      	b.n	4039fa <ButtonTask+0x532>
  40357c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  403580:	f000 81f9 	beq.w	403976 <ButtonTask+0x4ae>
  403584:	d808      	bhi.n	403598 <ButtonTask+0xd0>
  403586:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  40358a:	f000 8190 	beq.w	4038ae <ButtonTask+0x3e6>
  40358e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
  403592:	f000 8206 	beq.w	4039a2 <ButtonTask+0x4da>
  403596:	e230      	b.n	4039fa <ButtonTask+0x532>
  403598:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
  40359c:	f000 81c4 	beq.w	403928 <ButtonTask+0x460>
  4035a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4035a4:	f000 8213 	beq.w	4039ce <ButtonTask+0x506>
  4035a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
  4035ac:	f040 8225 	bne.w	4039fa <ButtonTask+0x532>
  4035b0:	e193      	b.n	4038da <ButtonTask+0x412>
					
					case(Push1) :
					sendDebugString("Push Switch 1\n");
  4035b2:	487a      	ldr	r0, [pc, #488]	; (40379c <ButtonTask+0x2d4>)
  4035b4:	4b7a      	ldr	r3, [pc, #488]	; (4037a0 <ButtonTask+0x2d8>)
  4035b6:	4798      	blx	r3
					
					button = 1;
  4035b8:	2201      	movs	r2, #1
  4035ba:	4b7a      	ldr	r3, [pc, #488]	; (4037a4 <ButtonTask+0x2dc>)
  4035bc:	601a      	str	r2, [r3, #0]
					sendlength = 2;
  4035be:	2202      	movs	r2, #2
  4035c0:	4b79      	ldr	r3, [pc, #484]	; (4037a8 <ButtonTask+0x2e0>)
  4035c2:	601a      	str	r2, [r3, #0]
					if (!tgstand){
  4035c4:	9b05      	ldr	r3, [sp, #20]
  4035c6:	b933      	cbnz	r3, 4035d6 <ButtonTask+0x10e>
						sendArr[0] = 4;
  4035c8:	4a78      	ldr	r2, [pc, #480]	; (4037ac <ButtonTask+0x2e4>)
  4035ca:	2304      	movs	r3, #4
  4035cc:	7013      	strb	r3, [r2, #0]
						sendArr[1] = 1;
  4035ce:	2301      	movs	r3, #1
  4035d0:	7053      	strb	r3, [r2, #1]
						tgstand = !tgstand;
  4035d2:	9305      	str	r3, [sp, #20]
  4035d4:	e005      	b.n	4035e2 <ButtonTask+0x11a>
					} 
					else{
						sendArr[0] = 4;
  4035d6:	4a75      	ldr	r2, [pc, #468]	; (4037ac <ButtonTask+0x2e4>)
  4035d8:	2304      	movs	r3, #4
  4035da:	7013      	strb	r3, [r2, #0]
						sendArr[1] = 0;
  4035dc:	2300      	movs	r3, #0
  4035de:	7053      	strb	r3, [r2, #1]
						tgstand = !tgstand;
  4035e0:	9305      	str	r3, [sp, #20]
					sendDebugString(buffcast);
					*/
					
					
					
					if(tg2){
  4035e2:	f1b9 0f00 	cmp.w	r9, #0
  4035e6:	d007      	beq.n	4035f8 <ButtonTask+0x130>
						pio_set(LED2);
  4035e8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4035ec:	4640      	mov	r0, r8
  4035ee:	4b70      	ldr	r3, [pc, #448]	; (4037b0 <ButtonTask+0x2e8>)
  4035f0:	4798      	blx	r3
						tg2 = !tg2;
  4035f2:	f04f 0900 	mov.w	r9, #0
  4035f6:	e21c      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED2);
  4035f8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4035fc:	4640      	mov	r0, r8
  4035fe:	4b6d      	ldr	r3, [pc, #436]	; (4037b4 <ButtonTask+0x2ec>)
  403600:	4798      	blx	r3
						tg2 = !tg2;
  403602:	f04f 0901 	mov.w	r9, #1
  403606:	e214      	b.n	403a32 <ButtonTask+0x56a>
					}
					break;
					
					case(Push2) :
					sendDebugString("Push Switch 2\n");
  403608:	486b      	ldr	r0, [pc, #428]	; (4037b8 <ButtonTask+0x2f0>)
  40360a:	4c65      	ldr	r4, [pc, #404]	; (4037a0 <ButtonTask+0x2d8>)
  40360c:	47a0      	blx	r4
					
					char buf[40];
					
					//spi_select_device(SPI0,&spidevice1);

					delay_us(1);
  40360e:	2033      	movs	r0, #51	; 0x33
  403610:	4b6a      	ldr	r3, [pc, #424]	; (4037bc <ButtonTask+0x2f4>)
  403612:	4798      	blx	r3
					sprintf(buf,"TestDevID: 0x%x\n",DW1000_readDeviceIdentifier());
  403614:	4b6a      	ldr	r3, [pc, #424]	; (4037c0 <ButtonTask+0x2f8>)
  403616:	4798      	blx	r3
  403618:	4602      	mov	r2, r0
  40361a:	460b      	mov	r3, r1
  40361c:	4969      	ldr	r1, [pc, #420]	; (4037c4 <ButtonTask+0x2fc>)
  40361e:	a80c      	add	r0, sp, #48	; 0x30
  403620:	4d69      	ldr	r5, [pc, #420]	; (4037c8 <ButtonTask+0x300>)
  403622:	47a8      	blx	r5
					sendDebugString(buf);
  403624:	a80c      	add	r0, sp, #48	; 0x30
  403626:	47a0      	blx	r4
					sendDebugString("\n");
  403628:	4e68      	ldr	r6, [pc, #416]	; (4037cc <ButtonTask+0x304>)
  40362a:	4630      	mov	r0, r6
  40362c:	47a0      	blx	r4
					
					
					//spi_deselect_device(SPI0,&spidevice1);
					
					sprintf(buf,"SysStatus: 0x%x\n", DW1000_readSystemStatus());
  40362e:	4b68      	ldr	r3, [pc, #416]	; (4037d0 <ButtonTask+0x308>)
  403630:	4798      	blx	r3
  403632:	4602      	mov	r2, r0
  403634:	460b      	mov	r3, r1
  403636:	4967      	ldr	r1, [pc, #412]	; (4037d4 <ButtonTask+0x30c>)
  403638:	a80c      	add	r0, sp, #48	; 0x30
  40363a:	47a8      	blx	r5
					sendDebugString(buf);
  40363c:	a80c      	add	r0, sp, #48	; 0x30
  40363e:	47a0      	blx	r4
					sendDebugString("\n");
  403640:	4630      	mov	r0, r6
  403642:	47a0      	blx	r4
					DW1000_writeReg(PANADR_ID,DW1000_NO_SUB,DW1000_NO_OFFSET,0xDECA2230,PANADR_LEN);
  403644:	2604      	movs	r6, #4
  403646:	9602      	str	r6, [sp, #8]
  403648:	a349      	add	r3, pc, #292	; (adr r3, 403770 <ButtonTask+0x2a8>)
  40364a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40364e:	e9cd 2300 	strd	r2, r3, [sp]
  403652:	2200      	movs	r2, #0
  403654:	4611      	mov	r1, r2
  403656:	2003      	movs	r0, #3
  403658:	4b5f      	ldr	r3, [pc, #380]	; (4037d8 <ButtonTask+0x310>)
  40365a:	4798      	blx	r3
					sprintf(buf,"ID WRITTEN\nREAD BACK: 0x%x\n",DW1000_readReg(PANADR_ID,DW1000_NO_SUB,DW1000_NO_OFFSET,PANADR_LEN));
  40365c:	4633      	mov	r3, r6
  40365e:	2200      	movs	r2, #0
  403660:	4611      	mov	r1, r2
  403662:	2003      	movs	r0, #3
  403664:	4e5d      	ldr	r6, [pc, #372]	; (4037dc <ButtonTask+0x314>)
  403666:	47b0      	blx	r6
  403668:	4602      	mov	r2, r0
  40366a:	460b      	mov	r3, r1
  40366c:	495c      	ldr	r1, [pc, #368]	; (4037e0 <ButtonTask+0x318>)
  40366e:	a80c      	add	r0, sp, #48	; 0x30
  403670:	47a8      	blx	r5
					sendDebugString(buf);
  403672:	a80c      	add	r0, sp, #48	; 0x30
  403674:	47a0      	blx	r4
					
					//pio_set(PIOB_DWM_RESET);
					//pio_clear(PIOB_DWM_RESET);
					
					
					if(tg1){
  403676:	f1bb 0f00 	cmp.w	fp, #0
  40367a:	d007      	beq.n	40368c <ButtonTask+0x1c4>
						pio_set(LED1);
  40367c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403680:	4640      	mov	r0, r8
  403682:	4b4b      	ldr	r3, [pc, #300]	; (4037b0 <ButtonTask+0x2e8>)
  403684:	4798      	blx	r3
						tg1 = !tg1;
  403686:	f04f 0b00 	mov.w	fp, #0
  40368a:	e1d2      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED1);
  40368c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403690:	4640      	mov	r0, r8
  403692:	4b48      	ldr	r3, [pc, #288]	; (4037b4 <ButtonTask+0x2ec>)
  403694:	4798      	blx	r3
						tg1 = !tg1;
  403696:	f04f 0b01 	mov.w	fp, #1
  40369a:	e1ca      	b.n	403a32 <ButtonTask+0x56a>
					}
					break;
					
					case(SW4Left) :
					sendDebugString("NAV4 Left\n");
  40369c:	4851      	ldr	r0, [pc, #324]	; (4037e4 <ButtonTask+0x31c>)
  40369e:	4b40      	ldr	r3, [pc, #256]	; (4037a0 <ButtonTask+0x2d8>)
  4036a0:	4798      	blx	r3
					
					SW4Lefttg = !SW4Lefttg;
  4036a2:	9b08      	ldr	r3, [sp, #32]
  4036a4:	2b00      	cmp	r3, #0
  4036a6:	bf0c      	ite	eq
  4036a8:	2401      	moveq	r4, #1
  4036aa:	2400      	movne	r4, #0
					
					if (SW4Lefttg){
  4036ac:	d126      	bne.n	4036fc <ButtonTask+0x234>
						moveTurn = 0;
						movDir = 4.71;
						cycle = 60;
						max_i = 30;
						walkEN = 1;
						holdFrame = 1;
  4036ae:	2701      	movs	r7, #1
  4036b0:	4b4d      	ldr	r3, [pc, #308]	; (4037e8 <ButtonTask+0x320>)
  4036b2:	601f      	str	r7, [r3, #0]
						
						pio_set(LED1);
  4036b4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4036b8:	4640      	mov	r0, r8
  4036ba:	4b3d      	ldr	r3, [pc, #244]	; (4037b0 <ButtonTask+0x2e8>)
  4036bc:	4798      	blx	r3
						LEDtg = 1;
  4036be:	4b4b      	ldr	r3, [pc, #300]	; (4037ec <ButtonTask+0x324>)
  4036c0:	601f      	str	r7, [r3, #0]
						
						floatchange = *((uint32_t*)&movDir);
						
						sprintf(buf,"floatchange hex: %x\n",floatchange);
  4036c2:	4a4b      	ldr	r2, [pc, #300]	; (4037f0 <ButtonTask+0x328>)
  4036c4:	494b      	ldr	r1, [pc, #300]	; (4037f4 <ButtonTask+0x32c>)
  4036c6:	a80c      	add	r0, sp, #48	; 0x30
  4036c8:	4e3f      	ldr	r6, [pc, #252]	; (4037c8 <ButtonTask+0x300>)
  4036ca:	47b0      	blx	r6
						sendDebugString(buf);
  4036cc:	a80c      	add	r0, sp, #48	; 0x30
  4036ce:	4d34      	ldr	r5, [pc, #208]	; (4037a0 <ButtonTask+0x2d8>)
  4036d0:	47a8      	blx	r5
						sprintf(buf,"floatchange float: %f\n",floatchange);
  4036d2:	4a47      	ldr	r2, [pc, #284]	; (4037f0 <ButtonTask+0x328>)
  4036d4:	4948      	ldr	r1, [pc, #288]	; (4037f8 <ButtonTask+0x330>)
  4036d6:	a80c      	add	r0, sp, #48	; 0x30
  4036d8:	47b0      	blx	r6
						sendDebugString(buf);
  4036da:	a80c      	add	r0, sp, #48	; 0x30
  4036dc:	47a8      	blx	r5
						sprintf(buf,"float orig: %x\n",movDir);
  4036de:	ec53 2b1b 	vmov	r2, r3, d11
  4036e2:	4946      	ldr	r1, [pc, #280]	; (4037fc <ButtonTask+0x334>)
  4036e4:	a80c      	add	r0, sp, #48	; 0x30
  4036e6:	47b0      	blx	r6
						sendDebugString(buf);
  4036e8:	a80c      	add	r0, sp, #48	; 0x30
  4036ea:	47a8      	blx	r5
					break;
					
					case(SW4Left) :
					sendDebugString("NAV4 Left\n");
					
					SW4Lefttg = !SW4Lefttg;
  4036ec:	9408      	str	r4, [sp, #32]
					
					if (SW4Lefttg){
						moveTurn = 0;
						movDir = 4.71;
  4036ee:	ed9f 8a44 	vldr	s16, [pc, #272]	; 403800 <ButtonTask+0x338>
						cycle = 60;
						max_i = 30;
  4036f2:	f04f 0a1e 	mov.w	sl, #30
					sendDebugString("NAV4 Left\n");
					
					SW4Lefttg = !SW4Lefttg;
					
					if (SW4Lefttg){
						moveTurn = 0;
  4036f6:	eef0 aa49 	vmov.f32	s21, s18
  4036fa:	e19a      	b.n	403a32 <ButtonTask+0x56a>
						
					}
					else{
						
						walkEN = 0;
						holdFrame = 0;
  4036fc:	2700      	movs	r7, #0
  4036fe:	4b3a      	ldr	r3, [pc, #232]	; (4037e8 <ButtonTask+0x320>)
  403700:	601f      	str	r7, [r3, #0]
						pio_clear(LED1);
  403702:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403706:	4640      	mov	r0, r8
  403708:	4b2a      	ldr	r3, [pc, #168]	; (4037b4 <ButtonTask+0x2ec>)
  40370a:	4798      	blx	r3
						LEDtg = 0;
  40370c:	4b37      	ldr	r3, [pc, #220]	; (4037ec <ButtonTask+0x324>)
  40370e:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW4Left) :
					sendDebugString("NAV4 Left\n");
					
					SW4Lefttg = !SW4Lefttg;
  403710:	9408      	str	r4, [sp, #32]
  403712:	e18e      	b.n	403a32 <ButtonTask+0x56a>
						LEDtg = 0;
					}
					break;
					
					case(SW4Right) :
					sendDebugString("NAV4 Right\n");
  403714:	483b      	ldr	r0, [pc, #236]	; (403804 <ButtonTask+0x33c>)
  403716:	4b22      	ldr	r3, [pc, #136]	; (4037a0 <ButtonTask+0x2d8>)
  403718:	4798      	blx	r3
					
					SW4Righttg = !SW4Righttg;
  40371a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40371c:	2b00      	cmp	r3, #0
  40371e:	bf0c      	ite	eq
  403720:	2401      	moveq	r4, #1
  403722:	2400      	movne	r4, #0
					
					if (SW4Righttg){
  403724:	d111      	bne.n	40374a <ButtonTask+0x282>
						moveTurn = 0;
						movDir = 1.57;
						cycle = 60;
						max_i = 30;
						walkEN = 1;
						holdFrame = 1;
  403726:	2701      	movs	r7, #1
  403728:	4b2f      	ldr	r3, [pc, #188]	; (4037e8 <ButtonTask+0x320>)
  40372a:	601f      	str	r7, [r3, #0]
						
						pio_set(LED1);
  40372c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403730:	4640      	mov	r0, r8
  403732:	4b1f      	ldr	r3, [pc, #124]	; (4037b0 <ButtonTask+0x2e8>)
  403734:	4798      	blx	r3
						LEDtg = 1;
  403736:	4b2d      	ldr	r3, [pc, #180]	; (4037ec <ButtonTask+0x324>)
  403738:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW4Right) :
					sendDebugString("NAV4 Right\n");
					
					SW4Righttg = !SW4Righttg;
  40373a:	9409      	str	r4, [sp, #36]	; 0x24
					
					if (SW4Righttg){
						moveTurn = 0;
						movDir = 1.57;
  40373c:	eeb0 8a69 	vmov.f32	s16, s19
						cycle = 60;
						max_i = 30;
  403740:	f04f 0a1e 	mov.w	sl, #30
					sendDebugString("NAV4 Right\n");
					
					SW4Righttg = !SW4Righttg;
					
					if (SW4Righttg){
						moveTurn = 0;
  403744:	eef0 aa49 	vmov.f32	s21, s18
  403748:	e173      	b.n	403a32 <ButtonTask+0x56a>
						
					}
					else{
						
						walkEN = 0;
						holdFrame = 0;
  40374a:	2700      	movs	r7, #0
  40374c:	4b26      	ldr	r3, [pc, #152]	; (4037e8 <ButtonTask+0x320>)
  40374e:	601f      	str	r7, [r3, #0]
						pio_clear(LED1);
  403750:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403754:	4640      	mov	r0, r8
  403756:	4b17      	ldr	r3, [pc, #92]	; (4037b4 <ButtonTask+0x2ec>)
  403758:	4798      	blx	r3
						LEDtg = 0;
  40375a:	4b24      	ldr	r3, [pc, #144]	; (4037ec <ButtonTask+0x324>)
  40375c:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW4Right) :
					sendDebugString("NAV4 Right\n");
					
					SW4Righttg = !SW4Righttg;
  40375e:	9409      	str	r4, [sp, #36]	; 0x24
  403760:	e167      	b.n	403a32 <ButtonTask+0x56a>
  403762:	bf00      	nop
  403764:	f3af 8000 	nop.w
  403768:	40000000 	.word	0x40000000
  40376c:	4012d70a 	.word	0x4012d70a
  403770:	deca2230 	.word	0xdeca2230
  403774:	00000000 	.word	0x00000000
  403778:	00400bd1 	.word	0x00400bd1
  40377c:	2040c354 	.word	0x2040c354
  403780:	00400e31 	.word	0x00400e31
  403784:	2040c360 	.word	0x2040c360
  403788:	00000000 	.word	0x00000000
  40378c:	3fc8f5c3 	.word	0x3fc8f5c3
  403790:	00401061 	.word	0x00401061
  403794:	2040c348 	.word	0x2040c348
  403798:	2040c48c 	.word	0x2040c48c
  40379c:	004089bc 	.word	0x004089bc
  4037a0:	00402d4d 	.word	0x00402d4d
  4037a4:	2040c35c 	.word	0x2040c35c
  4037a8:	2040c34c 	.word	0x2040c34c
  4037ac:	2040c478 	.word	0x2040c478
  4037b0:	00402509 	.word	0x00402509
  4037b4:	0040250d 	.word	0x0040250d
  4037b8:	004089cc 	.word	0x004089cc
  4037bc:	20400001 	.word	0x20400001
  4037c0:	00402e61 	.word	0x00402e61
  4037c4:	004089dc 	.word	0x004089dc
  4037c8:	00404719 	.word	0x00404719
  4037cc:	004087f0 	.word	0x004087f0
  4037d0:	00402e75 	.word	0x00402e75
  4037d4:	004089f0 	.word	0x004089f0
  4037d8:	00402e95 	.word	0x00402e95
  4037dc:	00402d95 	.word	0x00402d95
  4037e0:	00408a04 	.word	0x00408a04
  4037e4:	00408a20 	.word	0x00408a20
  4037e8:	2040c358 	.word	0x2040c358
  4037ec:	2040c350 	.word	0x2040c350
  4037f0:	4096b852 	.word	0x4096b852
  4037f4:	00408a2c 	.word	0x00408a2c
  4037f8:	00408a44 	.word	0x00408a44
  4037fc:	00408a5c 	.word	0x00408a5c
  403800:	4096b852 	.word	0x4096b852
  403804:	00408a6c 	.word	0x00408a6c
  403808:	400e1400 	.word	0x400e1400
					
					case(SW4Up) :
					
					
					
					SW4Uptg = !SW4Uptg;
  40380c:	9b06      	ldr	r3, [sp, #24]
  40380e:	2b00      	cmp	r3, #0
  403810:	bf0c      	ite	eq
  403812:	2401      	moveq	r4, #1
  403814:	2400      	movne	r4, #0
					
					if (SW4Uptg){
  403816:	d114      	bne.n	403842 <ButtonTask+0x37a>
						sendDebugString("NAV4 Up On\n");
  403818:	4897      	ldr	r0, [pc, #604]	; (403a78 <ButtonTask+0x5b0>)
  40381a:	4b98      	ldr	r3, [pc, #608]	; (403a7c <ButtonTask+0x5b4>)
  40381c:	4798      	blx	r3
						moveTurn = 0.2;
						movDir = 0;
						cycle = 60;
						max_i = 30;
						walkEN = 1;
						holdFrame = 1;
  40381e:	2701      	movs	r7, #1
  403820:	4b97      	ldr	r3, [pc, #604]	; (403a80 <ButtonTask+0x5b8>)
  403822:	601f      	str	r7, [r3, #0]
						
						pio_set(LED1);
  403824:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403828:	4640      	mov	r0, r8
  40382a:	4b96      	ldr	r3, [pc, #600]	; (403a84 <ButtonTask+0x5bc>)
  40382c:	4798      	blx	r3
						LEDtg = 1;
  40382e:	4b96      	ldr	r3, [pc, #600]	; (403a88 <ButtonTask+0x5c0>)
  403830:	601f      	str	r7, [r3, #0]
					
					case(SW4Up) :
					
					
					
					SW4Uptg = !SW4Uptg;
  403832:	9406      	str	r4, [sp, #24]
					
					if (SW4Uptg){
						sendDebugString("NAV4 Up On\n");
						moveTurn = 0.2;
						movDir = 0;
  403834:	eeb0 8a49 	vmov.f32	s16, s18
						cycle = 60;
						max_i = 30;
  403838:	f04f 0a1e 	mov.w	sl, #30
					
					SW4Uptg = !SW4Uptg;
					
					if (SW4Uptg){
						sendDebugString("NAV4 Up On\n");
						moveTurn = 0.2;
  40383c:	eddf aa93 	vldr	s21, [pc, #588]	; 403a8c <ButtonTask+0x5c4>
  403840:	e0f7      	b.n	403a32 <ButtonTask+0x56a>
						pio_set(LED1);
						LEDtg = 1;
						
					}
					else{
						sendDebugString("NAV4 Up Off\n");
  403842:	4893      	ldr	r0, [pc, #588]	; (403a90 <ButtonTask+0x5c8>)
  403844:	4b8d      	ldr	r3, [pc, #564]	; (403a7c <ButtonTask+0x5b4>)
  403846:	4798      	blx	r3
						walkEN = 0;
						holdFrame = 0;
  403848:	2700      	movs	r7, #0
  40384a:	4b8d      	ldr	r3, [pc, #564]	; (403a80 <ButtonTask+0x5b8>)
  40384c:	601f      	str	r7, [r3, #0]
						pio_clear(LED1);
  40384e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403852:	4640      	mov	r0, r8
  403854:	4b8f      	ldr	r3, [pc, #572]	; (403a94 <ButtonTask+0x5cc>)
  403856:	4798      	blx	r3
						LEDtg = 0;
  403858:	4b8b      	ldr	r3, [pc, #556]	; (403a88 <ButtonTask+0x5c0>)
  40385a:	601f      	str	r7, [r3, #0]
					
					case(SW4Up) :
					
					
					
					SW4Uptg = !SW4Uptg;
  40385c:	9406      	str	r4, [sp, #24]
  40385e:	e0e8      	b.n	403a32 <ButtonTask+0x56a>
					break;
					
					
					
					case(SW4Down) :
					sendDebugString("NAV4 Down\n");
  403860:	488d      	ldr	r0, [pc, #564]	; (403a98 <ButtonTask+0x5d0>)
  403862:	4b86      	ldr	r3, [pc, #536]	; (403a7c <ButtonTask+0x5b4>)
  403864:	4798      	blx	r3
					
					
					SW4Downtg = !SW4Downtg;
  403866:	9b07      	ldr	r3, [sp, #28]
  403868:	2b00      	cmp	r3, #0
  40386a:	bf0c      	ite	eq
  40386c:	2401      	moveq	r4, #1
  40386e:	2400      	movne	r4, #0
					
					
					if (SW4Downtg){
  403870:	d111      	bne.n	403896 <ButtonTask+0x3ce>
						moveTurn = 0.2;
						movDir = 3.14;
						cycle = 60;
						max_i = 30;
						walkEN = 1;
						holdFrame = 1;
  403872:	2701      	movs	r7, #1
  403874:	4b82      	ldr	r3, [pc, #520]	; (403a80 <ButtonTask+0x5b8>)
  403876:	601f      	str	r7, [r3, #0]
						
						pio_set(LED1);
  403878:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40387c:	4640      	mov	r0, r8
  40387e:	4b81      	ldr	r3, [pc, #516]	; (403a84 <ButtonTask+0x5bc>)
  403880:	4798      	blx	r3
						LEDtg = 1;
  403882:	4b81      	ldr	r3, [pc, #516]	; (403a88 <ButtonTask+0x5c0>)
  403884:	601f      	str	r7, [r3, #0]
					
					case(SW4Down) :
					sendDebugString("NAV4 Down\n");
					
					
					SW4Downtg = !SW4Downtg;
  403886:	9407      	str	r4, [sp, #28]
					
					
					if (SW4Downtg){
						moveTurn = 0.2;
						movDir = 3.14;
  403888:	ed9f 8a84 	vldr	s16, [pc, #528]	; 403a9c <ButtonTask+0x5d4>
						cycle = 60;
						max_i = 30;
  40388c:	f04f 0a1e 	mov.w	sl, #30
					
					SW4Downtg = !SW4Downtg;
					
					
					if (SW4Downtg){
						moveTurn = 0.2;
  403890:	eddf aa7e 	vldr	s21, [pc, #504]	; 403a8c <ButtonTask+0x5c4>
  403894:	e0cd      	b.n	403a32 <ButtonTask+0x56a>
						
					}
					else{
						
						walkEN = 0;
						holdFrame = 0;
  403896:	2700      	movs	r7, #0
  403898:	4b79      	ldr	r3, [pc, #484]	; (403a80 <ButtonTask+0x5b8>)
  40389a:	601f      	str	r7, [r3, #0]
						pio_clear(LED1);
  40389c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4038a0:	4640      	mov	r0, r8
  4038a2:	4b7c      	ldr	r3, [pc, #496]	; (403a94 <ButtonTask+0x5cc>)
  4038a4:	4798      	blx	r3
						LEDtg = 0;
  4038a6:	4b78      	ldr	r3, [pc, #480]	; (403a88 <ButtonTask+0x5c0>)
  4038a8:	601f      	str	r7, [r3, #0]
					
					case(SW4Down) :
					sendDebugString("NAV4 Down\n");
					
					
					SW4Downtg = !SW4Downtg;
  4038aa:	9407      	str	r4, [sp, #28]
  4038ac:	e0c1      	b.n	403a32 <ButtonTask+0x56a>
					
					
					break;
					
					case(SW4Push) :
					sendDebugString("NAV4 Push\n");
  4038ae:	487c      	ldr	r0, [pc, #496]	; (403aa0 <ButtonTask+0x5d8>)
  4038b0:	4b72      	ldr	r3, [pc, #456]	; (403a7c <ButtonTask+0x5b4>)
  4038b2:	4798      	blx	r3
					if(tg1){
  4038b4:	f1bb 0f00 	cmp.w	fp, #0
  4038b8:	d007      	beq.n	4038ca <ButtonTask+0x402>
						pio_set(LED1);
  4038ba:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4038be:	4640      	mov	r0, r8
  4038c0:	4b70      	ldr	r3, [pc, #448]	; (403a84 <ButtonTask+0x5bc>)
  4038c2:	4798      	blx	r3
						tg1 = !tg1;
  4038c4:	f04f 0b00 	mov.w	fp, #0
  4038c8:	e0b3      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED1);
  4038ca:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4038ce:	4640      	mov	r0, r8
  4038d0:	4b70      	ldr	r3, [pc, #448]	; (403a94 <ButtonTask+0x5cc>)
  4038d2:	4798      	blx	r3
						tg1 = !tg1;
  4038d4:	f04f 0b01 	mov.w	fp, #1
  4038d8:	e0ab      	b.n	403a32 <ButtonTask+0x56a>
					}
					break;
					
					case(SW5Left) :
					sendDebugString("NAV5 Left\n");
  4038da:	4872      	ldr	r0, [pc, #456]	; (403aa4 <ButtonTask+0x5dc>)
  4038dc:	4b67      	ldr	r3, [pc, #412]	; (403a7c <ButtonTask+0x5b4>)
  4038de:	4798      	blx	r3
					
					SW5Lefttg = !SW5Lefttg;
  4038e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038e2:	2b00      	cmp	r3, #0
  4038e4:	bf0c      	ite	eq
  4038e6:	2401      	moveq	r4, #1
  4038e8:	2400      	movne	r4, #0
					
					if (SW5Lefttg){
  4038ea:	d111      	bne.n	403910 <ButtonTask+0x448>
						moveTurn = -1;
						movDir = 0;
						cycle = 60;
						max_i = 30;
						walkEN = 1;
						holdFrame = 1;
  4038ec:	2701      	movs	r7, #1
  4038ee:	4b64      	ldr	r3, [pc, #400]	; (403a80 <ButtonTask+0x5b8>)
  4038f0:	601f      	str	r7, [r3, #0]
						
						pio_set(LED2);
  4038f2:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4038f6:	4640      	mov	r0, r8
  4038f8:	4b62      	ldr	r3, [pc, #392]	; (403a84 <ButtonTask+0x5bc>)
  4038fa:	4798      	blx	r3
						LEDtg = 1;
  4038fc:	4b62      	ldr	r3, [pc, #392]	; (403a88 <ButtonTask+0x5c0>)
  4038fe:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW5Left) :
					sendDebugString("NAV5 Left\n");
					
					SW5Lefttg = !SW5Lefttg;
  403900:	940a      	str	r4, [sp, #40]	; 0x28
					
					if (SW5Lefttg){
						moveTurn = -1;
						movDir = 0;
  403902:	eeb0 8a49 	vmov.f32	s16, s18
						cycle = 60;
						max_i = 30;
  403906:	f04f 0a1e 	mov.w	sl, #30
					sendDebugString("NAV5 Left\n");
					
					SW5Lefttg = !SW5Lefttg;
					
					if (SW5Lefttg){
						moveTurn = -1;
  40390a:	eeff aa00 	vmov.f32	s21, #240	; 0xbf800000 -1.0
  40390e:	e090      	b.n	403a32 <ButtonTask+0x56a>
						
					}
					else{
						
						walkEN = 0;
						holdFrame = 0;
  403910:	2700      	movs	r7, #0
  403912:	4b5b      	ldr	r3, [pc, #364]	; (403a80 <ButtonTask+0x5b8>)
  403914:	601f      	str	r7, [r3, #0]
						pio_clear(LED2);
  403916:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40391a:	4640      	mov	r0, r8
  40391c:	4b5d      	ldr	r3, [pc, #372]	; (403a94 <ButtonTask+0x5cc>)
  40391e:	4798      	blx	r3
						LEDtg = 0;
  403920:	4b59      	ldr	r3, [pc, #356]	; (403a88 <ButtonTask+0x5c0>)
  403922:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW5Left) :
					sendDebugString("NAV5 Left\n");
					
					SW5Lefttg = !SW5Lefttg;
  403924:	940a      	str	r4, [sp, #40]	; 0x28
  403926:	e084      	b.n	403a32 <ButtonTask+0x56a>
						LEDtg = 0;
					}
					break;
					
					case(SW5Right) :
					sendDebugString("NAV5 Right\n");
  403928:	485f      	ldr	r0, [pc, #380]	; (403aa8 <ButtonTask+0x5e0>)
  40392a:	4b54      	ldr	r3, [pc, #336]	; (403a7c <ButtonTask+0x5b4>)
  40392c:	4798      	blx	r3
					
					SW5Righttg = !SW5Righttg;
  40392e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403930:	2b00      	cmp	r3, #0
  403932:	bf0c      	ite	eq
  403934:	2401      	moveq	r4, #1
  403936:	2400      	movne	r4, #0
					
					if (SW5Righttg){
  403938:	d111      	bne.n	40395e <ButtonTask+0x496>
						moveTurn = 1;
						movDir = 0;
						cycle = 60;
						max_i = 30;
						walkEN = 1;
						holdFrame = 1;
  40393a:	2701      	movs	r7, #1
  40393c:	4b50      	ldr	r3, [pc, #320]	; (403a80 <ButtonTask+0x5b8>)
  40393e:	601f      	str	r7, [r3, #0]
						
						pio_set(LED1);
  403940:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403944:	4640      	mov	r0, r8
  403946:	4b4f      	ldr	r3, [pc, #316]	; (403a84 <ButtonTask+0x5bc>)
  403948:	4798      	blx	r3
						LEDtg = 1;
  40394a:	4b4f      	ldr	r3, [pc, #316]	; (403a88 <ButtonTask+0x5c0>)
  40394c:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW5Right) :
					sendDebugString("NAV5 Right\n");
					
					SW5Righttg = !SW5Righttg;
  40394e:	940b      	str	r4, [sp, #44]	; 0x2c
					
					if (SW5Righttg){
						moveTurn = 1;
						movDir = 0;
  403950:	eeb0 8a49 	vmov.f32	s16, s18
						cycle = 60;
						max_i = 30;
  403954:	f04f 0a1e 	mov.w	sl, #30
					sendDebugString("NAV5 Right\n");
					
					SW5Righttg = !SW5Righttg;
					
					if (SW5Righttg){
						moveTurn = 1;
  403958:	eef7 aa00 	vmov.f32	s21, #112	; 0x3f800000  1.0
  40395c:	e069      	b.n	403a32 <ButtonTask+0x56a>
						
					}
					else{
						
						walkEN = 0;
						holdFrame = 0;
  40395e:	2700      	movs	r7, #0
  403960:	4b47      	ldr	r3, [pc, #284]	; (403a80 <ButtonTask+0x5b8>)
  403962:	601f      	str	r7, [r3, #0]
						pio_clear(LED1);
  403964:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403968:	4640      	mov	r0, r8
  40396a:	4b4a      	ldr	r3, [pc, #296]	; (403a94 <ButtonTask+0x5cc>)
  40396c:	4798      	blx	r3
						LEDtg = 0;
  40396e:	4b46      	ldr	r3, [pc, #280]	; (403a88 <ButtonTask+0x5c0>)
  403970:	601f      	str	r7, [r3, #0]
					break;
					
					case(SW5Right) :
					sendDebugString("NAV5 Right\n");
					
					SW5Righttg = !SW5Righttg;
  403972:	940b      	str	r4, [sp, #44]	; 0x2c
  403974:	e05d      	b.n	403a32 <ButtonTask+0x56a>
						LEDtg = 0;
					}
					break;
					
					case(SW5Up) :
					sendDebugString("NAV5 Up\n");
  403976:	484d      	ldr	r0, [pc, #308]	; (403aac <ButtonTask+0x5e4>)
  403978:	4b40      	ldr	r3, [pc, #256]	; (403a7c <ButtonTask+0x5b4>)
  40397a:	4798      	blx	r3
					
					SW5Uptg = !SW5Uptg;
					
					if(tg2){
  40397c:	f1b9 0f00 	cmp.w	r9, #0
  403980:	d007      	beq.n	403992 <ButtonTask+0x4ca>
						pio_set(LED2);
  403982:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403986:	4640      	mov	r0, r8
  403988:	4b3e      	ldr	r3, [pc, #248]	; (403a84 <ButtonTask+0x5bc>)
  40398a:	4798      	blx	r3
						tg2 = !tg2;
  40398c:	f04f 0900 	mov.w	r9, #0
  403990:	e04f      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED2);
  403992:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403996:	4640      	mov	r0, r8
  403998:	4b3e      	ldr	r3, [pc, #248]	; (403a94 <ButtonTask+0x5cc>)
  40399a:	4798      	blx	r3
						tg2 = !tg2;
  40399c:	f04f 0901 	mov.w	r9, #1
  4039a0:	e047      	b.n	403a32 <ButtonTask+0x56a>
					}
					break;
					
					case(SW5Down) :
					sendDebugString("NAV5 Down\n");
  4039a2:	4843      	ldr	r0, [pc, #268]	; (403ab0 <ButtonTask+0x5e8>)
  4039a4:	4b35      	ldr	r3, [pc, #212]	; (403a7c <ButtonTask+0x5b4>)
  4039a6:	4798      	blx	r3
					
					SW5Downtg = !SW5Downtg;
					
					if(tg2){
  4039a8:	f1b9 0f00 	cmp.w	r9, #0
  4039ac:	d007      	beq.n	4039be <ButtonTask+0x4f6>
						pio_set(LED2);
  4039ae:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4039b2:	4640      	mov	r0, r8
  4039b4:	4b33      	ldr	r3, [pc, #204]	; (403a84 <ButtonTask+0x5bc>)
  4039b6:	4798      	blx	r3
						tg2 = !tg2;
  4039b8:	f04f 0900 	mov.w	r9, #0
  4039bc:	e039      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED2);
  4039be:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4039c2:	4640      	mov	r0, r8
  4039c4:	4b33      	ldr	r3, [pc, #204]	; (403a94 <ButtonTask+0x5cc>)
  4039c6:	4798      	blx	r3
						tg2 = !tg2;
  4039c8:	f04f 0901 	mov.w	r9, #1
  4039cc:	e031      	b.n	403a32 <ButtonTask+0x56a>
					}
					break;
					
					case(SW5Push) :
					sendDebugString("NAV5 Push\n");
  4039ce:	4839      	ldr	r0, [pc, #228]	; (403ab4 <ButtonTask+0x5ec>)
  4039d0:	4b2a      	ldr	r3, [pc, #168]	; (403a7c <ButtonTask+0x5b4>)
  4039d2:	4798      	blx	r3
					if(tg2){
  4039d4:	f1b9 0f00 	cmp.w	r9, #0
  4039d8:	d007      	beq.n	4039ea <ButtonTask+0x522>
						pio_set(LED2);
  4039da:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4039de:	4640      	mov	r0, r8
  4039e0:	4b28      	ldr	r3, [pc, #160]	; (403a84 <ButtonTask+0x5bc>)
  4039e2:	4798      	blx	r3
						tg2 = !tg2;
  4039e4:	f04f 0900 	mov.w	r9, #0
  4039e8:	e023      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED2);
  4039ea:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4039ee:	4640      	mov	r0, r8
  4039f0:	4b28      	ldr	r3, [pc, #160]	; (403a94 <ButtonTask+0x5cc>)
  4039f2:	4798      	blx	r3
						tg2 = !tg2;
  4039f4:	f04f 0901 	mov.w	r9, #1
  4039f8:	e01b      	b.n	403a32 <ButtonTask+0x56a>
					}
					break;
					
					default :
					sendDebugString("ANALOGUE BITCH!\n");
  4039fa:	482f      	ldr	r0, [pc, #188]	; (403ab8 <ButtonTask+0x5f0>)
  4039fc:	4b1f      	ldr	r3, [pc, #124]	; (403a7c <ButtonTask+0x5b4>)
  4039fe:	4798      	blx	r3
					if(tgd){
  403a00:	9b04      	ldr	r3, [sp, #16]
  403a02:	b15b      	cbz	r3, 403a1c <ButtonTask+0x554>
						pio_set(LED1);
  403a04:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403a08:	4640      	mov	r0, r8
  403a0a:	4c1e      	ldr	r4, [pc, #120]	; (403a84 <ButtonTask+0x5bc>)
  403a0c:	47a0      	blx	r4
						pio_set(LED2);
  403a0e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403a12:	4640      	mov	r0, r8
  403a14:	47a0      	blx	r4
						tgd = !tgd;
  403a16:	2300      	movs	r3, #0
  403a18:	9304      	str	r3, [sp, #16]
  403a1a:	e00a      	b.n	403a32 <ButtonTask+0x56a>
					}
					else {
						pio_clear(LED1);
  403a1c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403a20:	4640      	mov	r0, r8
  403a22:	4c1c      	ldr	r4, [pc, #112]	; (403a94 <ButtonTask+0x5cc>)
  403a24:	47a0      	blx	r4
						pio_clear(LED2);
  403a26:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403a2a:	4640      	mov	r0, r8
  403a2c:	47a0      	blx	r4
						tgd = !tgd;
  403a2e:	2301      	movs	r3, #1
  403a30:	9304      	str	r3, [sp, #16]
					}
					break;
					
					
				}
				if (!button){
  403a32:	4b22      	ldr	r3, [pc, #136]	; (403abc <ButtonTask+0x5f4>)
  403a34:	681b      	ldr	r3, [r3, #0]
  403a36:	b9d3      	cbnz	r3, 403a6e <ButtonTask+0x5a6>
				if (FRAMEsem !=NULL){
  403a38:	4b21      	ldr	r3, [pc, #132]	; (403ac0 <ButtonTask+0x5f8>)
  403a3a:	6818      	ldr	r0, [r3, #0]
  403a3c:	b1b8      	cbz	r0, 403a6e <ButtonTask+0x5a6>
					if(xSemaphoreTake(FRAMEsem,0xFFFF) == pdTRUE){
  403a3e:	2300      	movs	r3, #0
  403a40:	f64f 72ff 	movw	r2, #65535	; 0xffff
  403a44:	4619      	mov	r1, r3
  403a46:	4c1f      	ldr	r4, [pc, #124]	; (403ac4 <ButtonTask+0x5fc>)
  403a48:	47a0      	blx	r4
  403a4a:	2801      	cmp	r0, #1
  403a4c:	d10f      	bne.n	403a6e <ButtonTask+0x5a6>
						
						buildFrame(moveTurn,movDir,cycle,max_i,walkEN);
  403a4e:	9700      	str	r7, [sp, #0]
  403a50:	4653      	mov	r3, sl
  403a52:	223c      	movs	r2, #60	; 0x3c
  403a54:	ee18 1a10 	vmov	r1, s16
  403a58:	ee1a 0a90 	vmov	r0, s21
  403a5c:	4c1a      	ldr	r4, [pc, #104]	; (403ac8 <ButtonTask+0x600>)
  403a5e:	47a0      	blx	r4
				
				
						xSemaphoreGive(FRAMEsem);
  403a60:	2300      	movs	r3, #0
  403a62:	461a      	mov	r2, r3
  403a64:	4619      	mov	r1, r3
  403a66:	4816      	ldr	r0, [pc, #88]	; (403ac0 <ButtonTask+0x5f8>)
  403a68:	6800      	ldr	r0, [r0, #0]
  403a6a:	4c18      	ldr	r4, [pc, #96]	; (403acc <ButtonTask+0x604>)
  403a6c:	47a0      	blx	r4
				}
			}
				}
				button = 0;
  403a6e:	2200      	movs	r2, #0
  403a70:	4b12      	ldr	r3, [pc, #72]	; (403abc <ButtonTask+0x5f4>)
  403a72:	601a      	str	r2, [r3, #0]
  403a74:	e556      	b.n	403524 <ButtonTask+0x5c>
  403a76:	bf00      	nop
  403a78:	00408a78 	.word	0x00408a78
  403a7c:	00402d4d 	.word	0x00402d4d
  403a80:	2040c358 	.word	0x2040c358
  403a84:	00402509 	.word	0x00402509
  403a88:	2040c350 	.word	0x2040c350
  403a8c:	3e4ccccd 	.word	0x3e4ccccd
  403a90:	00408a84 	.word	0x00408a84
  403a94:	0040250d 	.word	0x0040250d
  403a98:	00408a94 	.word	0x00408a94
  403a9c:	4048f5c3 	.word	0x4048f5c3
  403aa0:	00408aa0 	.word	0x00408aa0
  403aa4:	00408aac 	.word	0x00408aac
  403aa8:	00408ab8 	.word	0x00408ab8
  403aac:	00408ac4 	.word	0x00408ac4
  403ab0:	00408ad0 	.word	0x00408ad0
  403ab4:	00408adc 	.word	0x00408adc
  403ab8:	00408ae8 	.word	0x00408ae8
  403abc:	2040c35c 	.word	0x2040c35c
  403ac0:	2040c360 	.word	0x2040c360
  403ac4:	00401061 	.word	0x00401061
  403ac8:	0040343d 	.word	0x0040343d
  403acc:	00400c55 	.word	0x00400c55

00403ad0 <getAnalog>:
}
	
	uint32_t getAnalog(int channel) {
	uint32_t result;
	
	if (channel == 0){
  403ad0:	b970      	cbnz	r0, 403af0 <getAnalog+0x20>
  403ad2:	4b0e      	ldr	r3, [pc, #56]	; (403b0c <getAnalog+0x3c>)
  403ad4:	2201      	movs	r2, #1
  403ad6:	615a      	str	r2, [r3, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  403ad8:	2202      	movs	r2, #2
  403ada:	601a      	str	r2, [r3, #0]
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  403adc:	461a      	mov	r2, r3
  403ade:	6b13      	ldr	r3, [r2, #48]	; 0x30
	afec_channel_enable(AFEC0, AFEC_CHANNEL_0);
	afec_start_software_conversion(AFEC0);
	
	while (!(afec_get_interrupt_status(AFEC0) & (1 << AFEC_CHANNEL_0)));
  403ae0:	f013 0f01 	tst.w	r3, #1
  403ae4:	d0fb      	beq.n	403ade <getAnalog+0xe>
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  403ae6:	4b09      	ldr	r3, [pc, #36]	; (403b0c <getAnalog+0x3c>)
  403ae8:	2200      	movs	r2, #0
  403aea:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  403aec:	6e98      	ldr	r0, [r3, #104]	; 0x68
  403aee:	4770      	bx	lr
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  403af0:	4b06      	ldr	r3, [pc, #24]	; (403b0c <getAnalog+0x3c>)
  403af2:	2202      	movs	r2, #2
  403af4:	615a      	str	r2, [r3, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  403af6:	601a      	str	r2, [r3, #0]
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  403af8:	461a      	mov	r2, r3
  403afa:	6b13      	ldr	r3, [r2, #48]	; 0x30
	}
	else{
	afec_channel_enable(AFEC0, AFEC_CHANNEL_1);
	afec_start_software_conversion(AFEC0);
	
	while (!(afec_get_interrupt_status(AFEC0) & (1 << AFEC_CHANNEL_1)));
  403afc:	f013 0f02 	tst.w	r3, #2
  403b00:	d0fb      	beq.n	403afa <getAnalog+0x2a>
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  403b02:	4b02      	ldr	r3, [pc, #8]	; (403b0c <getAnalog+0x3c>)
  403b04:	2201      	movs	r2, #1
  403b06:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  403b08:	6e98      	ldr	r0, [r3, #104]	; 0x68
	result = afec_channel_get_value(AFEC0, AFEC_CHANNEL_1);
	//afec_channel_disable(AFEC0, AFEC_CHANNEL_1);
		
	}
	return result;
}
  403b0a:	4770      	bx	lr
  403b0c:	4003c000 	.word	0x4003c000

00403b10 <Task1>:
	/* Insert application code here, after the board has been initialized. */
}



void Task1 (void* pvParameters) {
  403b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403b14:	b087      	sub	sp, #28
	int tg = 1;
	uint32_t readAnalog = 0;
	char buf[20];
	pio_clear(LED1);
  403b16:	4d25      	ldr	r5, [pc, #148]	; (403bac <Task1+0x9c>)
  403b18:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403b1c:	4628      	mov	r0, r5
  403b1e:	4c24      	ldr	r4, [pc, #144]	; (403bb0 <Task1+0xa0>)
  403b20:	47a0      	blx	r4
	pio_clear(LED2);
  403b22:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403b26:	4628      	mov	r0, r5
  403b28:	47a0      	blx	r4
}



void Task1 (void* pvParameters) {
	int tg = 1;
  403b2a:	f04f 0801 	mov.w	r8, #1
	
	
	for(;;){
		
		
		readAnalog = getAnalog(0);
  403b2e:	4f21      	ldr	r7, [pc, #132]	; (403bb4 <Task1+0xa4>)
		sprintf(buf,"y: %f\n",(float)readAnalog);
  403b30:	4e21      	ldr	r6, [pc, #132]	; (403bb8 <Task1+0xa8>)
			tg = !tg;
			//sendDebugString("On\n");
		}
		else {
			
			pio_clear(LED1);
  403b32:	46a9      	mov	r9, r5
	
	
	for(;;){
		
		
		readAnalog = getAnalog(0);
  403b34:	2000      	movs	r0, #0
  403b36:	47b8      	blx	r7
		sprintf(buf,"y: %f\n",(float)readAnalog);
  403b38:	ee07 0a90 	vmov	s15, r0
  403b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
  403b40:	ee17 0a90 	vmov	r0, s15
  403b44:	47b0      	blx	r6
  403b46:	4602      	mov	r2, r0
  403b48:	460b      	mov	r3, r1
  403b4a:	491c      	ldr	r1, [pc, #112]	; (403bbc <Task1+0xac>)
  403b4c:	a801      	add	r0, sp, #4
  403b4e:	4d1c      	ldr	r5, [pc, #112]	; (403bc0 <Task1+0xb0>)
  403b50:	47a8      	blx	r5
		sendDebugString(buf);
  403b52:	a801      	add	r0, sp, #4
  403b54:	4c1b      	ldr	r4, [pc, #108]	; (403bc4 <Task1+0xb4>)
  403b56:	47a0      	blx	r4
		
		readAnalog = getAnalog(1);
  403b58:	2001      	movs	r0, #1
  403b5a:	47b8      	blx	r7
		sprintf(buf,"x: %f\n",(float)readAnalog);
  403b5c:	ee07 0a90 	vmov	s15, r0
  403b60:	eef8 7a67 	vcvt.f32.u32	s15, s15
  403b64:	ee17 0a90 	vmov	r0, s15
  403b68:	47b0      	blx	r6
  403b6a:	4602      	mov	r2, r0
  403b6c:	460b      	mov	r3, r1
  403b6e:	4916      	ldr	r1, [pc, #88]	; (403bc8 <Task1+0xb8>)
  403b70:	a801      	add	r0, sp, #4
  403b72:	47a8      	blx	r5
		sendDebugString(buf);
  403b74:	a801      	add	r0, sp, #4
  403b76:	47a0      	blx	r4
		
		if(LEDtg){
  403b78:	4b14      	ldr	r3, [pc, #80]	; (403bcc <Task1+0xbc>)
  403b7a:	681b      	ldr	r3, [r3, #0]
  403b7c:	b18b      	cbz	r3, 403ba2 <Task1+0x92>
		
		
		if (tg){
  403b7e:	f1b8 0f00 	cmp.w	r8, #0
  403b82:	d007      	beq.n	403b94 <Task1+0x84>
			
			pio_set(LED1);
  403b84:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403b88:	4648      	mov	r0, r9
  403b8a:	4b11      	ldr	r3, [pc, #68]	; (403bd0 <Task1+0xc0>)
  403b8c:	4798      	blx	r3
			tg = !tg;
  403b8e:	f04f 0800 	mov.w	r8, #0
  403b92:	e006      	b.n	403ba2 <Task1+0x92>
			//sendDebugString("On\n");
		}
		else {
			
			pio_clear(LED1);
  403b94:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403b98:	4648      	mov	r0, r9
  403b9a:	4b05      	ldr	r3, [pc, #20]	; (403bb0 <Task1+0xa0>)
  403b9c:	4798      	blx	r3
			tg = !tg;
  403b9e:	f04f 0801 	mov.w	r8, #1
			//sendDebugString("Fresh\n");
		}
		
		}
		vTaskDelay(200);
  403ba2:	20c8      	movs	r0, #200	; 0xc8
  403ba4:	4b0b      	ldr	r3, [pc, #44]	; (403bd4 <Task1+0xc4>)
  403ba6:	4798      	blx	r3
	

}
  403ba8:	e7c4      	b.n	403b34 <Task1+0x24>
  403baa:	bf00      	nop
  403bac:	400e1400 	.word	0x400e1400
  403bb0:	0040250d 	.word	0x0040250d
  403bb4:	00403ad1 	.word	0x00403ad1
  403bb8:	00403ea1 	.word	0x00403ea1
  403bbc:	00408afc 	.word	0x00408afc
  403bc0:	00404719 	.word	0x00404719
  403bc4:	00402d4d 	.word	0x00402d4d
  403bc8:	00408b04 	.word	0x00408b04
  403bcc:	2040c350 	.word	0x2040c350
  403bd0:	00402509 	.word	0x00402509
  403bd4:	0040184d 	.word	0x0040184d

00403bd8 <__aeabi_drsub>:
  403bd8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403bdc:	e002      	b.n	403be4 <__adddf3>
  403bde:	bf00      	nop

00403be0 <__aeabi_dsub>:
  403be0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403be4 <__adddf3>:
  403be4:	b530      	push	{r4, r5, lr}
  403be6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403bea:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403bee:	ea94 0f05 	teq	r4, r5
  403bf2:	bf08      	it	eq
  403bf4:	ea90 0f02 	teqeq	r0, r2
  403bf8:	bf1f      	itttt	ne
  403bfa:	ea54 0c00 	orrsne.w	ip, r4, r0
  403bfe:	ea55 0c02 	orrsne.w	ip, r5, r2
  403c02:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403c06:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403c0a:	f000 80e2 	beq.w	403dd2 <__adddf3+0x1ee>
  403c0e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403c12:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403c16:	bfb8      	it	lt
  403c18:	426d      	neglt	r5, r5
  403c1a:	dd0c      	ble.n	403c36 <__adddf3+0x52>
  403c1c:	442c      	add	r4, r5
  403c1e:	ea80 0202 	eor.w	r2, r0, r2
  403c22:	ea81 0303 	eor.w	r3, r1, r3
  403c26:	ea82 0000 	eor.w	r0, r2, r0
  403c2a:	ea83 0101 	eor.w	r1, r3, r1
  403c2e:	ea80 0202 	eor.w	r2, r0, r2
  403c32:	ea81 0303 	eor.w	r3, r1, r3
  403c36:	2d36      	cmp	r5, #54	; 0x36
  403c38:	bf88      	it	hi
  403c3a:	bd30      	pophi	{r4, r5, pc}
  403c3c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403c40:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403c44:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403c48:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403c4c:	d002      	beq.n	403c54 <__adddf3+0x70>
  403c4e:	4240      	negs	r0, r0
  403c50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403c54:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403c58:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403c5c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403c60:	d002      	beq.n	403c68 <__adddf3+0x84>
  403c62:	4252      	negs	r2, r2
  403c64:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403c68:	ea94 0f05 	teq	r4, r5
  403c6c:	f000 80a7 	beq.w	403dbe <__adddf3+0x1da>
  403c70:	f1a4 0401 	sub.w	r4, r4, #1
  403c74:	f1d5 0e20 	rsbs	lr, r5, #32
  403c78:	db0d      	blt.n	403c96 <__adddf3+0xb2>
  403c7a:	fa02 fc0e 	lsl.w	ip, r2, lr
  403c7e:	fa22 f205 	lsr.w	r2, r2, r5
  403c82:	1880      	adds	r0, r0, r2
  403c84:	f141 0100 	adc.w	r1, r1, #0
  403c88:	fa03 f20e 	lsl.w	r2, r3, lr
  403c8c:	1880      	adds	r0, r0, r2
  403c8e:	fa43 f305 	asr.w	r3, r3, r5
  403c92:	4159      	adcs	r1, r3
  403c94:	e00e      	b.n	403cb4 <__adddf3+0xd0>
  403c96:	f1a5 0520 	sub.w	r5, r5, #32
  403c9a:	f10e 0e20 	add.w	lr, lr, #32
  403c9e:	2a01      	cmp	r2, #1
  403ca0:	fa03 fc0e 	lsl.w	ip, r3, lr
  403ca4:	bf28      	it	cs
  403ca6:	f04c 0c02 	orrcs.w	ip, ip, #2
  403caa:	fa43 f305 	asr.w	r3, r3, r5
  403cae:	18c0      	adds	r0, r0, r3
  403cb0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403cb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403cb8:	d507      	bpl.n	403cca <__adddf3+0xe6>
  403cba:	f04f 0e00 	mov.w	lr, #0
  403cbe:	f1dc 0c00 	rsbs	ip, ip, #0
  403cc2:	eb7e 0000 	sbcs.w	r0, lr, r0
  403cc6:	eb6e 0101 	sbc.w	r1, lr, r1
  403cca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403cce:	d31b      	bcc.n	403d08 <__adddf3+0x124>
  403cd0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403cd4:	d30c      	bcc.n	403cf0 <__adddf3+0x10c>
  403cd6:	0849      	lsrs	r1, r1, #1
  403cd8:	ea5f 0030 	movs.w	r0, r0, rrx
  403cdc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403ce0:	f104 0401 	add.w	r4, r4, #1
  403ce4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403ce8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403cec:	f080 809a 	bcs.w	403e24 <__adddf3+0x240>
  403cf0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403cf4:	bf08      	it	eq
  403cf6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403cfa:	f150 0000 	adcs.w	r0, r0, #0
  403cfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403d02:	ea41 0105 	orr.w	r1, r1, r5
  403d06:	bd30      	pop	{r4, r5, pc}
  403d08:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403d0c:	4140      	adcs	r0, r0
  403d0e:	eb41 0101 	adc.w	r1, r1, r1
  403d12:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403d16:	f1a4 0401 	sub.w	r4, r4, #1
  403d1a:	d1e9      	bne.n	403cf0 <__adddf3+0x10c>
  403d1c:	f091 0f00 	teq	r1, #0
  403d20:	bf04      	itt	eq
  403d22:	4601      	moveq	r1, r0
  403d24:	2000      	moveq	r0, #0
  403d26:	fab1 f381 	clz	r3, r1
  403d2a:	bf08      	it	eq
  403d2c:	3320      	addeq	r3, #32
  403d2e:	f1a3 030b 	sub.w	r3, r3, #11
  403d32:	f1b3 0220 	subs.w	r2, r3, #32
  403d36:	da0c      	bge.n	403d52 <__adddf3+0x16e>
  403d38:	320c      	adds	r2, #12
  403d3a:	dd08      	ble.n	403d4e <__adddf3+0x16a>
  403d3c:	f102 0c14 	add.w	ip, r2, #20
  403d40:	f1c2 020c 	rsb	r2, r2, #12
  403d44:	fa01 f00c 	lsl.w	r0, r1, ip
  403d48:	fa21 f102 	lsr.w	r1, r1, r2
  403d4c:	e00c      	b.n	403d68 <__adddf3+0x184>
  403d4e:	f102 0214 	add.w	r2, r2, #20
  403d52:	bfd8      	it	le
  403d54:	f1c2 0c20 	rsble	ip, r2, #32
  403d58:	fa01 f102 	lsl.w	r1, r1, r2
  403d5c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403d60:	bfdc      	itt	le
  403d62:	ea41 010c 	orrle.w	r1, r1, ip
  403d66:	4090      	lslle	r0, r2
  403d68:	1ae4      	subs	r4, r4, r3
  403d6a:	bfa2      	ittt	ge
  403d6c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403d70:	4329      	orrge	r1, r5
  403d72:	bd30      	popge	{r4, r5, pc}
  403d74:	ea6f 0404 	mvn.w	r4, r4
  403d78:	3c1f      	subs	r4, #31
  403d7a:	da1c      	bge.n	403db6 <__adddf3+0x1d2>
  403d7c:	340c      	adds	r4, #12
  403d7e:	dc0e      	bgt.n	403d9e <__adddf3+0x1ba>
  403d80:	f104 0414 	add.w	r4, r4, #20
  403d84:	f1c4 0220 	rsb	r2, r4, #32
  403d88:	fa20 f004 	lsr.w	r0, r0, r4
  403d8c:	fa01 f302 	lsl.w	r3, r1, r2
  403d90:	ea40 0003 	orr.w	r0, r0, r3
  403d94:	fa21 f304 	lsr.w	r3, r1, r4
  403d98:	ea45 0103 	orr.w	r1, r5, r3
  403d9c:	bd30      	pop	{r4, r5, pc}
  403d9e:	f1c4 040c 	rsb	r4, r4, #12
  403da2:	f1c4 0220 	rsb	r2, r4, #32
  403da6:	fa20 f002 	lsr.w	r0, r0, r2
  403daa:	fa01 f304 	lsl.w	r3, r1, r4
  403dae:	ea40 0003 	orr.w	r0, r0, r3
  403db2:	4629      	mov	r1, r5
  403db4:	bd30      	pop	{r4, r5, pc}
  403db6:	fa21 f004 	lsr.w	r0, r1, r4
  403dba:	4629      	mov	r1, r5
  403dbc:	bd30      	pop	{r4, r5, pc}
  403dbe:	f094 0f00 	teq	r4, #0
  403dc2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403dc6:	bf06      	itte	eq
  403dc8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403dcc:	3401      	addeq	r4, #1
  403dce:	3d01      	subne	r5, #1
  403dd0:	e74e      	b.n	403c70 <__adddf3+0x8c>
  403dd2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403dd6:	bf18      	it	ne
  403dd8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403ddc:	d029      	beq.n	403e32 <__adddf3+0x24e>
  403dde:	ea94 0f05 	teq	r4, r5
  403de2:	bf08      	it	eq
  403de4:	ea90 0f02 	teqeq	r0, r2
  403de8:	d005      	beq.n	403df6 <__adddf3+0x212>
  403dea:	ea54 0c00 	orrs.w	ip, r4, r0
  403dee:	bf04      	itt	eq
  403df0:	4619      	moveq	r1, r3
  403df2:	4610      	moveq	r0, r2
  403df4:	bd30      	pop	{r4, r5, pc}
  403df6:	ea91 0f03 	teq	r1, r3
  403dfa:	bf1e      	ittt	ne
  403dfc:	2100      	movne	r1, #0
  403dfe:	2000      	movne	r0, #0
  403e00:	bd30      	popne	{r4, r5, pc}
  403e02:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403e06:	d105      	bne.n	403e14 <__adddf3+0x230>
  403e08:	0040      	lsls	r0, r0, #1
  403e0a:	4149      	adcs	r1, r1
  403e0c:	bf28      	it	cs
  403e0e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403e12:	bd30      	pop	{r4, r5, pc}
  403e14:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403e18:	bf3c      	itt	cc
  403e1a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403e1e:	bd30      	popcc	{r4, r5, pc}
  403e20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403e24:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403e28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403e2c:	f04f 0000 	mov.w	r0, #0
  403e30:	bd30      	pop	{r4, r5, pc}
  403e32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403e36:	bf1a      	itte	ne
  403e38:	4619      	movne	r1, r3
  403e3a:	4610      	movne	r0, r2
  403e3c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403e40:	bf1c      	itt	ne
  403e42:	460b      	movne	r3, r1
  403e44:	4602      	movne	r2, r0
  403e46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403e4a:	bf06      	itte	eq
  403e4c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403e50:	ea91 0f03 	teqeq	r1, r3
  403e54:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403e58:	bd30      	pop	{r4, r5, pc}
  403e5a:	bf00      	nop

00403e5c <__aeabi_ui2d>:
  403e5c:	f090 0f00 	teq	r0, #0
  403e60:	bf04      	itt	eq
  403e62:	2100      	moveq	r1, #0
  403e64:	4770      	bxeq	lr
  403e66:	b530      	push	{r4, r5, lr}
  403e68:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403e6c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403e70:	f04f 0500 	mov.w	r5, #0
  403e74:	f04f 0100 	mov.w	r1, #0
  403e78:	e750      	b.n	403d1c <__adddf3+0x138>
  403e7a:	bf00      	nop

00403e7c <__aeabi_i2d>:
  403e7c:	f090 0f00 	teq	r0, #0
  403e80:	bf04      	itt	eq
  403e82:	2100      	moveq	r1, #0
  403e84:	4770      	bxeq	lr
  403e86:	b530      	push	{r4, r5, lr}
  403e88:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403e8c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403e90:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403e94:	bf48      	it	mi
  403e96:	4240      	negmi	r0, r0
  403e98:	f04f 0100 	mov.w	r1, #0
  403e9c:	e73e      	b.n	403d1c <__adddf3+0x138>
  403e9e:	bf00      	nop

00403ea0 <__aeabi_f2d>:
  403ea0:	0042      	lsls	r2, r0, #1
  403ea2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403ea6:	ea4f 0131 	mov.w	r1, r1, rrx
  403eaa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403eae:	bf1f      	itttt	ne
  403eb0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403eb4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403eb8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403ebc:	4770      	bxne	lr
  403ebe:	f092 0f00 	teq	r2, #0
  403ec2:	bf14      	ite	ne
  403ec4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403ec8:	4770      	bxeq	lr
  403eca:	b530      	push	{r4, r5, lr}
  403ecc:	f44f 7460 	mov.w	r4, #896	; 0x380
  403ed0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403ed4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403ed8:	e720      	b.n	403d1c <__adddf3+0x138>
  403eda:	bf00      	nop

00403edc <__aeabi_ul2d>:
  403edc:	ea50 0201 	orrs.w	r2, r0, r1
  403ee0:	bf08      	it	eq
  403ee2:	4770      	bxeq	lr
  403ee4:	b530      	push	{r4, r5, lr}
  403ee6:	f04f 0500 	mov.w	r5, #0
  403eea:	e00a      	b.n	403f02 <__aeabi_l2d+0x16>

00403eec <__aeabi_l2d>:
  403eec:	ea50 0201 	orrs.w	r2, r0, r1
  403ef0:	bf08      	it	eq
  403ef2:	4770      	bxeq	lr
  403ef4:	b530      	push	{r4, r5, lr}
  403ef6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403efa:	d502      	bpl.n	403f02 <__aeabi_l2d+0x16>
  403efc:	4240      	negs	r0, r0
  403efe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403f02:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403f06:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403f0a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403f0e:	f43f aedc 	beq.w	403cca <__adddf3+0xe6>
  403f12:	f04f 0203 	mov.w	r2, #3
  403f16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403f1a:	bf18      	it	ne
  403f1c:	3203      	addne	r2, #3
  403f1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403f22:	bf18      	it	ne
  403f24:	3203      	addne	r2, #3
  403f26:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403f2a:	f1c2 0320 	rsb	r3, r2, #32
  403f2e:	fa00 fc03 	lsl.w	ip, r0, r3
  403f32:	fa20 f002 	lsr.w	r0, r0, r2
  403f36:	fa01 fe03 	lsl.w	lr, r1, r3
  403f3a:	ea40 000e 	orr.w	r0, r0, lr
  403f3e:	fa21 f102 	lsr.w	r1, r1, r2
  403f42:	4414      	add	r4, r2
  403f44:	e6c1      	b.n	403cca <__adddf3+0xe6>
  403f46:	bf00      	nop

00403f48 <__aeabi_dmul>:
  403f48:	b570      	push	{r4, r5, r6, lr}
  403f4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403f4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403f52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403f56:	bf1d      	ittte	ne
  403f58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403f5c:	ea94 0f0c 	teqne	r4, ip
  403f60:	ea95 0f0c 	teqne	r5, ip
  403f64:	f000 f8de 	bleq	404124 <__aeabi_dmul+0x1dc>
  403f68:	442c      	add	r4, r5
  403f6a:	ea81 0603 	eor.w	r6, r1, r3
  403f6e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403f72:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403f76:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403f7a:	bf18      	it	ne
  403f7c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403f80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403f84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403f88:	d038      	beq.n	403ffc <__aeabi_dmul+0xb4>
  403f8a:	fba0 ce02 	umull	ip, lr, r0, r2
  403f8e:	f04f 0500 	mov.w	r5, #0
  403f92:	fbe1 e502 	umlal	lr, r5, r1, r2
  403f96:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403f9a:	fbe0 e503 	umlal	lr, r5, r0, r3
  403f9e:	f04f 0600 	mov.w	r6, #0
  403fa2:	fbe1 5603 	umlal	r5, r6, r1, r3
  403fa6:	f09c 0f00 	teq	ip, #0
  403faa:	bf18      	it	ne
  403fac:	f04e 0e01 	orrne.w	lr, lr, #1
  403fb0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403fb4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403fb8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403fbc:	d204      	bcs.n	403fc8 <__aeabi_dmul+0x80>
  403fbe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  403fc2:	416d      	adcs	r5, r5
  403fc4:	eb46 0606 	adc.w	r6, r6, r6
  403fc8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403fcc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403fd0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403fd4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403fd8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403fdc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403fe0:	bf88      	it	hi
  403fe2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403fe6:	d81e      	bhi.n	404026 <__aeabi_dmul+0xde>
  403fe8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403fec:	bf08      	it	eq
  403fee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  403ff2:	f150 0000 	adcs.w	r0, r0, #0
  403ff6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403ffa:	bd70      	pop	{r4, r5, r6, pc}
  403ffc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404000:	ea46 0101 	orr.w	r1, r6, r1
  404004:	ea40 0002 	orr.w	r0, r0, r2
  404008:	ea81 0103 	eor.w	r1, r1, r3
  40400c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404010:	bfc2      	ittt	gt
  404012:	ebd4 050c 	rsbsgt	r5, r4, ip
  404016:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40401a:	bd70      	popgt	{r4, r5, r6, pc}
  40401c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404020:	f04f 0e00 	mov.w	lr, #0
  404024:	3c01      	subs	r4, #1
  404026:	f300 80ab 	bgt.w	404180 <__aeabi_dmul+0x238>
  40402a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40402e:	bfde      	ittt	le
  404030:	2000      	movle	r0, #0
  404032:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404036:	bd70      	pople	{r4, r5, r6, pc}
  404038:	f1c4 0400 	rsb	r4, r4, #0
  40403c:	3c20      	subs	r4, #32
  40403e:	da35      	bge.n	4040ac <__aeabi_dmul+0x164>
  404040:	340c      	adds	r4, #12
  404042:	dc1b      	bgt.n	40407c <__aeabi_dmul+0x134>
  404044:	f104 0414 	add.w	r4, r4, #20
  404048:	f1c4 0520 	rsb	r5, r4, #32
  40404c:	fa00 f305 	lsl.w	r3, r0, r5
  404050:	fa20 f004 	lsr.w	r0, r0, r4
  404054:	fa01 f205 	lsl.w	r2, r1, r5
  404058:	ea40 0002 	orr.w	r0, r0, r2
  40405c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404060:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404064:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404068:	fa21 f604 	lsr.w	r6, r1, r4
  40406c:	eb42 0106 	adc.w	r1, r2, r6
  404070:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404074:	bf08      	it	eq
  404076:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40407a:	bd70      	pop	{r4, r5, r6, pc}
  40407c:	f1c4 040c 	rsb	r4, r4, #12
  404080:	f1c4 0520 	rsb	r5, r4, #32
  404084:	fa00 f304 	lsl.w	r3, r0, r4
  404088:	fa20 f005 	lsr.w	r0, r0, r5
  40408c:	fa01 f204 	lsl.w	r2, r1, r4
  404090:	ea40 0002 	orr.w	r0, r0, r2
  404094:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404098:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40409c:	f141 0100 	adc.w	r1, r1, #0
  4040a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4040a4:	bf08      	it	eq
  4040a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4040aa:	bd70      	pop	{r4, r5, r6, pc}
  4040ac:	f1c4 0520 	rsb	r5, r4, #32
  4040b0:	fa00 f205 	lsl.w	r2, r0, r5
  4040b4:	ea4e 0e02 	orr.w	lr, lr, r2
  4040b8:	fa20 f304 	lsr.w	r3, r0, r4
  4040bc:	fa01 f205 	lsl.w	r2, r1, r5
  4040c0:	ea43 0302 	orr.w	r3, r3, r2
  4040c4:	fa21 f004 	lsr.w	r0, r1, r4
  4040c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4040cc:	fa21 f204 	lsr.w	r2, r1, r4
  4040d0:	ea20 0002 	bic.w	r0, r0, r2
  4040d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4040d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4040dc:	bf08      	it	eq
  4040de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4040e2:	bd70      	pop	{r4, r5, r6, pc}
  4040e4:	f094 0f00 	teq	r4, #0
  4040e8:	d10f      	bne.n	40410a <__aeabi_dmul+0x1c2>
  4040ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4040ee:	0040      	lsls	r0, r0, #1
  4040f0:	eb41 0101 	adc.w	r1, r1, r1
  4040f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040f8:	bf08      	it	eq
  4040fa:	3c01      	subeq	r4, #1
  4040fc:	d0f7      	beq.n	4040ee <__aeabi_dmul+0x1a6>
  4040fe:	ea41 0106 	orr.w	r1, r1, r6
  404102:	f095 0f00 	teq	r5, #0
  404106:	bf18      	it	ne
  404108:	4770      	bxne	lr
  40410a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40410e:	0052      	lsls	r2, r2, #1
  404110:	eb43 0303 	adc.w	r3, r3, r3
  404114:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404118:	bf08      	it	eq
  40411a:	3d01      	subeq	r5, #1
  40411c:	d0f7      	beq.n	40410e <__aeabi_dmul+0x1c6>
  40411e:	ea43 0306 	orr.w	r3, r3, r6
  404122:	4770      	bx	lr
  404124:	ea94 0f0c 	teq	r4, ip
  404128:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40412c:	bf18      	it	ne
  40412e:	ea95 0f0c 	teqne	r5, ip
  404132:	d00c      	beq.n	40414e <__aeabi_dmul+0x206>
  404134:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404138:	bf18      	it	ne
  40413a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40413e:	d1d1      	bne.n	4040e4 <__aeabi_dmul+0x19c>
  404140:	ea81 0103 	eor.w	r1, r1, r3
  404144:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404148:	f04f 0000 	mov.w	r0, #0
  40414c:	bd70      	pop	{r4, r5, r6, pc}
  40414e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404152:	bf06      	itte	eq
  404154:	4610      	moveq	r0, r2
  404156:	4619      	moveq	r1, r3
  404158:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40415c:	d019      	beq.n	404192 <__aeabi_dmul+0x24a>
  40415e:	ea94 0f0c 	teq	r4, ip
  404162:	d102      	bne.n	40416a <__aeabi_dmul+0x222>
  404164:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404168:	d113      	bne.n	404192 <__aeabi_dmul+0x24a>
  40416a:	ea95 0f0c 	teq	r5, ip
  40416e:	d105      	bne.n	40417c <__aeabi_dmul+0x234>
  404170:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404174:	bf1c      	itt	ne
  404176:	4610      	movne	r0, r2
  404178:	4619      	movne	r1, r3
  40417a:	d10a      	bne.n	404192 <__aeabi_dmul+0x24a>
  40417c:	ea81 0103 	eor.w	r1, r1, r3
  404180:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404184:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404188:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40418c:	f04f 0000 	mov.w	r0, #0
  404190:	bd70      	pop	{r4, r5, r6, pc}
  404192:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404196:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40419a:	bd70      	pop	{r4, r5, r6, pc}

0040419c <__aeabi_ddiv>:
  40419c:	b570      	push	{r4, r5, r6, lr}
  40419e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4041a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4041a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4041aa:	bf1d      	ittte	ne
  4041ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4041b0:	ea94 0f0c 	teqne	r4, ip
  4041b4:	ea95 0f0c 	teqne	r5, ip
  4041b8:	f000 f8a7 	bleq	40430a <__aeabi_ddiv+0x16e>
  4041bc:	eba4 0405 	sub.w	r4, r4, r5
  4041c0:	ea81 0e03 	eor.w	lr, r1, r3
  4041c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4041c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4041cc:	f000 8088 	beq.w	4042e0 <__aeabi_ddiv+0x144>
  4041d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4041d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4041d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4041dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4041e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4041e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4041e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4041ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4041f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4041f4:	429d      	cmp	r5, r3
  4041f6:	bf08      	it	eq
  4041f8:	4296      	cmpeq	r6, r2
  4041fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4041fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404202:	d202      	bcs.n	40420a <__aeabi_ddiv+0x6e>
  404204:	085b      	lsrs	r3, r3, #1
  404206:	ea4f 0232 	mov.w	r2, r2, rrx
  40420a:	1ab6      	subs	r6, r6, r2
  40420c:	eb65 0503 	sbc.w	r5, r5, r3
  404210:	085b      	lsrs	r3, r3, #1
  404212:	ea4f 0232 	mov.w	r2, r2, rrx
  404216:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40421a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40421e:	ebb6 0e02 	subs.w	lr, r6, r2
  404222:	eb75 0e03 	sbcs.w	lr, r5, r3
  404226:	bf22      	ittt	cs
  404228:	1ab6      	subcs	r6, r6, r2
  40422a:	4675      	movcs	r5, lr
  40422c:	ea40 000c 	orrcs.w	r0, r0, ip
  404230:	085b      	lsrs	r3, r3, #1
  404232:	ea4f 0232 	mov.w	r2, r2, rrx
  404236:	ebb6 0e02 	subs.w	lr, r6, r2
  40423a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40423e:	bf22      	ittt	cs
  404240:	1ab6      	subcs	r6, r6, r2
  404242:	4675      	movcs	r5, lr
  404244:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404248:	085b      	lsrs	r3, r3, #1
  40424a:	ea4f 0232 	mov.w	r2, r2, rrx
  40424e:	ebb6 0e02 	subs.w	lr, r6, r2
  404252:	eb75 0e03 	sbcs.w	lr, r5, r3
  404256:	bf22      	ittt	cs
  404258:	1ab6      	subcs	r6, r6, r2
  40425a:	4675      	movcs	r5, lr
  40425c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404260:	085b      	lsrs	r3, r3, #1
  404262:	ea4f 0232 	mov.w	r2, r2, rrx
  404266:	ebb6 0e02 	subs.w	lr, r6, r2
  40426a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40426e:	bf22      	ittt	cs
  404270:	1ab6      	subcs	r6, r6, r2
  404272:	4675      	movcs	r5, lr
  404274:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404278:	ea55 0e06 	orrs.w	lr, r5, r6
  40427c:	d018      	beq.n	4042b0 <__aeabi_ddiv+0x114>
  40427e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404282:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404286:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40428a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40428e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404292:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404296:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40429a:	d1c0      	bne.n	40421e <__aeabi_ddiv+0x82>
  40429c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4042a0:	d10b      	bne.n	4042ba <__aeabi_ddiv+0x11e>
  4042a2:	ea41 0100 	orr.w	r1, r1, r0
  4042a6:	f04f 0000 	mov.w	r0, #0
  4042aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4042ae:	e7b6      	b.n	40421e <__aeabi_ddiv+0x82>
  4042b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4042b4:	bf04      	itt	eq
  4042b6:	4301      	orreq	r1, r0
  4042b8:	2000      	moveq	r0, #0
  4042ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4042be:	bf88      	it	hi
  4042c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4042c4:	f63f aeaf 	bhi.w	404026 <__aeabi_dmul+0xde>
  4042c8:	ebb5 0c03 	subs.w	ip, r5, r3
  4042cc:	bf04      	itt	eq
  4042ce:	ebb6 0c02 	subseq.w	ip, r6, r2
  4042d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4042d6:	f150 0000 	adcs.w	r0, r0, #0
  4042da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4042de:	bd70      	pop	{r4, r5, r6, pc}
  4042e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4042e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4042e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4042ec:	bfc2      	ittt	gt
  4042ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  4042f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4042f6:	bd70      	popgt	{r4, r5, r6, pc}
  4042f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4042fc:	f04f 0e00 	mov.w	lr, #0
  404300:	3c01      	subs	r4, #1
  404302:	e690      	b.n	404026 <__aeabi_dmul+0xde>
  404304:	ea45 0e06 	orr.w	lr, r5, r6
  404308:	e68d      	b.n	404026 <__aeabi_dmul+0xde>
  40430a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40430e:	ea94 0f0c 	teq	r4, ip
  404312:	bf08      	it	eq
  404314:	ea95 0f0c 	teqeq	r5, ip
  404318:	f43f af3b 	beq.w	404192 <__aeabi_dmul+0x24a>
  40431c:	ea94 0f0c 	teq	r4, ip
  404320:	d10a      	bne.n	404338 <__aeabi_ddiv+0x19c>
  404322:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404326:	f47f af34 	bne.w	404192 <__aeabi_dmul+0x24a>
  40432a:	ea95 0f0c 	teq	r5, ip
  40432e:	f47f af25 	bne.w	40417c <__aeabi_dmul+0x234>
  404332:	4610      	mov	r0, r2
  404334:	4619      	mov	r1, r3
  404336:	e72c      	b.n	404192 <__aeabi_dmul+0x24a>
  404338:	ea95 0f0c 	teq	r5, ip
  40433c:	d106      	bne.n	40434c <__aeabi_ddiv+0x1b0>
  40433e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404342:	f43f aefd 	beq.w	404140 <__aeabi_dmul+0x1f8>
  404346:	4610      	mov	r0, r2
  404348:	4619      	mov	r1, r3
  40434a:	e722      	b.n	404192 <__aeabi_dmul+0x24a>
  40434c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404350:	bf18      	it	ne
  404352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404356:	f47f aec5 	bne.w	4040e4 <__aeabi_dmul+0x19c>
  40435a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40435e:	f47f af0d 	bne.w	40417c <__aeabi_dmul+0x234>
  404362:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404366:	f47f aeeb 	bne.w	404140 <__aeabi_dmul+0x1f8>
  40436a:	e712      	b.n	404192 <__aeabi_dmul+0x24a>

0040436c <__gedf2>:
  40436c:	f04f 3cff 	mov.w	ip, #4294967295
  404370:	e006      	b.n	404380 <__cmpdf2+0x4>
  404372:	bf00      	nop

00404374 <__ledf2>:
  404374:	f04f 0c01 	mov.w	ip, #1
  404378:	e002      	b.n	404380 <__cmpdf2+0x4>
  40437a:	bf00      	nop

0040437c <__cmpdf2>:
  40437c:	f04f 0c01 	mov.w	ip, #1
  404380:	f84d cd04 	str.w	ip, [sp, #-4]!
  404384:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404388:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40438c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404390:	bf18      	it	ne
  404392:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404396:	d01b      	beq.n	4043d0 <__cmpdf2+0x54>
  404398:	b001      	add	sp, #4
  40439a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40439e:	bf0c      	ite	eq
  4043a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4043a4:	ea91 0f03 	teqne	r1, r3
  4043a8:	bf02      	ittt	eq
  4043aa:	ea90 0f02 	teqeq	r0, r2
  4043ae:	2000      	moveq	r0, #0
  4043b0:	4770      	bxeq	lr
  4043b2:	f110 0f00 	cmn.w	r0, #0
  4043b6:	ea91 0f03 	teq	r1, r3
  4043ba:	bf58      	it	pl
  4043bc:	4299      	cmppl	r1, r3
  4043be:	bf08      	it	eq
  4043c0:	4290      	cmpeq	r0, r2
  4043c2:	bf2c      	ite	cs
  4043c4:	17d8      	asrcs	r0, r3, #31
  4043c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4043ca:	f040 0001 	orr.w	r0, r0, #1
  4043ce:	4770      	bx	lr
  4043d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4043d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4043d8:	d102      	bne.n	4043e0 <__cmpdf2+0x64>
  4043da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4043de:	d107      	bne.n	4043f0 <__cmpdf2+0x74>
  4043e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4043e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4043e8:	d1d6      	bne.n	404398 <__cmpdf2+0x1c>
  4043ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4043ee:	d0d3      	beq.n	404398 <__cmpdf2+0x1c>
  4043f0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4043f4:	4770      	bx	lr
  4043f6:	bf00      	nop

004043f8 <__aeabi_cdrcmple>:
  4043f8:	4684      	mov	ip, r0
  4043fa:	4610      	mov	r0, r2
  4043fc:	4662      	mov	r2, ip
  4043fe:	468c      	mov	ip, r1
  404400:	4619      	mov	r1, r3
  404402:	4663      	mov	r3, ip
  404404:	e000      	b.n	404408 <__aeabi_cdcmpeq>
  404406:	bf00      	nop

00404408 <__aeabi_cdcmpeq>:
  404408:	b501      	push	{r0, lr}
  40440a:	f7ff ffb7 	bl	40437c <__cmpdf2>
  40440e:	2800      	cmp	r0, #0
  404410:	bf48      	it	mi
  404412:	f110 0f00 	cmnmi.w	r0, #0
  404416:	bd01      	pop	{r0, pc}

00404418 <__aeabi_dcmpeq>:
  404418:	f84d ed08 	str.w	lr, [sp, #-8]!
  40441c:	f7ff fff4 	bl	404408 <__aeabi_cdcmpeq>
  404420:	bf0c      	ite	eq
  404422:	2001      	moveq	r0, #1
  404424:	2000      	movne	r0, #0
  404426:	f85d fb08 	ldr.w	pc, [sp], #8
  40442a:	bf00      	nop

0040442c <__aeabi_dcmplt>:
  40442c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404430:	f7ff ffea 	bl	404408 <__aeabi_cdcmpeq>
  404434:	bf34      	ite	cc
  404436:	2001      	movcc	r0, #1
  404438:	2000      	movcs	r0, #0
  40443a:	f85d fb08 	ldr.w	pc, [sp], #8
  40443e:	bf00      	nop

00404440 <__aeabi_dcmple>:
  404440:	f84d ed08 	str.w	lr, [sp, #-8]!
  404444:	f7ff ffe0 	bl	404408 <__aeabi_cdcmpeq>
  404448:	bf94      	ite	ls
  40444a:	2001      	movls	r0, #1
  40444c:	2000      	movhi	r0, #0
  40444e:	f85d fb08 	ldr.w	pc, [sp], #8
  404452:	bf00      	nop

00404454 <__aeabi_dcmpge>:
  404454:	f84d ed08 	str.w	lr, [sp, #-8]!
  404458:	f7ff ffce 	bl	4043f8 <__aeabi_cdrcmple>
  40445c:	bf94      	ite	ls
  40445e:	2001      	movls	r0, #1
  404460:	2000      	movhi	r0, #0
  404462:	f85d fb08 	ldr.w	pc, [sp], #8
  404466:	bf00      	nop

00404468 <__aeabi_dcmpgt>:
  404468:	f84d ed08 	str.w	lr, [sp, #-8]!
  40446c:	f7ff ffc4 	bl	4043f8 <__aeabi_cdrcmple>
  404470:	bf34      	ite	cc
  404472:	2001      	movcc	r0, #1
  404474:	2000      	movcs	r0, #0
  404476:	f85d fb08 	ldr.w	pc, [sp], #8
  40447a:	bf00      	nop

0040447c <__aeabi_dcmpun>:
  40447c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404480:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404484:	d102      	bne.n	40448c <__aeabi_dcmpun+0x10>
  404486:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40448a:	d10a      	bne.n	4044a2 <__aeabi_dcmpun+0x26>
  40448c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404490:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404494:	d102      	bne.n	40449c <__aeabi_dcmpun+0x20>
  404496:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40449a:	d102      	bne.n	4044a2 <__aeabi_dcmpun+0x26>
  40449c:	f04f 0000 	mov.w	r0, #0
  4044a0:	4770      	bx	lr
  4044a2:	f04f 0001 	mov.w	r0, #1
  4044a6:	4770      	bx	lr

004044a8 <__aeabi_d2iz>:
  4044a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4044ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4044b0:	d215      	bcs.n	4044de <__aeabi_d2iz+0x36>
  4044b2:	d511      	bpl.n	4044d8 <__aeabi_d2iz+0x30>
  4044b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4044b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4044bc:	d912      	bls.n	4044e4 <__aeabi_d2iz+0x3c>
  4044be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4044c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4044c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4044ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4044ce:	fa23 f002 	lsr.w	r0, r3, r2
  4044d2:	bf18      	it	ne
  4044d4:	4240      	negne	r0, r0
  4044d6:	4770      	bx	lr
  4044d8:	f04f 0000 	mov.w	r0, #0
  4044dc:	4770      	bx	lr
  4044de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4044e2:	d105      	bne.n	4044f0 <__aeabi_d2iz+0x48>
  4044e4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4044e8:	bf08      	it	eq
  4044ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4044ee:	4770      	bx	lr
  4044f0:	f04f 0000 	mov.w	r0, #0
  4044f4:	4770      	bx	lr
  4044f6:	bf00      	nop

004044f8 <__libc_init_array>:
  4044f8:	b570      	push	{r4, r5, r6, lr}
  4044fa:	4e0f      	ldr	r6, [pc, #60]	; (404538 <__libc_init_array+0x40>)
  4044fc:	4d0f      	ldr	r5, [pc, #60]	; (40453c <__libc_init_array+0x44>)
  4044fe:	1b76      	subs	r6, r6, r5
  404500:	10b6      	asrs	r6, r6, #2
  404502:	bf18      	it	ne
  404504:	2400      	movne	r4, #0
  404506:	d005      	beq.n	404514 <__libc_init_array+0x1c>
  404508:	3401      	adds	r4, #1
  40450a:	f855 3b04 	ldr.w	r3, [r5], #4
  40450e:	4798      	blx	r3
  404510:	42a6      	cmp	r6, r4
  404512:	d1f9      	bne.n	404508 <__libc_init_array+0x10>
  404514:	4e0a      	ldr	r6, [pc, #40]	; (404540 <__libc_init_array+0x48>)
  404516:	4d0b      	ldr	r5, [pc, #44]	; (404544 <__libc_init_array+0x4c>)
  404518:	1b76      	subs	r6, r6, r5
  40451a:	f004 fbbb 	bl	408c94 <_init>
  40451e:	10b6      	asrs	r6, r6, #2
  404520:	bf18      	it	ne
  404522:	2400      	movne	r4, #0
  404524:	d006      	beq.n	404534 <__libc_init_array+0x3c>
  404526:	3401      	adds	r4, #1
  404528:	f855 3b04 	ldr.w	r3, [r5], #4
  40452c:	4798      	blx	r3
  40452e:	42a6      	cmp	r6, r4
  404530:	d1f9      	bne.n	404526 <__libc_init_array+0x2e>
  404532:	bd70      	pop	{r4, r5, r6, pc}
  404534:	bd70      	pop	{r4, r5, r6, pc}
  404536:	bf00      	nop
  404538:	00408ca0 	.word	0x00408ca0
  40453c:	00408ca0 	.word	0x00408ca0
  404540:	00408ca8 	.word	0x00408ca8
  404544:	00408ca0 	.word	0x00408ca0

00404548 <memcpy>:
  404548:	4684      	mov	ip, r0
  40454a:	ea41 0300 	orr.w	r3, r1, r0
  40454e:	f013 0303 	ands.w	r3, r3, #3
  404552:	d16d      	bne.n	404630 <memcpy+0xe8>
  404554:	3a40      	subs	r2, #64	; 0x40
  404556:	d341      	bcc.n	4045dc <memcpy+0x94>
  404558:	f851 3b04 	ldr.w	r3, [r1], #4
  40455c:	f840 3b04 	str.w	r3, [r0], #4
  404560:	f851 3b04 	ldr.w	r3, [r1], #4
  404564:	f840 3b04 	str.w	r3, [r0], #4
  404568:	f851 3b04 	ldr.w	r3, [r1], #4
  40456c:	f840 3b04 	str.w	r3, [r0], #4
  404570:	f851 3b04 	ldr.w	r3, [r1], #4
  404574:	f840 3b04 	str.w	r3, [r0], #4
  404578:	f851 3b04 	ldr.w	r3, [r1], #4
  40457c:	f840 3b04 	str.w	r3, [r0], #4
  404580:	f851 3b04 	ldr.w	r3, [r1], #4
  404584:	f840 3b04 	str.w	r3, [r0], #4
  404588:	f851 3b04 	ldr.w	r3, [r1], #4
  40458c:	f840 3b04 	str.w	r3, [r0], #4
  404590:	f851 3b04 	ldr.w	r3, [r1], #4
  404594:	f840 3b04 	str.w	r3, [r0], #4
  404598:	f851 3b04 	ldr.w	r3, [r1], #4
  40459c:	f840 3b04 	str.w	r3, [r0], #4
  4045a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045a4:	f840 3b04 	str.w	r3, [r0], #4
  4045a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045ac:	f840 3b04 	str.w	r3, [r0], #4
  4045b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045b4:	f840 3b04 	str.w	r3, [r0], #4
  4045b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045bc:	f840 3b04 	str.w	r3, [r0], #4
  4045c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045c4:	f840 3b04 	str.w	r3, [r0], #4
  4045c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045cc:	f840 3b04 	str.w	r3, [r0], #4
  4045d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045d4:	f840 3b04 	str.w	r3, [r0], #4
  4045d8:	3a40      	subs	r2, #64	; 0x40
  4045da:	d2bd      	bcs.n	404558 <memcpy+0x10>
  4045dc:	3230      	adds	r2, #48	; 0x30
  4045de:	d311      	bcc.n	404604 <memcpy+0xbc>
  4045e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045e4:	f840 3b04 	str.w	r3, [r0], #4
  4045e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045ec:	f840 3b04 	str.w	r3, [r0], #4
  4045f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045f4:	f840 3b04 	str.w	r3, [r0], #4
  4045f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4045fc:	f840 3b04 	str.w	r3, [r0], #4
  404600:	3a10      	subs	r2, #16
  404602:	d2ed      	bcs.n	4045e0 <memcpy+0x98>
  404604:	320c      	adds	r2, #12
  404606:	d305      	bcc.n	404614 <memcpy+0xcc>
  404608:	f851 3b04 	ldr.w	r3, [r1], #4
  40460c:	f840 3b04 	str.w	r3, [r0], #4
  404610:	3a04      	subs	r2, #4
  404612:	d2f9      	bcs.n	404608 <memcpy+0xc0>
  404614:	3204      	adds	r2, #4
  404616:	d008      	beq.n	40462a <memcpy+0xe2>
  404618:	07d2      	lsls	r2, r2, #31
  40461a:	bf1c      	itt	ne
  40461c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404620:	f800 3b01 	strbne.w	r3, [r0], #1
  404624:	d301      	bcc.n	40462a <memcpy+0xe2>
  404626:	880b      	ldrh	r3, [r1, #0]
  404628:	8003      	strh	r3, [r0, #0]
  40462a:	4660      	mov	r0, ip
  40462c:	4770      	bx	lr
  40462e:	bf00      	nop
  404630:	2a08      	cmp	r2, #8
  404632:	d313      	bcc.n	40465c <memcpy+0x114>
  404634:	078b      	lsls	r3, r1, #30
  404636:	d08d      	beq.n	404554 <memcpy+0xc>
  404638:	f010 0303 	ands.w	r3, r0, #3
  40463c:	d08a      	beq.n	404554 <memcpy+0xc>
  40463e:	f1c3 0304 	rsb	r3, r3, #4
  404642:	1ad2      	subs	r2, r2, r3
  404644:	07db      	lsls	r3, r3, #31
  404646:	bf1c      	itt	ne
  404648:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40464c:	f800 3b01 	strbne.w	r3, [r0], #1
  404650:	d380      	bcc.n	404554 <memcpy+0xc>
  404652:	f831 3b02 	ldrh.w	r3, [r1], #2
  404656:	f820 3b02 	strh.w	r3, [r0], #2
  40465a:	e77b      	b.n	404554 <memcpy+0xc>
  40465c:	3a04      	subs	r2, #4
  40465e:	d3d9      	bcc.n	404614 <memcpy+0xcc>
  404660:	3a01      	subs	r2, #1
  404662:	f811 3b01 	ldrb.w	r3, [r1], #1
  404666:	f800 3b01 	strb.w	r3, [r0], #1
  40466a:	d2f9      	bcs.n	404660 <memcpy+0x118>
  40466c:	780b      	ldrb	r3, [r1, #0]
  40466e:	7003      	strb	r3, [r0, #0]
  404670:	784b      	ldrb	r3, [r1, #1]
  404672:	7043      	strb	r3, [r0, #1]
  404674:	788b      	ldrb	r3, [r1, #2]
  404676:	7083      	strb	r3, [r0, #2]
  404678:	4660      	mov	r0, ip
  40467a:	4770      	bx	lr

0040467c <memset>:
  40467c:	b470      	push	{r4, r5, r6}
  40467e:	0784      	lsls	r4, r0, #30
  404680:	d046      	beq.n	404710 <memset+0x94>
  404682:	1e54      	subs	r4, r2, #1
  404684:	2a00      	cmp	r2, #0
  404686:	d041      	beq.n	40470c <memset+0x90>
  404688:	b2cd      	uxtb	r5, r1
  40468a:	4603      	mov	r3, r0
  40468c:	e002      	b.n	404694 <memset+0x18>
  40468e:	1e62      	subs	r2, r4, #1
  404690:	b3e4      	cbz	r4, 40470c <memset+0x90>
  404692:	4614      	mov	r4, r2
  404694:	f803 5b01 	strb.w	r5, [r3], #1
  404698:	079a      	lsls	r2, r3, #30
  40469a:	d1f8      	bne.n	40468e <memset+0x12>
  40469c:	2c03      	cmp	r4, #3
  40469e:	d92e      	bls.n	4046fe <memset+0x82>
  4046a0:	b2cd      	uxtb	r5, r1
  4046a2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4046a6:	2c0f      	cmp	r4, #15
  4046a8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4046ac:	d919      	bls.n	4046e2 <memset+0x66>
  4046ae:	f103 0210 	add.w	r2, r3, #16
  4046b2:	4626      	mov	r6, r4
  4046b4:	3e10      	subs	r6, #16
  4046b6:	2e0f      	cmp	r6, #15
  4046b8:	f842 5c10 	str.w	r5, [r2, #-16]
  4046bc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4046c0:	f842 5c08 	str.w	r5, [r2, #-8]
  4046c4:	f842 5c04 	str.w	r5, [r2, #-4]
  4046c8:	f102 0210 	add.w	r2, r2, #16
  4046cc:	d8f2      	bhi.n	4046b4 <memset+0x38>
  4046ce:	f1a4 0210 	sub.w	r2, r4, #16
  4046d2:	f022 020f 	bic.w	r2, r2, #15
  4046d6:	f004 040f 	and.w	r4, r4, #15
  4046da:	3210      	adds	r2, #16
  4046dc:	2c03      	cmp	r4, #3
  4046de:	4413      	add	r3, r2
  4046e0:	d90d      	bls.n	4046fe <memset+0x82>
  4046e2:	461e      	mov	r6, r3
  4046e4:	4622      	mov	r2, r4
  4046e6:	3a04      	subs	r2, #4
  4046e8:	2a03      	cmp	r2, #3
  4046ea:	f846 5b04 	str.w	r5, [r6], #4
  4046ee:	d8fa      	bhi.n	4046e6 <memset+0x6a>
  4046f0:	1f22      	subs	r2, r4, #4
  4046f2:	f022 0203 	bic.w	r2, r2, #3
  4046f6:	3204      	adds	r2, #4
  4046f8:	4413      	add	r3, r2
  4046fa:	f004 0403 	and.w	r4, r4, #3
  4046fe:	b12c      	cbz	r4, 40470c <memset+0x90>
  404700:	b2c9      	uxtb	r1, r1
  404702:	441c      	add	r4, r3
  404704:	f803 1b01 	strb.w	r1, [r3], #1
  404708:	42a3      	cmp	r3, r4
  40470a:	d1fb      	bne.n	404704 <memset+0x88>
  40470c:	bc70      	pop	{r4, r5, r6}
  40470e:	4770      	bx	lr
  404710:	4614      	mov	r4, r2
  404712:	4603      	mov	r3, r0
  404714:	e7c2      	b.n	40469c <memset+0x20>
  404716:	bf00      	nop

00404718 <sprintf>:
  404718:	b40e      	push	{r1, r2, r3}
  40471a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40471c:	b09c      	sub	sp, #112	; 0x70
  40471e:	ab21      	add	r3, sp, #132	; 0x84
  404720:	490f      	ldr	r1, [pc, #60]	; (404760 <sprintf+0x48>)
  404722:	f853 2b04 	ldr.w	r2, [r3], #4
  404726:	9301      	str	r3, [sp, #4]
  404728:	4605      	mov	r5, r0
  40472a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40472e:	6808      	ldr	r0, [r1, #0]
  404730:	9502      	str	r5, [sp, #8]
  404732:	f44f 7702 	mov.w	r7, #520	; 0x208
  404736:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40473a:	a902      	add	r1, sp, #8
  40473c:	9506      	str	r5, [sp, #24]
  40473e:	f8ad 7014 	strh.w	r7, [sp, #20]
  404742:	9404      	str	r4, [sp, #16]
  404744:	9407      	str	r4, [sp, #28]
  404746:	f8ad 6016 	strh.w	r6, [sp, #22]
  40474a:	f000 f887 	bl	40485c <_svfprintf_r>
  40474e:	9b02      	ldr	r3, [sp, #8]
  404750:	2200      	movs	r2, #0
  404752:	701a      	strb	r2, [r3, #0]
  404754:	b01c      	add	sp, #112	; 0x70
  404756:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40475a:	b003      	add	sp, #12
  40475c:	4770      	bx	lr
  40475e:	bf00      	nop
  404760:	20400440 	.word	0x20400440
	...

00404780 <strlen>:
  404780:	f890 f000 	pld	[r0]
  404784:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404788:	f020 0107 	bic.w	r1, r0, #7
  40478c:	f06f 0c00 	mvn.w	ip, #0
  404790:	f010 0407 	ands.w	r4, r0, #7
  404794:	f891 f020 	pld	[r1, #32]
  404798:	f040 8049 	bne.w	40482e <strlen+0xae>
  40479c:	f04f 0400 	mov.w	r4, #0
  4047a0:	f06f 0007 	mvn.w	r0, #7
  4047a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4047a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4047ac:	f100 0008 	add.w	r0, r0, #8
  4047b0:	fa82 f24c 	uadd8	r2, r2, ip
  4047b4:	faa4 f28c 	sel	r2, r4, ip
  4047b8:	fa83 f34c 	uadd8	r3, r3, ip
  4047bc:	faa2 f38c 	sel	r3, r2, ip
  4047c0:	bb4b      	cbnz	r3, 404816 <strlen+0x96>
  4047c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4047c6:	fa82 f24c 	uadd8	r2, r2, ip
  4047ca:	f100 0008 	add.w	r0, r0, #8
  4047ce:	faa4 f28c 	sel	r2, r4, ip
  4047d2:	fa83 f34c 	uadd8	r3, r3, ip
  4047d6:	faa2 f38c 	sel	r3, r2, ip
  4047da:	b9e3      	cbnz	r3, 404816 <strlen+0x96>
  4047dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4047e0:	fa82 f24c 	uadd8	r2, r2, ip
  4047e4:	f100 0008 	add.w	r0, r0, #8
  4047e8:	faa4 f28c 	sel	r2, r4, ip
  4047ec:	fa83 f34c 	uadd8	r3, r3, ip
  4047f0:	faa2 f38c 	sel	r3, r2, ip
  4047f4:	b97b      	cbnz	r3, 404816 <strlen+0x96>
  4047f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4047fa:	f101 0120 	add.w	r1, r1, #32
  4047fe:	fa82 f24c 	uadd8	r2, r2, ip
  404802:	f100 0008 	add.w	r0, r0, #8
  404806:	faa4 f28c 	sel	r2, r4, ip
  40480a:	fa83 f34c 	uadd8	r3, r3, ip
  40480e:	faa2 f38c 	sel	r3, r2, ip
  404812:	2b00      	cmp	r3, #0
  404814:	d0c6      	beq.n	4047a4 <strlen+0x24>
  404816:	2a00      	cmp	r2, #0
  404818:	bf04      	itt	eq
  40481a:	3004      	addeq	r0, #4
  40481c:	461a      	moveq	r2, r3
  40481e:	ba12      	rev	r2, r2
  404820:	fab2 f282 	clz	r2, r2
  404824:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404828:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40482c:	4770      	bx	lr
  40482e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404832:	f004 0503 	and.w	r5, r4, #3
  404836:	f1c4 0000 	rsb	r0, r4, #0
  40483a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40483e:	f014 0f04 	tst.w	r4, #4
  404842:	f891 f040 	pld	[r1, #64]	; 0x40
  404846:	fa0c f505 	lsl.w	r5, ip, r5
  40484a:	ea62 0205 	orn	r2, r2, r5
  40484e:	bf1c      	itt	ne
  404850:	ea63 0305 	ornne	r3, r3, r5
  404854:	4662      	movne	r2, ip
  404856:	f04f 0400 	mov.w	r4, #0
  40485a:	e7a9      	b.n	4047b0 <strlen+0x30>

0040485c <_svfprintf_r>:
  40485c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404860:	b0c1      	sub	sp, #260	; 0x104
  404862:	460c      	mov	r4, r1
  404864:	9109      	str	r1, [sp, #36]	; 0x24
  404866:	4615      	mov	r5, r2
  404868:	930e      	str	r3, [sp, #56]	; 0x38
  40486a:	900a      	str	r0, [sp, #40]	; 0x28
  40486c:	f002 fc5e 	bl	40712c <_localeconv_r>
  404870:	6803      	ldr	r3, [r0, #0]
  404872:	9317      	str	r3, [sp, #92]	; 0x5c
  404874:	4618      	mov	r0, r3
  404876:	f7ff ff83 	bl	404780 <strlen>
  40487a:	89a3      	ldrh	r3, [r4, #12]
  40487c:	9016      	str	r0, [sp, #88]	; 0x58
  40487e:	061e      	lsls	r6, r3, #24
  404880:	d503      	bpl.n	40488a <_svfprintf_r+0x2e>
  404882:	6923      	ldr	r3, [r4, #16]
  404884:	2b00      	cmp	r3, #0
  404886:	f001 8119 	beq.w	405abc <_svfprintf_r+0x1260>
  40488a:	2300      	movs	r3, #0
  40488c:	461a      	mov	r2, r3
  40488e:	9312      	str	r3, [sp, #72]	; 0x48
  404890:	9325      	str	r3, [sp, #148]	; 0x94
  404892:	9324      	str	r3, [sp, #144]	; 0x90
  404894:	9319      	str	r3, [sp, #100]	; 0x64
  404896:	930b      	str	r3, [sp, #44]	; 0x2c
  404898:	f8df a464 	ldr.w	sl, [pc, #1124]	; 404d00 <_svfprintf_r+0x4a4>
  40489c:	9214      	str	r2, [sp, #80]	; 0x50
  40489e:	ab30      	add	r3, sp, #192	; 0xc0
  4048a0:	9323      	str	r3, [sp, #140]	; 0x8c
  4048a2:	4699      	mov	r9, r3
  4048a4:	9215      	str	r2, [sp, #84]	; 0x54
  4048a6:	46a8      	mov	r8, r5
  4048a8:	f898 3000 	ldrb.w	r3, [r8]
  4048ac:	4644      	mov	r4, r8
  4048ae:	b1eb      	cbz	r3, 4048ec <_svfprintf_r+0x90>
  4048b0:	2b25      	cmp	r3, #37	; 0x25
  4048b2:	d102      	bne.n	4048ba <_svfprintf_r+0x5e>
  4048b4:	e01a      	b.n	4048ec <_svfprintf_r+0x90>
  4048b6:	2b25      	cmp	r3, #37	; 0x25
  4048b8:	d003      	beq.n	4048c2 <_svfprintf_r+0x66>
  4048ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4048be:	2b00      	cmp	r3, #0
  4048c0:	d1f9      	bne.n	4048b6 <_svfprintf_r+0x5a>
  4048c2:	ebc8 0504 	rsb	r5, r8, r4
  4048c6:	b18d      	cbz	r5, 4048ec <_svfprintf_r+0x90>
  4048c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048ca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4048cc:	f8c9 8000 	str.w	r8, [r9]
  4048d0:	3301      	adds	r3, #1
  4048d2:	442a      	add	r2, r5
  4048d4:	2b07      	cmp	r3, #7
  4048d6:	f8c9 5004 	str.w	r5, [r9, #4]
  4048da:	9225      	str	r2, [sp, #148]	; 0x94
  4048dc:	9324      	str	r3, [sp, #144]	; 0x90
  4048de:	f300 80a6 	bgt.w	404a2e <_svfprintf_r+0x1d2>
  4048e2:	f109 0908 	add.w	r9, r9, #8
  4048e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4048e8:	442b      	add	r3, r5
  4048ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4048ec:	7823      	ldrb	r3, [r4, #0]
  4048ee:	2b00      	cmp	r3, #0
  4048f0:	f000 80a6 	beq.w	404a40 <_svfprintf_r+0x1e4>
  4048f4:	2300      	movs	r3, #0
  4048f6:	461a      	mov	r2, r3
  4048f8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4048fc:	4619      	mov	r1, r3
  4048fe:	930c      	str	r3, [sp, #48]	; 0x30
  404900:	9307      	str	r3, [sp, #28]
  404902:	f04f 3bff 	mov.w	fp, #4294967295
  404906:	7863      	ldrb	r3, [r4, #1]
  404908:	f104 0801 	add.w	r8, r4, #1
  40490c:	465d      	mov	r5, fp
  40490e:	f108 0801 	add.w	r8, r8, #1
  404912:	f1a3 0020 	sub.w	r0, r3, #32
  404916:	2858      	cmp	r0, #88	; 0x58
  404918:	f200 8425 	bhi.w	405166 <_svfprintf_r+0x90a>
  40491c:	e8df f010 	tbh	[pc, r0, lsl #1]
  404920:	04230388 	.word	0x04230388
  404924:	03900423 	.word	0x03900423
  404928:	04230423 	.word	0x04230423
  40492c:	04230423 	.word	0x04230423
  404930:	04230423 	.word	0x04230423
  404934:	03a50397 	.word	0x03a50397
  404938:	005d0423 	.word	0x005d0423
  40493c:	042300e2 	.word	0x042300e2
  404940:	010500fe 	.word	0x010500fe
  404944:	01050105 	.word	0x01050105
  404948:	01050105 	.word	0x01050105
  40494c:	01050105 	.word	0x01050105
  404950:	01050105 	.word	0x01050105
  404954:	04230423 	.word	0x04230423
  404958:	04230423 	.word	0x04230423
  40495c:	04230423 	.word	0x04230423
  404960:	04230423 	.word	0x04230423
  404964:	04230423 	.word	0x04230423
  404968:	02810115 	.word	0x02810115
  40496c:	02810423 	.word	0x02810423
  404970:	04230423 	.word	0x04230423
  404974:	04230423 	.word	0x04230423
  404978:	042302c6 	.word	0x042302c6
  40497c:	02cd0423 	.word	0x02cd0423
  404980:	04230423 	.word	0x04230423
  404984:	04230423 	.word	0x04230423
  404988:	02f70423 	.word	0x02f70423
  40498c:	04230423 	.word	0x04230423
  404990:	04230325 	.word	0x04230325
  404994:	04230423 	.word	0x04230423
  404998:	04230423 	.word	0x04230423
  40499c:	04230423 	.word	0x04230423
  4049a0:	04230423 	.word	0x04230423
  4049a4:	03660423 	.word	0x03660423
  4049a8:	02810379 	.word	0x02810379
  4049ac:	02810281 	.word	0x02810281
  4049b0:	03790381 	.word	0x03790381
  4049b4:	04230423 	.word	0x04230423
  4049b8:	042303d1 	.word	0x042303d1
  4049bc:	00a303db 	.word	0x00a303db
  4049c0:	03ee0064 	.word	0x03ee0064
  4049c4:	03f50423 	.word	0x03f50423
  4049c8:	03aa0423 	.word	0x03aa0423
  4049cc:	04230423 	.word	0x04230423
  4049d0:	03bc      	.short	0x03bc
  4049d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4049d4:	930e      	str	r3, [sp, #56]	; 0x38
  4049d6:	4240      	negs	r0, r0
  4049d8:	900c      	str	r0, [sp, #48]	; 0x30
  4049da:	9b07      	ldr	r3, [sp, #28]
  4049dc:	f043 0304 	orr.w	r3, r3, #4
  4049e0:	9307      	str	r3, [sp, #28]
  4049e2:	f898 3000 	ldrb.w	r3, [r8]
  4049e6:	e792      	b.n	40490e <_svfprintf_r+0xb2>
  4049e8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4049ea:	46ab      	mov	fp, r5
  4049ec:	2100      	movs	r1, #0
  4049ee:	6804      	ldr	r4, [r0, #0]
  4049f0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4049f4:	1d07      	adds	r7, r0, #4
  4049f6:	9807      	ldr	r0, [sp, #28]
  4049f8:	2330      	movs	r3, #48	; 0x30
  4049fa:	2278      	movs	r2, #120	; 0x78
  4049fc:	458b      	cmp	fp, r1
  4049fe:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404a02:	f04f 0500 	mov.w	r5, #0
  404a06:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  404a0a:	f040 0302 	orr.w	r3, r0, #2
  404a0e:	f2c0 83c7 	blt.w	4051a0 <_svfprintf_r+0x944>
  404a12:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  404a16:	f043 0302 	orr.w	r3, r3, #2
  404a1a:	9307      	str	r3, [sp, #28]
  404a1c:	ea54 0305 	orrs.w	r3, r4, r5
  404a20:	970e      	str	r7, [sp, #56]	; 0x38
  404a22:	f000 8393 	beq.w	40514c <_svfprintf_r+0x8f0>
  404a26:	460f      	mov	r7, r1
  404a28:	9211      	str	r2, [sp, #68]	; 0x44
  404a2a:	48b3      	ldr	r0, [pc, #716]	; (404cf8 <_svfprintf_r+0x49c>)
  404a2c:	e2ce      	b.n	404fcc <_svfprintf_r+0x770>
  404a2e:	aa23      	add	r2, sp, #140	; 0x8c
  404a30:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a32:	980a      	ldr	r0, [sp, #40]	; 0x28
  404a34:	f003 fc04 	bl	408240 <__ssprint_r>
  404a38:	b948      	cbnz	r0, 404a4e <_svfprintf_r+0x1f2>
  404a3a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404a3e:	e752      	b.n	4048e6 <_svfprintf_r+0x8a>
  404a40:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404a42:	b123      	cbz	r3, 404a4e <_svfprintf_r+0x1f2>
  404a44:	980a      	ldr	r0, [sp, #40]	; 0x28
  404a46:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a48:	aa23      	add	r2, sp, #140	; 0x8c
  404a4a:	f003 fbf9 	bl	408240 <__ssprint_r>
  404a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a50:	899b      	ldrh	r3, [r3, #12]
  404a52:	f013 0f40 	tst.w	r3, #64	; 0x40
  404a56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404a58:	bf18      	it	ne
  404a5a:	f04f 33ff 	movne.w	r3, #4294967295
  404a5e:	4618      	mov	r0, r3
  404a60:	b041      	add	sp, #260	; 0x104
  404a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a66:	9311      	str	r3, [sp, #68]	; 0x44
  404a68:	46ab      	mov	fp, r5
  404a6a:	2a00      	cmp	r2, #0
  404a6c:	f041 8223 	bne.w	405eb6 <_svfprintf_r+0x165a>
  404a70:	9a07      	ldr	r2, [sp, #28]
  404a72:	f012 0320 	ands.w	r3, r2, #32
  404a76:	f000 822e 	beq.w	404ed6 <_svfprintf_r+0x67a>
  404a7a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404a7c:	3707      	adds	r7, #7
  404a7e:	f027 0307 	bic.w	r3, r7, #7
  404a82:	2700      	movs	r7, #0
  404a84:	f103 0108 	add.w	r1, r3, #8
  404a88:	45bb      	cmp	fp, r7
  404a8a:	910e      	str	r1, [sp, #56]	; 0x38
  404a8c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a90:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404a94:	f2c0 8752 	blt.w	40593c <_svfprintf_r+0x10e0>
  404a98:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404a9c:	9307      	str	r3, [sp, #28]
  404a9e:	ea54 0305 	orrs.w	r3, r4, r5
  404aa2:	f000 8375 	beq.w	405190 <_svfprintf_r+0x934>
  404aa6:	ae30      	add	r6, sp, #192	; 0xc0
  404aa8:	08e2      	lsrs	r2, r4, #3
  404aaa:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404aae:	08e9      	lsrs	r1, r5, #3
  404ab0:	f004 0307 	and.w	r3, r4, #7
  404ab4:	460d      	mov	r5, r1
  404ab6:	4614      	mov	r4, r2
  404ab8:	3330      	adds	r3, #48	; 0x30
  404aba:	ea54 0205 	orrs.w	r2, r4, r5
  404abe:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404ac2:	d1f1      	bne.n	404aa8 <_svfprintf_r+0x24c>
  404ac4:	9a07      	ldr	r2, [sp, #28]
  404ac6:	07d1      	lsls	r1, r2, #31
  404ac8:	f140 8084 	bpl.w	404bd4 <_svfprintf_r+0x378>
  404acc:	2b30      	cmp	r3, #48	; 0x30
  404ace:	f000 8081 	beq.w	404bd4 <_svfprintf_r+0x378>
  404ad2:	2230      	movs	r2, #48	; 0x30
  404ad4:	1e73      	subs	r3, r6, #1
  404ad6:	f806 2c01 	strb.w	r2, [r6, #-1]
  404ada:	aa30      	add	r2, sp, #192	; 0xc0
  404adc:	1ad2      	subs	r2, r2, r3
  404ade:	920d      	str	r2, [sp, #52]	; 0x34
  404ae0:	461e      	mov	r6, r3
  404ae2:	e07a      	b.n	404bda <_svfprintf_r+0x37e>
  404ae4:	f898 3000 	ldrb.w	r3, [r8]
  404ae8:	2b2a      	cmp	r3, #42	; 0x2a
  404aea:	f108 0401 	add.w	r4, r8, #1
  404aee:	f001 81b1 	beq.w	405e54 <_svfprintf_r+0x15f8>
  404af2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404af6:	2809      	cmp	r0, #9
  404af8:	bf98      	it	ls
  404afa:	2500      	movls	r5, #0
  404afc:	f201 8164 	bhi.w	405dc8 <_svfprintf_r+0x156c>
  404b00:	f814 3b01 	ldrb.w	r3, [r4], #1
  404b04:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  404b08:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  404b0c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404b10:	2809      	cmp	r0, #9
  404b12:	d9f5      	bls.n	404b00 <_svfprintf_r+0x2a4>
  404b14:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  404b18:	46a0      	mov	r8, r4
  404b1a:	e6fa      	b.n	404912 <_svfprintf_r+0xb6>
  404b1c:	9b07      	ldr	r3, [sp, #28]
  404b1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404b22:	9307      	str	r3, [sp, #28]
  404b24:	f898 3000 	ldrb.w	r3, [r8]
  404b28:	e6f1      	b.n	40490e <_svfprintf_r+0xb2>
  404b2a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404b2e:	2300      	movs	r3, #0
  404b30:	461c      	mov	r4, r3
  404b32:	f818 3b01 	ldrb.w	r3, [r8], #1
  404b36:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404b3a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404b3e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404b42:	2809      	cmp	r0, #9
  404b44:	d9f5      	bls.n	404b32 <_svfprintf_r+0x2d6>
  404b46:	940c      	str	r4, [sp, #48]	; 0x30
  404b48:	e6e3      	b.n	404912 <_svfprintf_r+0xb6>
  404b4a:	9311      	str	r3, [sp, #68]	; 0x44
  404b4c:	46ab      	mov	fp, r5
  404b4e:	2a00      	cmp	r2, #0
  404b50:	f041 81c9 	bne.w	405ee6 <_svfprintf_r+0x168a>
  404b54:	9b07      	ldr	r3, [sp, #28]
  404b56:	f043 0310 	orr.w	r3, r3, #16
  404b5a:	9307      	str	r3, [sp, #28]
  404b5c:	9b07      	ldr	r3, [sp, #28]
  404b5e:	0698      	lsls	r0, r3, #26
  404b60:	f140 8530 	bpl.w	4055c4 <_svfprintf_r+0xd68>
  404b64:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404b66:	3707      	adds	r7, #7
  404b68:	f027 0707 	bic.w	r7, r7, #7
  404b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
  404b70:	f107 0108 	add.w	r1, r7, #8
  404b74:	910e      	str	r1, [sp, #56]	; 0x38
  404b76:	4614      	mov	r4, r2
  404b78:	461d      	mov	r5, r3
  404b7a:	2a00      	cmp	r2, #0
  404b7c:	f173 0300 	sbcs.w	r3, r3, #0
  404b80:	f2c0 855b 	blt.w	40563a <_svfprintf_r+0xdde>
  404b84:	f1bb 0f00 	cmp.w	fp, #0
  404b88:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404b8c:	f2c0 8538 	blt.w	405600 <_svfprintf_r+0xda4>
  404b90:	9b07      	ldr	r3, [sp, #28]
  404b92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404b96:	9307      	str	r3, [sp, #28]
  404b98:	ea54 0305 	orrs.w	r3, r4, r5
  404b9c:	f000 81db 	beq.w	404f56 <_svfprintf_r+0x6fa>
  404ba0:	2d00      	cmp	r5, #0
  404ba2:	bf08      	it	eq
  404ba4:	2c0a      	cmpeq	r4, #10
  404ba6:	f0c0 81db 	bcc.w	404f60 <_svfprintf_r+0x704>
  404baa:	ae30      	add	r6, sp, #192	; 0xc0
  404bac:	4620      	mov	r0, r4
  404bae:	4629      	mov	r1, r5
  404bb0:	220a      	movs	r2, #10
  404bb2:	2300      	movs	r3, #0
  404bb4:	f003 fc46 	bl	408444 <__aeabi_uldivmod>
  404bb8:	3230      	adds	r2, #48	; 0x30
  404bba:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404bbe:	4620      	mov	r0, r4
  404bc0:	4629      	mov	r1, r5
  404bc2:	2300      	movs	r3, #0
  404bc4:	220a      	movs	r2, #10
  404bc6:	f003 fc3d 	bl	408444 <__aeabi_uldivmod>
  404bca:	4604      	mov	r4, r0
  404bcc:	460d      	mov	r5, r1
  404bce:	ea54 0305 	orrs.w	r3, r4, r5
  404bd2:	d1eb      	bne.n	404bac <_svfprintf_r+0x350>
  404bd4:	ab30      	add	r3, sp, #192	; 0xc0
  404bd6:	1b9b      	subs	r3, r3, r6
  404bd8:	930d      	str	r3, [sp, #52]	; 0x34
  404bda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404bdc:	455b      	cmp	r3, fp
  404bde:	bfb8      	it	lt
  404be0:	465b      	movlt	r3, fp
  404be2:	9308      	str	r3, [sp, #32]
  404be4:	2300      	movs	r3, #0
  404be6:	9313      	str	r3, [sp, #76]	; 0x4c
  404be8:	b117      	cbz	r7, 404bf0 <_svfprintf_r+0x394>
  404bea:	9b08      	ldr	r3, [sp, #32]
  404bec:	3301      	adds	r3, #1
  404bee:	9308      	str	r3, [sp, #32]
  404bf0:	9b07      	ldr	r3, [sp, #28]
  404bf2:	f013 0302 	ands.w	r3, r3, #2
  404bf6:	930f      	str	r3, [sp, #60]	; 0x3c
  404bf8:	d002      	beq.n	404c00 <_svfprintf_r+0x3a4>
  404bfa:	9b08      	ldr	r3, [sp, #32]
  404bfc:	3302      	adds	r3, #2
  404bfe:	9308      	str	r3, [sp, #32]
  404c00:	9b07      	ldr	r3, [sp, #28]
  404c02:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404c06:	9310      	str	r3, [sp, #64]	; 0x40
  404c08:	f040 82d7 	bne.w	4051ba <_svfprintf_r+0x95e>
  404c0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404c0e:	9a08      	ldr	r2, [sp, #32]
  404c10:	1a9d      	subs	r5, r3, r2
  404c12:	2d00      	cmp	r5, #0
  404c14:	f340 82d1 	ble.w	4051ba <_svfprintf_r+0x95e>
  404c18:	2d10      	cmp	r5, #16
  404c1a:	9925      	ldr	r1, [sp, #148]	; 0x94
  404c1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404c1e:	4f37      	ldr	r7, [pc, #220]	; (404cfc <_svfprintf_r+0x4a0>)
  404c20:	dd27      	ble.n	404c72 <_svfprintf_r+0x416>
  404c22:	9618      	str	r6, [sp, #96]	; 0x60
  404c24:	4648      	mov	r0, r9
  404c26:	2410      	movs	r4, #16
  404c28:	46b9      	mov	r9, r7
  404c2a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404c2c:	462f      	mov	r7, r5
  404c2e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404c30:	e004      	b.n	404c3c <_svfprintf_r+0x3e0>
  404c32:	3f10      	subs	r7, #16
  404c34:	2f10      	cmp	r7, #16
  404c36:	f100 0008 	add.w	r0, r0, #8
  404c3a:	dd16      	ble.n	404c6a <_svfprintf_r+0x40e>
  404c3c:	3201      	adds	r2, #1
  404c3e:	4b2f      	ldr	r3, [pc, #188]	; (404cfc <_svfprintf_r+0x4a0>)
  404c40:	9224      	str	r2, [sp, #144]	; 0x90
  404c42:	3110      	adds	r1, #16
  404c44:	2a07      	cmp	r2, #7
  404c46:	9125      	str	r1, [sp, #148]	; 0x94
  404c48:	e880 0018 	stmia.w	r0, {r3, r4}
  404c4c:	ddf1      	ble.n	404c32 <_svfprintf_r+0x3d6>
  404c4e:	aa23      	add	r2, sp, #140	; 0x8c
  404c50:	4631      	mov	r1, r6
  404c52:	4628      	mov	r0, r5
  404c54:	f003 faf4 	bl	408240 <__ssprint_r>
  404c58:	2800      	cmp	r0, #0
  404c5a:	f47f aef8 	bne.w	404a4e <_svfprintf_r+0x1f2>
  404c5e:	3f10      	subs	r7, #16
  404c60:	2f10      	cmp	r7, #16
  404c62:	9925      	ldr	r1, [sp, #148]	; 0x94
  404c64:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404c66:	a830      	add	r0, sp, #192	; 0xc0
  404c68:	dce8      	bgt.n	404c3c <_svfprintf_r+0x3e0>
  404c6a:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404c6c:	463d      	mov	r5, r7
  404c6e:	464f      	mov	r7, r9
  404c70:	4681      	mov	r9, r0
  404c72:	3201      	adds	r2, #1
  404c74:	186c      	adds	r4, r5, r1
  404c76:	2a07      	cmp	r2, #7
  404c78:	9425      	str	r4, [sp, #148]	; 0x94
  404c7a:	9224      	str	r2, [sp, #144]	; 0x90
  404c7c:	f8c9 7000 	str.w	r7, [r9]
  404c80:	f8c9 5004 	str.w	r5, [r9, #4]
  404c84:	f300 8428 	bgt.w	4054d8 <_svfprintf_r+0xc7c>
  404c88:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404c8c:	f109 0908 	add.w	r9, r9, #8
  404c90:	b177      	cbz	r7, 404cb0 <_svfprintf_r+0x454>
  404c92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c94:	3301      	adds	r3, #1
  404c96:	3401      	adds	r4, #1
  404c98:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404c9c:	2201      	movs	r2, #1
  404c9e:	2b07      	cmp	r3, #7
  404ca0:	9425      	str	r4, [sp, #148]	; 0x94
  404ca2:	9324      	str	r3, [sp, #144]	; 0x90
  404ca4:	e889 0006 	stmia.w	r9, {r1, r2}
  404ca8:	f300 83a0 	bgt.w	4053ec <_svfprintf_r+0xb90>
  404cac:	f109 0908 	add.w	r9, r9, #8
  404cb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404cb2:	b16b      	cbz	r3, 404cd0 <_svfprintf_r+0x474>
  404cb4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cb6:	3301      	adds	r3, #1
  404cb8:	3402      	adds	r4, #2
  404cba:	a91c      	add	r1, sp, #112	; 0x70
  404cbc:	2202      	movs	r2, #2
  404cbe:	2b07      	cmp	r3, #7
  404cc0:	9425      	str	r4, [sp, #148]	; 0x94
  404cc2:	9324      	str	r3, [sp, #144]	; 0x90
  404cc4:	e889 0006 	stmia.w	r9, {r1, r2}
  404cc8:	f300 839c 	bgt.w	405404 <_svfprintf_r+0xba8>
  404ccc:	f109 0908 	add.w	r9, r9, #8
  404cd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404cd2:	2b80      	cmp	r3, #128	; 0x80
  404cd4:	f000 82d5 	beq.w	405282 <_svfprintf_r+0xa26>
  404cd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404cda:	ebc3 070b 	rsb	r7, r3, fp
  404cde:	2f00      	cmp	r7, #0
  404ce0:	dd39      	ble.n	404d56 <_svfprintf_r+0x4fa>
  404ce2:	4a07      	ldr	r2, [pc, #28]	; (404d00 <_svfprintf_r+0x4a4>)
  404ce4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ce6:	920f      	str	r2, [sp, #60]	; 0x3c
  404ce8:	2f10      	cmp	r7, #16
  404cea:	dd28      	ble.n	404d3e <_svfprintf_r+0x4e2>
  404cec:	4622      	mov	r2, r4
  404cee:	f04f 0b10 	mov.w	fp, #16
  404cf2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404cf4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404cf6:	e00a      	b.n	404d0e <_svfprintf_r+0x4b2>
  404cf8:	00408b48 	.word	0x00408b48
  404cfc:	00408b68 	.word	0x00408b68
  404d00:	00408b14 	.word	0x00408b14
  404d04:	3f10      	subs	r7, #16
  404d06:	2f10      	cmp	r7, #16
  404d08:	f109 0908 	add.w	r9, r9, #8
  404d0c:	dd16      	ble.n	404d3c <_svfprintf_r+0x4e0>
  404d0e:	3301      	adds	r3, #1
  404d10:	3210      	adds	r2, #16
  404d12:	2b07      	cmp	r3, #7
  404d14:	9225      	str	r2, [sp, #148]	; 0x94
  404d16:	9324      	str	r3, [sp, #144]	; 0x90
  404d18:	e889 0c00 	stmia.w	r9, {sl, fp}
  404d1c:	ddf2      	ble.n	404d04 <_svfprintf_r+0x4a8>
  404d1e:	aa23      	add	r2, sp, #140	; 0x8c
  404d20:	4621      	mov	r1, r4
  404d22:	4628      	mov	r0, r5
  404d24:	f003 fa8c 	bl	408240 <__ssprint_r>
  404d28:	2800      	cmp	r0, #0
  404d2a:	f47f ae90 	bne.w	404a4e <_svfprintf_r+0x1f2>
  404d2e:	3f10      	subs	r7, #16
  404d30:	2f10      	cmp	r7, #16
  404d32:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404d34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d36:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d3a:	dce8      	bgt.n	404d0e <_svfprintf_r+0x4b2>
  404d3c:	4614      	mov	r4, r2
  404d3e:	3301      	adds	r3, #1
  404d40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d42:	9324      	str	r3, [sp, #144]	; 0x90
  404d44:	443c      	add	r4, r7
  404d46:	2b07      	cmp	r3, #7
  404d48:	9425      	str	r4, [sp, #148]	; 0x94
  404d4a:	e889 0084 	stmia.w	r9, {r2, r7}
  404d4e:	f300 8341 	bgt.w	4053d4 <_svfprintf_r+0xb78>
  404d52:	f109 0908 	add.w	r9, r9, #8
  404d56:	9b07      	ldr	r3, [sp, #28]
  404d58:	05da      	lsls	r2, r3, #23
  404d5a:	f100 8230 	bmi.w	4051be <_svfprintf_r+0x962>
  404d5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d60:	990d      	ldr	r1, [sp, #52]	; 0x34
  404d62:	f8c9 6000 	str.w	r6, [r9]
  404d66:	3301      	adds	r3, #1
  404d68:	440c      	add	r4, r1
  404d6a:	2b07      	cmp	r3, #7
  404d6c:	9425      	str	r4, [sp, #148]	; 0x94
  404d6e:	f8c9 1004 	str.w	r1, [r9, #4]
  404d72:	9324      	str	r3, [sp, #144]	; 0x90
  404d74:	f300 8318 	bgt.w	4053a8 <_svfprintf_r+0xb4c>
  404d78:	f109 0908 	add.w	r9, r9, #8
  404d7c:	9b07      	ldr	r3, [sp, #28]
  404d7e:	0759      	lsls	r1, r3, #29
  404d80:	d53f      	bpl.n	404e02 <_svfprintf_r+0x5a6>
  404d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404d84:	9a08      	ldr	r2, [sp, #32]
  404d86:	1a9d      	subs	r5, r3, r2
  404d88:	2d00      	cmp	r5, #0
  404d8a:	dd3a      	ble.n	404e02 <_svfprintf_r+0x5a6>
  404d8c:	2d10      	cmp	r5, #16
  404d8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d90:	4fbc      	ldr	r7, [pc, #752]	; (405084 <_svfprintf_r+0x828>)
  404d92:	dd23      	ble.n	404ddc <_svfprintf_r+0x580>
  404d94:	4622      	mov	r2, r4
  404d96:	2610      	movs	r6, #16
  404d98:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404d9c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404d9e:	e004      	b.n	404daa <_svfprintf_r+0x54e>
  404da0:	3d10      	subs	r5, #16
  404da2:	2d10      	cmp	r5, #16
  404da4:	f109 0908 	add.w	r9, r9, #8
  404da8:	dd17      	ble.n	404dda <_svfprintf_r+0x57e>
  404daa:	3301      	adds	r3, #1
  404dac:	49b5      	ldr	r1, [pc, #724]	; (405084 <_svfprintf_r+0x828>)
  404dae:	9324      	str	r3, [sp, #144]	; 0x90
  404db0:	3210      	adds	r2, #16
  404db2:	2b07      	cmp	r3, #7
  404db4:	9225      	str	r2, [sp, #148]	; 0x94
  404db6:	e889 0042 	stmia.w	r9, {r1, r6}
  404dba:	ddf1      	ble.n	404da0 <_svfprintf_r+0x544>
  404dbc:	aa23      	add	r2, sp, #140	; 0x8c
  404dbe:	4621      	mov	r1, r4
  404dc0:	4658      	mov	r0, fp
  404dc2:	f003 fa3d 	bl	408240 <__ssprint_r>
  404dc6:	2800      	cmp	r0, #0
  404dc8:	f47f ae41 	bne.w	404a4e <_svfprintf_r+0x1f2>
  404dcc:	3d10      	subs	r5, #16
  404dce:	2d10      	cmp	r5, #16
  404dd0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404dd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404dd4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404dd8:	dce7      	bgt.n	404daa <_svfprintf_r+0x54e>
  404dda:	4614      	mov	r4, r2
  404ddc:	3301      	adds	r3, #1
  404dde:	442c      	add	r4, r5
  404de0:	2b07      	cmp	r3, #7
  404de2:	9425      	str	r4, [sp, #148]	; 0x94
  404de4:	9324      	str	r3, [sp, #144]	; 0x90
  404de6:	f8c9 7000 	str.w	r7, [r9]
  404dea:	f8c9 5004 	str.w	r5, [r9, #4]
  404dee:	dd08      	ble.n	404e02 <_svfprintf_r+0x5a6>
  404df0:	aa23      	add	r2, sp, #140	; 0x8c
  404df2:	9909      	ldr	r1, [sp, #36]	; 0x24
  404df4:	980a      	ldr	r0, [sp, #40]	; 0x28
  404df6:	f003 fa23 	bl	408240 <__ssprint_r>
  404dfa:	2800      	cmp	r0, #0
  404dfc:	f47f ae27 	bne.w	404a4e <_svfprintf_r+0x1f2>
  404e00:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404e04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404e06:	9908      	ldr	r1, [sp, #32]
  404e08:	428a      	cmp	r2, r1
  404e0a:	bfac      	ite	ge
  404e0c:	189b      	addge	r3, r3, r2
  404e0e:	185b      	addlt	r3, r3, r1
  404e10:	930b      	str	r3, [sp, #44]	; 0x2c
  404e12:	2c00      	cmp	r4, #0
  404e14:	f040 82d4 	bne.w	4053c0 <_svfprintf_r+0xb64>
  404e18:	2300      	movs	r3, #0
  404e1a:	9324      	str	r3, [sp, #144]	; 0x90
  404e1c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e20:	e542      	b.n	4048a8 <_svfprintf_r+0x4c>
  404e22:	9311      	str	r3, [sp, #68]	; 0x44
  404e24:	46ab      	mov	fp, r5
  404e26:	2a00      	cmp	r2, #0
  404e28:	f041 8059 	bne.w	405ede <_svfprintf_r+0x1682>
  404e2c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404e2e:	3707      	adds	r7, #7
  404e30:	f027 0307 	bic.w	r3, r7, #7
  404e34:	f103 0208 	add.w	r2, r3, #8
  404e38:	920e      	str	r2, [sp, #56]	; 0x38
  404e3a:	681a      	ldr	r2, [r3, #0]
  404e3c:	9214      	str	r2, [sp, #80]	; 0x50
  404e3e:	685b      	ldr	r3, [r3, #4]
  404e40:	9315      	str	r3, [sp, #84]	; 0x54
  404e42:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404e44:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404e46:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404e4a:	4628      	mov	r0, r5
  404e4c:	4621      	mov	r1, r4
  404e4e:	f04f 32ff 	mov.w	r2, #4294967295
  404e52:	4b8d      	ldr	r3, [pc, #564]	; (405088 <_svfprintf_r+0x82c>)
  404e54:	f7ff fb12 	bl	40447c <__aeabi_dcmpun>
  404e58:	2800      	cmp	r0, #0
  404e5a:	f040 84c1 	bne.w	4057e0 <_svfprintf_r+0xf84>
  404e5e:	4628      	mov	r0, r5
  404e60:	4621      	mov	r1, r4
  404e62:	f04f 32ff 	mov.w	r2, #4294967295
  404e66:	4b88      	ldr	r3, [pc, #544]	; (405088 <_svfprintf_r+0x82c>)
  404e68:	f7ff faea 	bl	404440 <__aeabi_dcmple>
  404e6c:	2800      	cmp	r0, #0
  404e6e:	f040 84b7 	bne.w	4057e0 <_svfprintf_r+0xf84>
  404e72:	9814      	ldr	r0, [sp, #80]	; 0x50
  404e74:	9915      	ldr	r1, [sp, #84]	; 0x54
  404e76:	2200      	movs	r2, #0
  404e78:	2300      	movs	r3, #0
  404e7a:	f7ff fad7 	bl	40442c <__aeabi_dcmplt>
  404e7e:	2800      	cmp	r0, #0
  404e80:	f040 874b 	bne.w	405d1a <_svfprintf_r+0x14be>
  404e84:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404e88:	4e80      	ldr	r6, [pc, #512]	; (40508c <_svfprintf_r+0x830>)
  404e8a:	4b81      	ldr	r3, [pc, #516]	; (405090 <_svfprintf_r+0x834>)
  404e8c:	9907      	ldr	r1, [sp, #28]
  404e8e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404e92:	9107      	str	r1, [sp, #28]
  404e94:	9911      	ldr	r1, [sp, #68]	; 0x44
  404e96:	2203      	movs	r2, #3
  404e98:	f04f 0b00 	mov.w	fp, #0
  404e9c:	9208      	str	r2, [sp, #32]
  404e9e:	2947      	cmp	r1, #71	; 0x47
  404ea0:	bfd8      	it	le
  404ea2:	461e      	movle	r6, r3
  404ea4:	920d      	str	r2, [sp, #52]	; 0x34
  404ea6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  404eaa:	e69d      	b.n	404be8 <_svfprintf_r+0x38c>
  404eac:	9b07      	ldr	r3, [sp, #28]
  404eae:	f043 0308 	orr.w	r3, r3, #8
  404eb2:	9307      	str	r3, [sp, #28]
  404eb4:	f898 3000 	ldrb.w	r3, [r8]
  404eb8:	e529      	b.n	40490e <_svfprintf_r+0xb2>
  404eba:	9311      	str	r3, [sp, #68]	; 0x44
  404ebc:	46ab      	mov	fp, r5
  404ebe:	2a00      	cmp	r2, #0
  404ec0:	f041 8009 	bne.w	405ed6 <_svfprintf_r+0x167a>
  404ec4:	9b07      	ldr	r3, [sp, #28]
  404ec6:	f043 0310 	orr.w	r3, r3, #16
  404eca:	9307      	str	r3, [sp, #28]
  404ecc:	9a07      	ldr	r2, [sp, #28]
  404ece:	f012 0320 	ands.w	r3, r2, #32
  404ed2:	f47f add2 	bne.w	404a7a <_svfprintf_r+0x21e>
  404ed6:	9907      	ldr	r1, [sp, #28]
  404ed8:	f011 0210 	ands.w	r2, r1, #16
  404edc:	f000 8507 	beq.w	4058ee <_svfprintf_r+0x1092>
  404ee0:	980e      	ldr	r0, [sp, #56]	; 0x38
  404ee2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404ee6:	f1bb 0f00 	cmp.w	fp, #0
  404eea:	6804      	ldr	r4, [r0, #0]
  404eec:	f100 0704 	add.w	r7, r0, #4
  404ef0:	f04f 0500 	mov.w	r5, #0
  404ef4:	f2c0 8521 	blt.w	40593a <_svfprintf_r+0x10de>
  404ef8:	460a      	mov	r2, r1
  404efa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404efe:	9207      	str	r2, [sp, #28]
  404f00:	ea54 0205 	orrs.w	r2, r4, r5
  404f04:	970e      	str	r7, [sp, #56]	; 0x38
  404f06:	f000 8143 	beq.w	405190 <_svfprintf_r+0x934>
  404f0a:	461f      	mov	r7, r3
  404f0c:	e5cb      	b.n	404aa6 <_svfprintf_r+0x24a>
  404f0e:	9311      	str	r3, [sp, #68]	; 0x44
  404f10:	46ab      	mov	fp, r5
  404f12:	2a00      	cmp	r2, #0
  404f14:	f040 87d7 	bne.w	405ec6 <_svfprintf_r+0x166a>
  404f18:	9b07      	ldr	r3, [sp, #28]
  404f1a:	f043 0310 	orr.w	r3, r3, #16
  404f1e:	9307      	str	r3, [sp, #28]
  404f20:	9a07      	ldr	r2, [sp, #28]
  404f22:	f012 0320 	ands.w	r3, r2, #32
  404f26:	f000 8332 	beq.w	40558e <_svfprintf_r+0xd32>
  404f2a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404f2c:	3707      	adds	r7, #7
  404f2e:	f027 0307 	bic.w	r3, r7, #7
  404f32:	2700      	movs	r7, #0
  404f34:	f103 0108 	add.w	r1, r3, #8
  404f38:	45bb      	cmp	fp, r7
  404f3a:	910e      	str	r1, [sp, #56]	; 0x38
  404f3c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f40:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404f44:	f2c0 835c 	blt.w	405600 <_svfprintf_r+0xda4>
  404f48:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404f4c:	9307      	str	r3, [sp, #28]
  404f4e:	ea54 0305 	orrs.w	r3, r4, r5
  404f52:	f47f ae25 	bne.w	404ba0 <_svfprintf_r+0x344>
  404f56:	f1bb 0f00 	cmp.w	fp, #0
  404f5a:	f000 80fe 	beq.w	40515a <_svfprintf_r+0x8fe>
  404f5e:	2400      	movs	r4, #0
  404f60:	ae40      	add	r6, sp, #256	; 0x100
  404f62:	3430      	adds	r4, #48	; 0x30
  404f64:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404f68:	e634      	b.n	404bd4 <_svfprintf_r+0x378>
  404f6a:	9311      	str	r3, [sp, #68]	; 0x44
  404f6c:	46ab      	mov	fp, r5
  404f6e:	2a00      	cmp	r2, #0
  404f70:	f040 87a5 	bne.w	405ebe <_svfprintf_r+0x1662>
  404f74:	9b07      	ldr	r3, [sp, #28]
  404f76:	4847      	ldr	r0, [pc, #284]	; (405094 <_svfprintf_r+0x838>)
  404f78:	069d      	lsls	r5, r3, #26
  404f7a:	f140 8097 	bpl.w	4050ac <_svfprintf_r+0x850>
  404f7e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404f80:	3707      	adds	r7, #7
  404f82:	f027 0307 	bic.w	r3, r7, #7
  404f86:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f8a:	f103 0208 	add.w	r2, r3, #8
  404f8e:	920e      	str	r2, [sp, #56]	; 0x38
  404f90:	9a07      	ldr	r2, [sp, #28]
  404f92:	f012 0701 	ands.w	r7, r2, #1
  404f96:	f000 8241 	beq.w	40541c <_svfprintf_r+0xbc0>
  404f9a:	ea54 0305 	orrs.w	r3, r4, r5
  404f9e:	f000 84f5 	beq.w	40598c <_svfprintf_r+0x1130>
  404fa2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404fa6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  404faa:	2700      	movs	r7, #0
  404fac:	9a07      	ldr	r2, [sp, #28]
  404fae:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404fb2:	2330      	movs	r3, #48	; 0x30
  404fb4:	45bb      	cmp	fp, r7
  404fb6:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404fba:	f042 0302 	orr.w	r3, r2, #2
  404fbe:	f2c0 86a9 	blt.w	405d14 <_svfprintf_r+0x14b8>
  404fc2:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404fc6:	f043 0302 	orr.w	r3, r3, #2
  404fca:	9307      	str	r3, [sp, #28]
  404fcc:	ae30      	add	r6, sp, #192	; 0xc0
  404fce:	0923      	lsrs	r3, r4, #4
  404fd0:	f004 010f 	and.w	r1, r4, #15
  404fd4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404fd8:	092a      	lsrs	r2, r5, #4
  404fda:	461c      	mov	r4, r3
  404fdc:	4615      	mov	r5, r2
  404fde:	5c43      	ldrb	r3, [r0, r1]
  404fe0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404fe4:	ea54 0305 	orrs.w	r3, r4, r5
  404fe8:	d1f1      	bne.n	404fce <_svfprintf_r+0x772>
  404fea:	e5f3      	b.n	404bd4 <_svfprintf_r+0x378>
  404fec:	990e      	ldr	r1, [sp, #56]	; 0x38
  404fee:	9311      	str	r3, [sp, #68]	; 0x44
  404ff0:	680a      	ldr	r2, [r1, #0]
  404ff2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404ff6:	2300      	movs	r3, #0
  404ff8:	460a      	mov	r2, r1
  404ffa:	461f      	mov	r7, r3
  404ffc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405000:	3204      	adds	r2, #4
  405002:	2301      	movs	r3, #1
  405004:	9308      	str	r3, [sp, #32]
  405006:	46bb      	mov	fp, r7
  405008:	9713      	str	r7, [sp, #76]	; 0x4c
  40500a:	920e      	str	r2, [sp, #56]	; 0x38
  40500c:	930d      	str	r3, [sp, #52]	; 0x34
  40500e:	ae26      	add	r6, sp, #152	; 0x98
  405010:	e5ee      	b.n	404bf0 <_svfprintf_r+0x394>
  405012:	9311      	str	r3, [sp, #68]	; 0x44
  405014:	46ab      	mov	fp, r5
  405016:	2a00      	cmp	r2, #0
  405018:	f43f ada0 	beq.w	404b5c <_svfprintf_r+0x300>
  40501c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405020:	e59c      	b.n	404b5c <_svfprintf_r+0x300>
  405022:	9b07      	ldr	r3, [sp, #28]
  405024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405028:	9307      	str	r3, [sp, #28]
  40502a:	f898 3000 	ldrb.w	r3, [r8]
  40502e:	e46e      	b.n	40490e <_svfprintf_r+0xb2>
  405030:	f898 3000 	ldrb.w	r3, [r8]
  405034:	2900      	cmp	r1, #0
  405036:	f47f ac6a 	bne.w	40490e <_svfprintf_r+0xb2>
  40503a:	2201      	movs	r2, #1
  40503c:	2120      	movs	r1, #32
  40503e:	e466      	b.n	40490e <_svfprintf_r+0xb2>
  405040:	9b07      	ldr	r3, [sp, #28]
  405042:	f043 0301 	orr.w	r3, r3, #1
  405046:	9307      	str	r3, [sp, #28]
  405048:	f898 3000 	ldrb.w	r3, [r8]
  40504c:	e45f      	b.n	40490e <_svfprintf_r+0xb2>
  40504e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405050:	6823      	ldr	r3, [r4, #0]
  405052:	930c      	str	r3, [sp, #48]	; 0x30
  405054:	4618      	mov	r0, r3
  405056:	2800      	cmp	r0, #0
  405058:	4623      	mov	r3, r4
  40505a:	f103 0304 	add.w	r3, r3, #4
  40505e:	f6ff acb8 	blt.w	4049d2 <_svfprintf_r+0x176>
  405062:	930e      	str	r3, [sp, #56]	; 0x38
  405064:	f898 3000 	ldrb.w	r3, [r8]
  405068:	e451      	b.n	40490e <_svfprintf_r+0xb2>
  40506a:	f898 3000 	ldrb.w	r3, [r8]
  40506e:	2201      	movs	r2, #1
  405070:	212b      	movs	r1, #43	; 0x2b
  405072:	e44c      	b.n	40490e <_svfprintf_r+0xb2>
  405074:	9311      	str	r3, [sp, #68]	; 0x44
  405076:	46ab      	mov	fp, r5
  405078:	2a00      	cmp	r2, #0
  40507a:	f43f af51 	beq.w	404f20 <_svfprintf_r+0x6c4>
  40507e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405082:	e74d      	b.n	404f20 <_svfprintf_r+0x6c4>
  405084:	00408b68 	.word	0x00408b68
  405088:	7fefffff 	.word	0x7fefffff
  40508c:	00408b28 	.word	0x00408b28
  405090:	00408b24 	.word	0x00408b24
  405094:	00408b34 	.word	0x00408b34
  405098:	9311      	str	r3, [sp, #68]	; 0x44
  40509a:	46ab      	mov	fp, r5
  40509c:	2a00      	cmp	r2, #0
  40509e:	f040 8703 	bne.w	405ea8 <_svfprintf_r+0x164c>
  4050a2:	9b07      	ldr	r3, [sp, #28]
  4050a4:	4899      	ldr	r0, [pc, #612]	; (40530c <_svfprintf_r+0xab0>)
  4050a6:	069d      	lsls	r5, r3, #26
  4050a8:	f53f af69 	bmi.w	404f7e <_svfprintf_r+0x722>
  4050ac:	9b07      	ldr	r3, [sp, #28]
  4050ae:	06dc      	lsls	r4, r3, #27
  4050b0:	f140 845e 	bpl.w	405970 <_svfprintf_r+0x1114>
  4050b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4050b6:	4613      	mov	r3, r2
  4050b8:	3304      	adds	r3, #4
  4050ba:	6814      	ldr	r4, [r2, #0]
  4050bc:	930e      	str	r3, [sp, #56]	; 0x38
  4050be:	2500      	movs	r5, #0
  4050c0:	e766      	b.n	404f90 <_svfprintf_r+0x734>
  4050c2:	f898 3000 	ldrb.w	r3, [r8]
  4050c6:	2b6c      	cmp	r3, #108	; 0x6c
  4050c8:	f000 84e1 	beq.w	405a8e <_svfprintf_r+0x1232>
  4050cc:	9807      	ldr	r0, [sp, #28]
  4050ce:	f040 0010 	orr.w	r0, r0, #16
  4050d2:	9007      	str	r0, [sp, #28]
  4050d4:	e41b      	b.n	40490e <_svfprintf_r+0xb2>
  4050d6:	2a00      	cmp	r2, #0
  4050d8:	f040 86db 	bne.w	405e92 <_svfprintf_r+0x1636>
  4050dc:	9b07      	ldr	r3, [sp, #28]
  4050de:	069b      	lsls	r3, r3, #26
  4050e0:	f140 842f 	bpl.w	405942 <_svfprintf_r+0x10e6>
  4050e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4050e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050e8:	6813      	ldr	r3, [r2, #0]
  4050ea:	17cd      	asrs	r5, r1, #31
  4050ec:	4608      	mov	r0, r1
  4050ee:	3204      	adds	r2, #4
  4050f0:	4629      	mov	r1, r5
  4050f2:	920e      	str	r2, [sp, #56]	; 0x38
  4050f4:	e9c3 0100 	strd	r0, r1, [r3]
  4050f8:	f7ff bbd6 	b.w	4048a8 <_svfprintf_r+0x4c>
  4050fc:	9b07      	ldr	r3, [sp, #28]
  4050fe:	f043 0320 	orr.w	r3, r3, #32
  405102:	9307      	str	r3, [sp, #28]
  405104:	f898 3000 	ldrb.w	r3, [r8]
  405108:	e401      	b.n	40490e <_svfprintf_r+0xb2>
  40510a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40510c:	9311      	str	r3, [sp, #68]	; 0x44
  40510e:	6816      	ldr	r6, [r2, #0]
  405110:	2400      	movs	r4, #0
  405112:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  405116:	1d17      	adds	r7, r2, #4
  405118:	2e00      	cmp	r6, #0
  40511a:	f000 85bd 	beq.w	405c98 <_svfprintf_r+0x143c>
  40511e:	2d00      	cmp	r5, #0
  405120:	f2c0 850f 	blt.w	405b42 <_svfprintf_r+0x12e6>
  405124:	462a      	mov	r2, r5
  405126:	4621      	mov	r1, r4
  405128:	4630      	mov	r0, r6
  40512a:	f002 fac1 	bl	4076b0 <memchr>
  40512e:	2800      	cmp	r0, #0
  405130:	f000 8604 	beq.w	405d3c <_svfprintf_r+0x14e0>
  405134:	1b83      	subs	r3, r0, r6
  405136:	930d      	str	r3, [sp, #52]	; 0x34
  405138:	46a3      	mov	fp, r4
  40513a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40513e:	970e      	str	r7, [sp, #56]	; 0x38
  405140:	9308      	str	r3, [sp, #32]
  405142:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  405146:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40514a:	e54d      	b.n	404be8 <_svfprintf_r+0x38c>
  40514c:	486f      	ldr	r0, [pc, #444]	; (40530c <_svfprintf_r+0xab0>)
  40514e:	9211      	str	r2, [sp, #68]	; 0x44
  405150:	f1bb 0f00 	cmp.w	fp, #0
  405154:	f040 8173 	bne.w	40543e <_svfprintf_r+0xbe2>
  405158:	465f      	mov	r7, fp
  40515a:	f04f 0b00 	mov.w	fp, #0
  40515e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405162:	ae30      	add	r6, sp, #192	; 0xc0
  405164:	e539      	b.n	404bda <_svfprintf_r+0x37e>
  405166:	9311      	str	r3, [sp, #68]	; 0x44
  405168:	2a00      	cmp	r2, #0
  40516a:	f040 86b0 	bne.w	405ece <_svfprintf_r+0x1672>
  40516e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405170:	2a00      	cmp	r2, #0
  405172:	f43f ac65 	beq.w	404a40 <_svfprintf_r+0x1e4>
  405176:	2300      	movs	r3, #0
  405178:	2101      	movs	r1, #1
  40517a:	461f      	mov	r7, r3
  40517c:	9108      	str	r1, [sp, #32]
  40517e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  405182:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405186:	469b      	mov	fp, r3
  405188:	9313      	str	r3, [sp, #76]	; 0x4c
  40518a:	910d      	str	r1, [sp, #52]	; 0x34
  40518c:	ae26      	add	r6, sp, #152	; 0x98
  40518e:	e52f      	b.n	404bf0 <_svfprintf_r+0x394>
  405190:	f1bb 0f00 	cmp.w	fp, #0
  405194:	f000 85dd 	beq.w	405d52 <_svfprintf_r+0x14f6>
  405198:	2700      	movs	r7, #0
  40519a:	2400      	movs	r4, #0
  40519c:	2500      	movs	r5, #0
  40519e:	e482      	b.n	404aa6 <_svfprintf_r+0x24a>
  4051a0:	485a      	ldr	r0, [pc, #360]	; (40530c <_svfprintf_r+0xab0>)
  4051a2:	9307      	str	r3, [sp, #28]
  4051a4:	9211      	str	r2, [sp, #68]	; 0x44
  4051a6:	ea54 0305 	orrs.w	r3, r4, r5
  4051aa:	970e      	str	r7, [sp, #56]	; 0x38
  4051ac:	f04f 0700 	mov.w	r7, #0
  4051b0:	f47f af0c 	bne.w	404fcc <_svfprintf_r+0x770>
  4051b4:	2400      	movs	r4, #0
  4051b6:	2500      	movs	r5, #0
  4051b8:	e708      	b.n	404fcc <_svfprintf_r+0x770>
  4051ba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4051bc:	e568      	b.n	404c90 <_svfprintf_r+0x434>
  4051be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4051c0:	2b65      	cmp	r3, #101	; 0x65
  4051c2:	f340 80a9 	ble.w	405318 <_svfprintf_r+0xabc>
  4051c6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4051c8:	9915      	ldr	r1, [sp, #84]	; 0x54
  4051ca:	2200      	movs	r2, #0
  4051cc:	2300      	movs	r3, #0
  4051ce:	f7ff f923 	bl	404418 <__aeabi_dcmpeq>
  4051d2:	2800      	cmp	r0, #0
  4051d4:	f000 8135 	beq.w	405442 <_svfprintf_r+0xbe6>
  4051d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4051da:	4a4d      	ldr	r2, [pc, #308]	; (405310 <_svfprintf_r+0xab4>)
  4051dc:	f8c9 2000 	str.w	r2, [r9]
  4051e0:	3301      	adds	r3, #1
  4051e2:	3401      	adds	r4, #1
  4051e4:	2201      	movs	r2, #1
  4051e6:	2b07      	cmp	r3, #7
  4051e8:	9425      	str	r4, [sp, #148]	; 0x94
  4051ea:	9324      	str	r3, [sp, #144]	; 0x90
  4051ec:	f8c9 2004 	str.w	r2, [r9, #4]
  4051f0:	f300 83e6 	bgt.w	4059c0 <_svfprintf_r+0x1164>
  4051f4:	f109 0908 	add.w	r9, r9, #8
  4051f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4051fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4051fc:	4293      	cmp	r3, r2
  4051fe:	db03      	blt.n	405208 <_svfprintf_r+0x9ac>
  405200:	9b07      	ldr	r3, [sp, #28]
  405202:	07db      	lsls	r3, r3, #31
  405204:	f57f adba 	bpl.w	404d7c <_svfprintf_r+0x520>
  405208:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40520a:	9916      	ldr	r1, [sp, #88]	; 0x58
  40520c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40520e:	f8c9 2000 	str.w	r2, [r9]
  405212:	3301      	adds	r3, #1
  405214:	440c      	add	r4, r1
  405216:	2b07      	cmp	r3, #7
  405218:	9425      	str	r4, [sp, #148]	; 0x94
  40521a:	f8c9 1004 	str.w	r1, [r9, #4]
  40521e:	9324      	str	r3, [sp, #144]	; 0x90
  405220:	f300 843f 	bgt.w	405aa2 <_svfprintf_r+0x1246>
  405224:	f109 0908 	add.w	r9, r9, #8
  405228:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40522a:	1e5d      	subs	r5, r3, #1
  40522c:	2d00      	cmp	r5, #0
  40522e:	f77f ada5 	ble.w	404d7c <_svfprintf_r+0x520>
  405232:	4a38      	ldr	r2, [pc, #224]	; (405314 <_svfprintf_r+0xab8>)
  405234:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405236:	920f      	str	r2, [sp, #60]	; 0x3c
  405238:	2d10      	cmp	r5, #16
  40523a:	f340 81e6 	ble.w	40560a <_svfprintf_r+0xdae>
  40523e:	2610      	movs	r6, #16
  405240:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405242:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  405246:	e005      	b.n	405254 <_svfprintf_r+0x9f8>
  405248:	f109 0908 	add.w	r9, r9, #8
  40524c:	3d10      	subs	r5, #16
  40524e:	2d10      	cmp	r5, #16
  405250:	f340 81db 	ble.w	40560a <_svfprintf_r+0xdae>
  405254:	3301      	adds	r3, #1
  405256:	3410      	adds	r4, #16
  405258:	2b07      	cmp	r3, #7
  40525a:	9425      	str	r4, [sp, #148]	; 0x94
  40525c:	9324      	str	r3, [sp, #144]	; 0x90
  40525e:	f8c9 a000 	str.w	sl, [r9]
  405262:	f8c9 6004 	str.w	r6, [r9, #4]
  405266:	ddef      	ble.n	405248 <_svfprintf_r+0x9ec>
  405268:	aa23      	add	r2, sp, #140	; 0x8c
  40526a:	4659      	mov	r1, fp
  40526c:	4638      	mov	r0, r7
  40526e:	f002 ffe7 	bl	408240 <__ssprint_r>
  405272:	2800      	cmp	r0, #0
  405274:	f47f abeb 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405278:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40527a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40527c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405280:	e7e4      	b.n	40524c <_svfprintf_r+0x9f0>
  405282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405284:	9a08      	ldr	r2, [sp, #32]
  405286:	1a9f      	subs	r7, r3, r2
  405288:	2f00      	cmp	r7, #0
  40528a:	f77f ad25 	ble.w	404cd8 <_svfprintf_r+0x47c>
  40528e:	4a21      	ldr	r2, [pc, #132]	; (405314 <_svfprintf_r+0xab8>)
  405290:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405292:	920f      	str	r2, [sp, #60]	; 0x3c
  405294:	2f10      	cmp	r7, #16
  405296:	dd2b      	ble.n	4052f0 <_svfprintf_r+0xa94>
  405298:	464a      	mov	r2, r9
  40529a:	4621      	mov	r1, r4
  40529c:	46b9      	mov	r9, r7
  40529e:	2510      	movs	r5, #16
  4052a0:	4637      	mov	r7, r6
  4052a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4052a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4052a6:	e006      	b.n	4052b6 <_svfprintf_r+0xa5a>
  4052a8:	f1a9 0910 	sub.w	r9, r9, #16
  4052ac:	f1b9 0f10 	cmp.w	r9, #16
  4052b0:	f102 0208 	add.w	r2, r2, #8
  4052b4:	dd18      	ble.n	4052e8 <_svfprintf_r+0xa8c>
  4052b6:	3301      	adds	r3, #1
  4052b8:	3110      	adds	r1, #16
  4052ba:	2b07      	cmp	r3, #7
  4052bc:	9125      	str	r1, [sp, #148]	; 0x94
  4052be:	9324      	str	r3, [sp, #144]	; 0x90
  4052c0:	f8c2 a000 	str.w	sl, [r2]
  4052c4:	6055      	str	r5, [r2, #4]
  4052c6:	ddef      	ble.n	4052a8 <_svfprintf_r+0xa4c>
  4052c8:	aa23      	add	r2, sp, #140	; 0x8c
  4052ca:	4631      	mov	r1, r6
  4052cc:	4620      	mov	r0, r4
  4052ce:	f002 ffb7 	bl	408240 <__ssprint_r>
  4052d2:	2800      	cmp	r0, #0
  4052d4:	f47f abbb 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4052d8:	f1a9 0910 	sub.w	r9, r9, #16
  4052dc:	f1b9 0f10 	cmp.w	r9, #16
  4052e0:	9925      	ldr	r1, [sp, #148]	; 0x94
  4052e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4052e4:	aa30      	add	r2, sp, #192	; 0xc0
  4052e6:	dce6      	bgt.n	4052b6 <_svfprintf_r+0xa5a>
  4052e8:	463e      	mov	r6, r7
  4052ea:	460c      	mov	r4, r1
  4052ec:	464f      	mov	r7, r9
  4052ee:	4691      	mov	r9, r2
  4052f0:	3301      	adds	r3, #1
  4052f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4052f4:	9324      	str	r3, [sp, #144]	; 0x90
  4052f6:	443c      	add	r4, r7
  4052f8:	2b07      	cmp	r3, #7
  4052fa:	9425      	str	r4, [sp, #148]	; 0x94
  4052fc:	e889 0084 	stmia.w	r9, {r2, r7}
  405300:	f300 8245 	bgt.w	40578e <_svfprintf_r+0xf32>
  405304:	f109 0908 	add.w	r9, r9, #8
  405308:	e4e6      	b.n	404cd8 <_svfprintf_r+0x47c>
  40530a:	bf00      	nop
  40530c:	00408b48 	.word	0x00408b48
  405310:	00408b64 	.word	0x00408b64
  405314:	00408b14 	.word	0x00408b14
  405318:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40531a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40531c:	2b01      	cmp	r3, #1
  40531e:	f340 8208 	ble.w	405732 <_svfprintf_r+0xed6>
  405322:	3501      	adds	r5, #1
  405324:	3401      	adds	r4, #1
  405326:	2301      	movs	r3, #1
  405328:	2d07      	cmp	r5, #7
  40532a:	9425      	str	r4, [sp, #148]	; 0x94
  40532c:	9524      	str	r5, [sp, #144]	; 0x90
  40532e:	f8c9 6000 	str.w	r6, [r9]
  405332:	f8c9 3004 	str.w	r3, [r9, #4]
  405336:	f300 820d 	bgt.w	405754 <_svfprintf_r+0xef8>
  40533a:	f109 0908 	add.w	r9, r9, #8
  40533e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405342:	f8c9 3000 	str.w	r3, [r9]
  405346:	3501      	adds	r5, #1
  405348:	4414      	add	r4, r2
  40534a:	2d07      	cmp	r5, #7
  40534c:	9425      	str	r4, [sp, #148]	; 0x94
  40534e:	9524      	str	r5, [sp, #144]	; 0x90
  405350:	f8c9 2004 	str.w	r2, [r9, #4]
  405354:	f300 820e 	bgt.w	405774 <_svfprintf_r+0xf18>
  405358:	f109 0908 	add.w	r9, r9, #8
  40535c:	2300      	movs	r3, #0
  40535e:	9814      	ldr	r0, [sp, #80]	; 0x50
  405360:	9915      	ldr	r1, [sp, #84]	; 0x54
  405362:	2200      	movs	r2, #0
  405364:	f7ff f858 	bl	404418 <__aeabi_dcmpeq>
  405368:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40536a:	2800      	cmp	r0, #0
  40536c:	f040 80c3 	bne.w	4054f6 <_svfprintf_r+0xc9a>
  405370:	3b01      	subs	r3, #1
  405372:	3501      	adds	r5, #1
  405374:	3601      	adds	r6, #1
  405376:	441c      	add	r4, r3
  405378:	2d07      	cmp	r5, #7
  40537a:	9524      	str	r5, [sp, #144]	; 0x90
  40537c:	9425      	str	r4, [sp, #148]	; 0x94
  40537e:	f8c9 6000 	str.w	r6, [r9]
  405382:	f8c9 3004 	str.w	r3, [r9, #4]
  405386:	f300 80f5 	bgt.w	405574 <_svfprintf_r+0xd18>
  40538a:	f109 0908 	add.w	r9, r9, #8
  40538e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405390:	f8c9 2004 	str.w	r2, [r9, #4]
  405394:	3501      	adds	r5, #1
  405396:	4414      	add	r4, r2
  405398:	ab1f      	add	r3, sp, #124	; 0x7c
  40539a:	2d07      	cmp	r5, #7
  40539c:	9425      	str	r4, [sp, #148]	; 0x94
  40539e:	9524      	str	r5, [sp, #144]	; 0x90
  4053a0:	f8c9 3000 	str.w	r3, [r9]
  4053a4:	f77f ace8 	ble.w	404d78 <_svfprintf_r+0x51c>
  4053a8:	aa23      	add	r2, sp, #140	; 0x8c
  4053aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053ac:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053ae:	f002 ff47 	bl	408240 <__ssprint_r>
  4053b2:	2800      	cmp	r0, #0
  4053b4:	f47f ab4b 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4053b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053ba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4053be:	e4dd      	b.n	404d7c <_svfprintf_r+0x520>
  4053c0:	aa23      	add	r2, sp, #140	; 0x8c
  4053c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053c6:	f002 ff3b 	bl	408240 <__ssprint_r>
  4053ca:	2800      	cmp	r0, #0
  4053cc:	f43f ad24 	beq.w	404e18 <_svfprintf_r+0x5bc>
  4053d0:	f7ff bb3d 	b.w	404a4e <_svfprintf_r+0x1f2>
  4053d4:	aa23      	add	r2, sp, #140	; 0x8c
  4053d6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053d8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053da:	f002 ff31 	bl	408240 <__ssprint_r>
  4053de:	2800      	cmp	r0, #0
  4053e0:	f47f ab35 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4053e4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053e6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4053ea:	e4b4      	b.n	404d56 <_svfprintf_r+0x4fa>
  4053ec:	aa23      	add	r2, sp, #140	; 0x8c
  4053ee:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053f0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053f2:	f002 ff25 	bl	408240 <__ssprint_r>
  4053f6:	2800      	cmp	r0, #0
  4053f8:	f47f ab29 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4053fc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053fe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405402:	e455      	b.n	404cb0 <_svfprintf_r+0x454>
  405404:	aa23      	add	r2, sp, #140	; 0x8c
  405406:	9909      	ldr	r1, [sp, #36]	; 0x24
  405408:	980a      	ldr	r0, [sp, #40]	; 0x28
  40540a:	f002 ff19 	bl	408240 <__ssprint_r>
  40540e:	2800      	cmp	r0, #0
  405410:	f47f ab1d 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405414:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405416:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40541a:	e459      	b.n	404cd0 <_svfprintf_r+0x474>
  40541c:	f1bb 0f00 	cmp.w	fp, #0
  405420:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405424:	f2c0 82d8 	blt.w	4059d8 <_svfprintf_r+0x117c>
  405428:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40542c:	9307      	str	r3, [sp, #28]
  40542e:	ea54 0305 	orrs.w	r3, r4, r5
  405432:	f47f adcb 	bne.w	404fcc <_svfprintf_r+0x770>
  405436:	f1bb 0f00 	cmp.w	fp, #0
  40543a:	f43f ae8d 	beq.w	405158 <_svfprintf_r+0x8fc>
  40543e:	2700      	movs	r7, #0
  405440:	e6b8      	b.n	4051b4 <_svfprintf_r+0x958>
  405442:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405444:	2d00      	cmp	r5, #0
  405446:	f340 82ca 	ble.w	4059de <_svfprintf_r+0x1182>
  40544a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40544c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40544e:	4293      	cmp	r3, r2
  405450:	bfa8      	it	ge
  405452:	4613      	movge	r3, r2
  405454:	2b00      	cmp	r3, #0
  405456:	461d      	mov	r5, r3
  405458:	dd0d      	ble.n	405476 <_svfprintf_r+0xc1a>
  40545a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40545c:	f8c9 6000 	str.w	r6, [r9]
  405460:	3301      	adds	r3, #1
  405462:	442c      	add	r4, r5
  405464:	2b07      	cmp	r3, #7
  405466:	9425      	str	r4, [sp, #148]	; 0x94
  405468:	f8c9 5004 	str.w	r5, [r9, #4]
  40546c:	9324      	str	r3, [sp, #144]	; 0x90
  40546e:	f300 839c 	bgt.w	405baa <_svfprintf_r+0x134e>
  405472:	f109 0908 	add.w	r9, r9, #8
  405476:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405478:	2d00      	cmp	r5, #0
  40547a:	bfa8      	it	ge
  40547c:	1b5b      	subge	r3, r3, r5
  40547e:	2b00      	cmp	r3, #0
  405480:	461d      	mov	r5, r3
  405482:	f340 80f6 	ble.w	405672 <_svfprintf_r+0xe16>
  405486:	4aba      	ldr	r2, [pc, #744]	; (405770 <_svfprintf_r+0xf14>)
  405488:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40548a:	920f      	str	r2, [sp, #60]	; 0x3c
  40548c:	2d10      	cmp	r5, #16
  40548e:	f340 828a 	ble.w	4059a6 <_svfprintf_r+0x114a>
  405492:	4622      	mov	r2, r4
  405494:	2710      	movs	r7, #16
  405496:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40549a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40549c:	e005      	b.n	4054aa <_svfprintf_r+0xc4e>
  40549e:	f109 0908 	add.w	r9, r9, #8
  4054a2:	3d10      	subs	r5, #16
  4054a4:	2d10      	cmp	r5, #16
  4054a6:	f340 827d 	ble.w	4059a4 <_svfprintf_r+0x1148>
  4054aa:	3301      	adds	r3, #1
  4054ac:	3210      	adds	r2, #16
  4054ae:	2b07      	cmp	r3, #7
  4054b0:	9225      	str	r2, [sp, #148]	; 0x94
  4054b2:	9324      	str	r3, [sp, #144]	; 0x90
  4054b4:	f8c9 a000 	str.w	sl, [r9]
  4054b8:	f8c9 7004 	str.w	r7, [r9, #4]
  4054bc:	ddef      	ble.n	40549e <_svfprintf_r+0xc42>
  4054be:	aa23      	add	r2, sp, #140	; 0x8c
  4054c0:	4621      	mov	r1, r4
  4054c2:	4658      	mov	r0, fp
  4054c4:	f002 febc 	bl	408240 <__ssprint_r>
  4054c8:	2800      	cmp	r0, #0
  4054ca:	f47f aac0 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4054ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4054d6:	e7e4      	b.n	4054a2 <_svfprintf_r+0xc46>
  4054d8:	aa23      	add	r2, sp, #140	; 0x8c
  4054da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4054dc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4054de:	f002 feaf 	bl	408240 <__ssprint_r>
  4054e2:	2800      	cmp	r0, #0
  4054e4:	f47f aab3 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4054e8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4054ec:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054ee:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4054f2:	f7ff bbcd 	b.w	404c90 <_svfprintf_r+0x434>
  4054f6:	1e5e      	subs	r6, r3, #1
  4054f8:	2e00      	cmp	r6, #0
  4054fa:	f77f af48 	ble.w	40538e <_svfprintf_r+0xb32>
  4054fe:	4b9c      	ldr	r3, [pc, #624]	; (405770 <_svfprintf_r+0xf14>)
  405500:	930f      	str	r3, [sp, #60]	; 0x3c
  405502:	2e10      	cmp	r6, #16
  405504:	dd2c      	ble.n	405560 <_svfprintf_r+0xd04>
  405506:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40550a:	2710      	movs	r7, #16
  40550c:	46b0      	mov	r8, r6
  40550e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405512:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405514:	e006      	b.n	405524 <_svfprintf_r+0xcc8>
  405516:	f1a8 0810 	sub.w	r8, r8, #16
  40551a:	f1b8 0f10 	cmp.w	r8, #16
  40551e:	f109 0908 	add.w	r9, r9, #8
  405522:	dd1a      	ble.n	40555a <_svfprintf_r+0xcfe>
  405524:	3501      	adds	r5, #1
  405526:	3410      	adds	r4, #16
  405528:	2d07      	cmp	r5, #7
  40552a:	9425      	str	r4, [sp, #148]	; 0x94
  40552c:	9524      	str	r5, [sp, #144]	; 0x90
  40552e:	f8c9 a000 	str.w	sl, [r9]
  405532:	f8c9 7004 	str.w	r7, [r9, #4]
  405536:	ddee      	ble.n	405516 <_svfprintf_r+0xcba>
  405538:	aa23      	add	r2, sp, #140	; 0x8c
  40553a:	4631      	mov	r1, r6
  40553c:	4658      	mov	r0, fp
  40553e:	f002 fe7f 	bl	408240 <__ssprint_r>
  405542:	2800      	cmp	r0, #0
  405544:	f47f aa83 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405548:	f1a8 0810 	sub.w	r8, r8, #16
  40554c:	f1b8 0f10 	cmp.w	r8, #16
  405550:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405552:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405554:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405558:	dce4      	bgt.n	405524 <_svfprintf_r+0xcc8>
  40555a:	4646      	mov	r6, r8
  40555c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405560:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405562:	3501      	adds	r5, #1
  405564:	4434      	add	r4, r6
  405566:	2d07      	cmp	r5, #7
  405568:	9425      	str	r4, [sp, #148]	; 0x94
  40556a:	9524      	str	r5, [sp, #144]	; 0x90
  40556c:	e889 0048 	stmia.w	r9, {r3, r6}
  405570:	f77f af0b 	ble.w	40538a <_svfprintf_r+0xb2e>
  405574:	aa23      	add	r2, sp, #140	; 0x8c
  405576:	9909      	ldr	r1, [sp, #36]	; 0x24
  405578:	980a      	ldr	r0, [sp, #40]	; 0x28
  40557a:	f002 fe61 	bl	408240 <__ssprint_r>
  40557e:	2800      	cmp	r0, #0
  405580:	f47f aa65 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405584:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405586:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405588:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40558c:	e6ff      	b.n	40538e <_svfprintf_r+0xb32>
  40558e:	9907      	ldr	r1, [sp, #28]
  405590:	f011 0210 	ands.w	r2, r1, #16
  405594:	f000 8108 	beq.w	4057a8 <_svfprintf_r+0xf4c>
  405598:	980e      	ldr	r0, [sp, #56]	; 0x38
  40559a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40559e:	f1bb 0f00 	cmp.w	fp, #0
  4055a2:	6804      	ldr	r4, [r0, #0]
  4055a4:	f100 0704 	add.w	r7, r0, #4
  4055a8:	f04f 0500 	mov.w	r5, #0
  4055ac:	db26      	blt.n	4055fc <_svfprintf_r+0xda0>
  4055ae:	460a      	mov	r2, r1
  4055b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4055b4:	9207      	str	r2, [sp, #28]
  4055b6:	ea54 0205 	orrs.w	r2, r4, r5
  4055ba:	970e      	str	r7, [sp, #56]	; 0x38
  4055bc:	461f      	mov	r7, r3
  4055be:	f47f aaef 	bne.w	404ba0 <_svfprintf_r+0x344>
  4055c2:	e4c8      	b.n	404f56 <_svfprintf_r+0x6fa>
  4055c4:	9b07      	ldr	r3, [sp, #28]
  4055c6:	06d9      	lsls	r1, r3, #27
  4055c8:	d42a      	bmi.n	405620 <_svfprintf_r+0xdc4>
  4055ca:	9b07      	ldr	r3, [sp, #28]
  4055cc:	065a      	lsls	r2, r3, #25
  4055ce:	d527      	bpl.n	405620 <_svfprintf_r+0xdc4>
  4055d0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4055d2:	f9b1 4000 	ldrsh.w	r4, [r1]
  4055d6:	3104      	adds	r1, #4
  4055d8:	17e5      	asrs	r5, r4, #31
  4055da:	4622      	mov	r2, r4
  4055dc:	462b      	mov	r3, r5
  4055de:	910e      	str	r1, [sp, #56]	; 0x38
  4055e0:	f7ff bacb 	b.w	404b7a <_svfprintf_r+0x31e>
  4055e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4055e6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4055ea:	f1bb 0f00 	cmp.w	fp, #0
  4055ee:	680c      	ldr	r4, [r1, #0]
  4055f0:	f101 0704 	add.w	r7, r1, #4
  4055f4:	f04f 0500 	mov.w	r5, #0
  4055f8:	f280 8247 	bge.w	405a8a <_svfprintf_r+0x122e>
  4055fc:	970e      	str	r7, [sp, #56]	; 0x38
  4055fe:	461f      	mov	r7, r3
  405600:	ea54 0305 	orrs.w	r3, r4, r5
  405604:	f47f aacc 	bne.w	404ba0 <_svfprintf_r+0x344>
  405608:	e4aa      	b.n	404f60 <_svfprintf_r+0x704>
  40560a:	3301      	adds	r3, #1
  40560c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40560e:	9324      	str	r3, [sp, #144]	; 0x90
  405610:	442c      	add	r4, r5
  405612:	2b07      	cmp	r3, #7
  405614:	9425      	str	r4, [sp, #148]	; 0x94
  405616:	e889 0024 	stmia.w	r9, {r2, r5}
  40561a:	f77f abad 	ble.w	404d78 <_svfprintf_r+0x51c>
  40561e:	e6c3      	b.n	4053a8 <_svfprintf_r+0xb4c>
  405620:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405622:	6814      	ldr	r4, [r2, #0]
  405624:	4613      	mov	r3, r2
  405626:	3304      	adds	r3, #4
  405628:	17e5      	asrs	r5, r4, #31
  40562a:	4622      	mov	r2, r4
  40562c:	930e      	str	r3, [sp, #56]	; 0x38
  40562e:	2a00      	cmp	r2, #0
  405630:	462b      	mov	r3, r5
  405632:	f173 0300 	sbcs.w	r3, r3, #0
  405636:	f6bf aaa5 	bge.w	404b84 <_svfprintf_r+0x328>
  40563a:	4264      	negs	r4, r4
  40563c:	f04f 072d 	mov.w	r7, #45	; 0x2d
  405640:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405644:	f1bb 0f00 	cmp.w	fp, #0
  405648:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40564c:	f6ff aaa8 	blt.w	404ba0 <_svfprintf_r+0x344>
  405650:	9b07      	ldr	r3, [sp, #28]
  405652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405656:	9307      	str	r3, [sp, #28]
  405658:	f7ff baa2 	b.w	404ba0 <_svfprintf_r+0x344>
  40565c:	aa23      	add	r2, sp, #140	; 0x8c
  40565e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405660:	980a      	ldr	r0, [sp, #40]	; 0x28
  405662:	f002 fded 	bl	408240 <__ssprint_r>
  405666:	2800      	cmp	r0, #0
  405668:	f47f a9f1 	bne.w	404a4e <_svfprintf_r+0x1f2>
  40566c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40566e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405672:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405674:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405676:	4432      	add	r2, r6
  405678:	4617      	mov	r7, r2
  40567a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40567c:	4293      	cmp	r3, r2
  40567e:	db47      	blt.n	405710 <_svfprintf_r+0xeb4>
  405680:	9a07      	ldr	r2, [sp, #28]
  405682:	07d5      	lsls	r5, r2, #31
  405684:	d444      	bmi.n	405710 <_svfprintf_r+0xeb4>
  405686:	9912      	ldr	r1, [sp, #72]	; 0x48
  405688:	440e      	add	r6, r1
  40568a:	1bf5      	subs	r5, r6, r7
  40568c:	1acb      	subs	r3, r1, r3
  40568e:	429d      	cmp	r5, r3
  405690:	bfa8      	it	ge
  405692:	461d      	movge	r5, r3
  405694:	2d00      	cmp	r5, #0
  405696:	462e      	mov	r6, r5
  405698:	dd0d      	ble.n	4056b6 <_svfprintf_r+0xe5a>
  40569a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40569c:	f8c9 7000 	str.w	r7, [r9]
  4056a0:	3201      	adds	r2, #1
  4056a2:	442c      	add	r4, r5
  4056a4:	2a07      	cmp	r2, #7
  4056a6:	9425      	str	r4, [sp, #148]	; 0x94
  4056a8:	f8c9 5004 	str.w	r5, [r9, #4]
  4056ac:	9224      	str	r2, [sp, #144]	; 0x90
  4056ae:	f300 830b 	bgt.w	405cc8 <_svfprintf_r+0x146c>
  4056b2:	f109 0908 	add.w	r9, r9, #8
  4056b6:	2e00      	cmp	r6, #0
  4056b8:	bfac      	ite	ge
  4056ba:	1b9d      	subge	r5, r3, r6
  4056bc:	461d      	movlt	r5, r3
  4056be:	2d00      	cmp	r5, #0
  4056c0:	f77f ab5c 	ble.w	404d7c <_svfprintf_r+0x520>
  4056c4:	4a2a      	ldr	r2, [pc, #168]	; (405770 <_svfprintf_r+0xf14>)
  4056c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056c8:	920f      	str	r2, [sp, #60]	; 0x3c
  4056ca:	2d10      	cmp	r5, #16
  4056cc:	dd9d      	ble.n	40560a <_svfprintf_r+0xdae>
  4056ce:	2610      	movs	r6, #16
  4056d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4056d2:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4056d6:	e004      	b.n	4056e2 <_svfprintf_r+0xe86>
  4056d8:	f109 0908 	add.w	r9, r9, #8
  4056dc:	3d10      	subs	r5, #16
  4056de:	2d10      	cmp	r5, #16
  4056e0:	dd93      	ble.n	40560a <_svfprintf_r+0xdae>
  4056e2:	3301      	adds	r3, #1
  4056e4:	3410      	adds	r4, #16
  4056e6:	2b07      	cmp	r3, #7
  4056e8:	9425      	str	r4, [sp, #148]	; 0x94
  4056ea:	9324      	str	r3, [sp, #144]	; 0x90
  4056ec:	f8c9 a000 	str.w	sl, [r9]
  4056f0:	f8c9 6004 	str.w	r6, [r9, #4]
  4056f4:	ddf0      	ble.n	4056d8 <_svfprintf_r+0xe7c>
  4056f6:	aa23      	add	r2, sp, #140	; 0x8c
  4056f8:	4659      	mov	r1, fp
  4056fa:	4638      	mov	r0, r7
  4056fc:	f002 fda0 	bl	408240 <__ssprint_r>
  405700:	2800      	cmp	r0, #0
  405702:	f47f a9a4 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405706:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405708:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40570a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40570e:	e7e5      	b.n	4056dc <_svfprintf_r+0xe80>
  405710:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405712:	9816      	ldr	r0, [sp, #88]	; 0x58
  405714:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405716:	f8c9 1000 	str.w	r1, [r9]
  40571a:	3201      	adds	r2, #1
  40571c:	4404      	add	r4, r0
  40571e:	2a07      	cmp	r2, #7
  405720:	9425      	str	r4, [sp, #148]	; 0x94
  405722:	f8c9 0004 	str.w	r0, [r9, #4]
  405726:	9224      	str	r2, [sp, #144]	; 0x90
  405728:	f300 82a9 	bgt.w	405c7e <_svfprintf_r+0x1422>
  40572c:	f109 0908 	add.w	r9, r9, #8
  405730:	e7a9      	b.n	405686 <_svfprintf_r+0xe2a>
  405732:	9b07      	ldr	r3, [sp, #28]
  405734:	07d8      	lsls	r0, r3, #31
  405736:	f53f adf4 	bmi.w	405322 <_svfprintf_r+0xac6>
  40573a:	3501      	adds	r5, #1
  40573c:	3401      	adds	r4, #1
  40573e:	2301      	movs	r3, #1
  405740:	2d07      	cmp	r5, #7
  405742:	9425      	str	r4, [sp, #148]	; 0x94
  405744:	9524      	str	r5, [sp, #144]	; 0x90
  405746:	f8c9 6000 	str.w	r6, [r9]
  40574a:	f8c9 3004 	str.w	r3, [r9, #4]
  40574e:	f77f ae1c 	ble.w	40538a <_svfprintf_r+0xb2e>
  405752:	e70f      	b.n	405574 <_svfprintf_r+0xd18>
  405754:	aa23      	add	r2, sp, #140	; 0x8c
  405756:	9909      	ldr	r1, [sp, #36]	; 0x24
  405758:	980a      	ldr	r0, [sp, #40]	; 0x28
  40575a:	f002 fd71 	bl	408240 <__ssprint_r>
  40575e:	2800      	cmp	r0, #0
  405760:	f47f a975 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405764:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405766:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405768:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40576c:	e5e7      	b.n	40533e <_svfprintf_r+0xae2>
  40576e:	bf00      	nop
  405770:	00408b14 	.word	0x00408b14
  405774:	aa23      	add	r2, sp, #140	; 0x8c
  405776:	9909      	ldr	r1, [sp, #36]	; 0x24
  405778:	980a      	ldr	r0, [sp, #40]	; 0x28
  40577a:	f002 fd61 	bl	408240 <__ssprint_r>
  40577e:	2800      	cmp	r0, #0
  405780:	f47f a965 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405784:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405786:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405788:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40578c:	e5e6      	b.n	40535c <_svfprintf_r+0xb00>
  40578e:	aa23      	add	r2, sp, #140	; 0x8c
  405790:	9909      	ldr	r1, [sp, #36]	; 0x24
  405792:	980a      	ldr	r0, [sp, #40]	; 0x28
  405794:	f002 fd54 	bl	408240 <__ssprint_r>
  405798:	2800      	cmp	r0, #0
  40579a:	f47f a958 	bne.w	404a4e <_svfprintf_r+0x1f2>
  40579e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4057a0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4057a4:	f7ff ba98 	b.w	404cd8 <_svfprintf_r+0x47c>
  4057a8:	9907      	ldr	r1, [sp, #28]
  4057aa:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  4057ae:	f43f af19 	beq.w	4055e4 <_svfprintf_r+0xd88>
  4057b2:	980e      	ldr	r0, [sp, #56]	; 0x38
  4057b4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4057b8:	f1bb 0f00 	cmp.w	fp, #0
  4057bc:	8804      	ldrh	r4, [r0, #0]
  4057be:	f100 0704 	add.w	r7, r0, #4
  4057c2:	f04f 0500 	mov.w	r5, #0
  4057c6:	f2c0 81b9 	blt.w	405b3c <_svfprintf_r+0x12e0>
  4057ca:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  4057ce:	9307      	str	r3, [sp, #28]
  4057d0:	ea54 0305 	orrs.w	r3, r4, r5
  4057d4:	970e      	str	r7, [sp, #56]	; 0x38
  4057d6:	4617      	mov	r7, r2
  4057d8:	f47f a9e2 	bne.w	404ba0 <_svfprintf_r+0x344>
  4057dc:	f7ff bbbb 	b.w	404f56 <_svfprintf_r+0x6fa>
  4057e0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4057e2:	4622      	mov	r2, r4
  4057e4:	4620      	mov	r0, r4
  4057e6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4057e8:	4623      	mov	r3, r4
  4057ea:	4621      	mov	r1, r4
  4057ec:	f7fe fe46 	bl	40447c <__aeabi_dcmpun>
  4057f0:	2800      	cmp	r0, #0
  4057f2:	f040 8317 	bne.w	405e24 <_svfprintf_r+0x15c8>
  4057f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4057f8:	f1bb 3fff 	cmp.w	fp, #4294967295
  4057fc:	f023 0320 	bic.w	r3, r3, #32
  405800:	930d      	str	r3, [sp, #52]	; 0x34
  405802:	f000 8270 	beq.w	405ce6 <_svfprintf_r+0x148a>
  405806:	2b47      	cmp	r3, #71	; 0x47
  405808:	f000 8192 	beq.w	405b30 <_svfprintf_r+0x12d4>
  40580c:	9b07      	ldr	r3, [sp, #28]
  40580e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  405812:	9310      	str	r3, [sp, #64]	; 0x40
  405814:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405816:	1e1f      	subs	r7, r3, #0
  405818:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40581a:	9308      	str	r3, [sp, #32]
  40581c:	bfbb      	ittet	lt
  40581e:	463b      	movlt	r3, r7
  405820:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  405824:	2300      	movge	r3, #0
  405826:	232d      	movlt	r3, #45	; 0x2d
  405828:	930f      	str	r3, [sp, #60]	; 0x3c
  40582a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40582c:	2b66      	cmp	r3, #102	; 0x66
  40582e:	f000 825d 	beq.w	405cec <_svfprintf_r+0x1490>
  405832:	2b46      	cmp	r3, #70	; 0x46
  405834:	f000 8151 	beq.w	405ada <_svfprintf_r+0x127e>
  405838:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40583a:	9a08      	ldr	r2, [sp, #32]
  40583c:	2b45      	cmp	r3, #69	; 0x45
  40583e:	a821      	add	r0, sp, #132	; 0x84
  405840:	a91e      	add	r1, sp, #120	; 0x78
  405842:	bf0c      	ite	eq
  405844:	f10b 0501 	addeq.w	r5, fp, #1
  405848:	465d      	movne	r5, fp
  40584a:	9004      	str	r0, [sp, #16]
  40584c:	9103      	str	r1, [sp, #12]
  40584e:	a81d      	add	r0, sp, #116	; 0x74
  405850:	2102      	movs	r1, #2
  405852:	463b      	mov	r3, r7
  405854:	9002      	str	r0, [sp, #8]
  405856:	9501      	str	r5, [sp, #4]
  405858:	9100      	str	r1, [sp, #0]
  40585a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40585c:	f000 fbf0 	bl	406040 <_dtoa_r>
  405860:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405862:	2b67      	cmp	r3, #103	; 0x67
  405864:	4606      	mov	r6, r0
  405866:	f040 8290 	bne.w	405d8a <_svfprintf_r+0x152e>
  40586a:	9b07      	ldr	r3, [sp, #28]
  40586c:	07da      	lsls	r2, r3, #31
  40586e:	f140 82af 	bpl.w	405dd0 <_svfprintf_r+0x1574>
  405872:	1974      	adds	r4, r6, r5
  405874:	9808      	ldr	r0, [sp, #32]
  405876:	4639      	mov	r1, r7
  405878:	2200      	movs	r2, #0
  40587a:	2300      	movs	r3, #0
  40587c:	f7fe fdcc 	bl	404418 <__aeabi_dcmpeq>
  405880:	2800      	cmp	r0, #0
  405882:	f040 8190 	bne.w	405ba6 <_svfprintf_r+0x134a>
  405886:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405888:	429c      	cmp	r4, r3
  40588a:	d906      	bls.n	40589a <_svfprintf_r+0x103e>
  40588c:	2130      	movs	r1, #48	; 0x30
  40588e:	1c5a      	adds	r2, r3, #1
  405890:	9221      	str	r2, [sp, #132]	; 0x84
  405892:	7019      	strb	r1, [r3, #0]
  405894:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405896:	429c      	cmp	r4, r3
  405898:	d8f9      	bhi.n	40588e <_svfprintf_r+0x1032>
  40589a:	1b9b      	subs	r3, r3, r6
  40589c:	9312      	str	r3, [sp, #72]	; 0x48
  40589e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4058a0:	2b47      	cmp	r3, #71	; 0x47
  4058a2:	f000 8179 	beq.w	405b98 <_svfprintf_r+0x133c>
  4058a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4058a8:	2b65      	cmp	r3, #101	; 0x65
  4058aa:	f340 827d 	ble.w	405da8 <_svfprintf_r+0x154c>
  4058ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4058b0:	2b66      	cmp	r3, #102	; 0x66
  4058b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4058b4:	9313      	str	r3, [sp, #76]	; 0x4c
  4058b6:	f000 825b 	beq.w	405d70 <_svfprintf_r+0x1514>
  4058ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4058bc:	9912      	ldr	r1, [sp, #72]	; 0x48
  4058be:	428a      	cmp	r2, r1
  4058c0:	f2c0 8230 	blt.w	405d24 <_svfprintf_r+0x14c8>
  4058c4:	9b07      	ldr	r3, [sp, #28]
  4058c6:	07d9      	lsls	r1, r3, #31
  4058c8:	f100 8284 	bmi.w	405dd4 <_svfprintf_r+0x1578>
  4058cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4058d0:	920d      	str	r2, [sp, #52]	; 0x34
  4058d2:	2267      	movs	r2, #103	; 0x67
  4058d4:	9211      	str	r2, [sp, #68]	; 0x44
  4058d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4058d8:	2a00      	cmp	r2, #0
  4058da:	f040 8153 	bne.w	405b84 <_svfprintf_r+0x1328>
  4058de:	9308      	str	r3, [sp, #32]
  4058e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4058e2:	9307      	str	r3, [sp, #28]
  4058e4:	4693      	mov	fp, r2
  4058e6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4058ea:	f7ff b97d 	b.w	404be8 <_svfprintf_r+0x38c>
  4058ee:	9907      	ldr	r1, [sp, #28]
  4058f0:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  4058f4:	d015      	beq.n	405922 <_svfprintf_r+0x10c6>
  4058f6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4058f8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4058fc:	f1bb 0f00 	cmp.w	fp, #0
  405900:	8804      	ldrh	r4, [r0, #0]
  405902:	f100 0704 	add.w	r7, r0, #4
  405906:	f04f 0500 	mov.w	r5, #0
  40590a:	db16      	blt.n	40593a <_svfprintf_r+0x10de>
  40590c:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  405910:	9307      	str	r3, [sp, #28]
  405912:	ea54 0305 	orrs.w	r3, r4, r5
  405916:	970e      	str	r7, [sp, #56]	; 0x38
  405918:	f43f ac3a 	beq.w	405190 <_svfprintf_r+0x934>
  40591c:	4617      	mov	r7, r2
  40591e:	f7ff b8c2 	b.w	404aa6 <_svfprintf_r+0x24a>
  405922:	990e      	ldr	r1, [sp, #56]	; 0x38
  405924:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405928:	f1bb 0f00 	cmp.w	fp, #0
  40592c:	680c      	ldr	r4, [r1, #0]
  40592e:	f101 0704 	add.w	r7, r1, #4
  405932:	f04f 0500 	mov.w	r5, #0
  405936:	f280 80a5 	bge.w	405a84 <_svfprintf_r+0x1228>
  40593a:	970e      	str	r7, [sp, #56]	; 0x38
  40593c:	2700      	movs	r7, #0
  40593e:	f7ff b8b2 	b.w	404aa6 <_svfprintf_r+0x24a>
  405942:	9b07      	ldr	r3, [sp, #28]
  405944:	06df      	lsls	r7, r3, #27
  405946:	d40b      	bmi.n	405960 <_svfprintf_r+0x1104>
  405948:	9b07      	ldr	r3, [sp, #28]
  40594a:	065e      	lsls	r6, r3, #25
  40594c:	d508      	bpl.n	405960 <_svfprintf_r+0x1104>
  40594e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405950:	6813      	ldr	r3, [r2, #0]
  405952:	3204      	adds	r2, #4
  405954:	920e      	str	r2, [sp, #56]	; 0x38
  405956:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40595a:	801a      	strh	r2, [r3, #0]
  40595c:	f7fe bfa4 	b.w	4048a8 <_svfprintf_r+0x4c>
  405960:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405962:	6813      	ldr	r3, [r2, #0]
  405964:	3204      	adds	r2, #4
  405966:	920e      	str	r2, [sp, #56]	; 0x38
  405968:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40596a:	601a      	str	r2, [r3, #0]
  40596c:	f7fe bf9c 	b.w	4048a8 <_svfprintf_r+0x4c>
  405970:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405972:	9b07      	ldr	r3, [sp, #28]
  405974:	f013 0f40 	tst.w	r3, #64	; 0x40
  405978:	4613      	mov	r3, r2
  40597a:	f103 0304 	add.w	r3, r3, #4
  40597e:	bf0c      	ite	eq
  405980:	6814      	ldreq	r4, [r2, #0]
  405982:	8814      	ldrhne	r4, [r2, #0]
  405984:	930e      	str	r3, [sp, #56]	; 0x38
  405986:	2500      	movs	r5, #0
  405988:	f7ff bb02 	b.w	404f90 <_svfprintf_r+0x734>
  40598c:	2700      	movs	r7, #0
  40598e:	45bb      	cmp	fp, r7
  405990:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405994:	f6ff ac0e 	blt.w	4051b4 <_svfprintf_r+0x958>
  405998:	9b07      	ldr	r3, [sp, #28]
  40599a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40599e:	9307      	str	r3, [sp, #28]
  4059a0:	f7ff bbd6 	b.w	405150 <_svfprintf_r+0x8f4>
  4059a4:	4614      	mov	r4, r2
  4059a6:	3301      	adds	r3, #1
  4059a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4059aa:	9324      	str	r3, [sp, #144]	; 0x90
  4059ac:	442c      	add	r4, r5
  4059ae:	2b07      	cmp	r3, #7
  4059b0:	9425      	str	r4, [sp, #148]	; 0x94
  4059b2:	e889 0024 	stmia.w	r9, {r2, r5}
  4059b6:	f73f ae51 	bgt.w	40565c <_svfprintf_r+0xe00>
  4059ba:	f109 0908 	add.w	r9, r9, #8
  4059be:	e658      	b.n	405672 <_svfprintf_r+0xe16>
  4059c0:	aa23      	add	r2, sp, #140	; 0x8c
  4059c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4059c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4059c6:	f002 fc3b 	bl	408240 <__ssprint_r>
  4059ca:	2800      	cmp	r0, #0
  4059cc:	f47f a83f 	bne.w	404a4e <_svfprintf_r+0x1f2>
  4059d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4059d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4059d6:	e40f      	b.n	4051f8 <_svfprintf_r+0x99c>
  4059d8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4059da:	f7ff bbe4 	b.w	4051a6 <_svfprintf_r+0x94a>
  4059de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059e0:	4ab5      	ldr	r2, [pc, #724]	; (405cb8 <_svfprintf_r+0x145c>)
  4059e2:	f8c9 2000 	str.w	r2, [r9]
  4059e6:	3301      	adds	r3, #1
  4059e8:	3401      	adds	r4, #1
  4059ea:	2201      	movs	r2, #1
  4059ec:	2b07      	cmp	r3, #7
  4059ee:	9425      	str	r4, [sp, #148]	; 0x94
  4059f0:	9324      	str	r3, [sp, #144]	; 0x90
  4059f2:	f8c9 2004 	str.w	r2, [r9, #4]
  4059f6:	f300 808e 	bgt.w	405b16 <_svfprintf_r+0x12ba>
  4059fa:	f109 0908 	add.w	r9, r9, #8
  4059fe:	b92d      	cbnz	r5, 405a0c <_svfprintf_r+0x11b0>
  405a00:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a02:	b91b      	cbnz	r3, 405a0c <_svfprintf_r+0x11b0>
  405a04:	9b07      	ldr	r3, [sp, #28]
  405a06:	07df      	lsls	r7, r3, #31
  405a08:	f57f a9b8 	bpl.w	404d7c <_svfprintf_r+0x520>
  405a0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a0e:	9916      	ldr	r1, [sp, #88]	; 0x58
  405a10:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405a12:	f8c9 2000 	str.w	r2, [r9]
  405a16:	3301      	adds	r3, #1
  405a18:	440c      	add	r4, r1
  405a1a:	2b07      	cmp	r3, #7
  405a1c:	9425      	str	r4, [sp, #148]	; 0x94
  405a1e:	f8c9 1004 	str.w	r1, [r9, #4]
  405a22:	9324      	str	r3, [sp, #144]	; 0x90
  405a24:	f300 81c2 	bgt.w	405dac <_svfprintf_r+0x1550>
  405a28:	f109 0908 	add.w	r9, r9, #8
  405a2c:	426d      	negs	r5, r5
  405a2e:	2d00      	cmp	r5, #0
  405a30:	f340 809b 	ble.w	405b6a <_svfprintf_r+0x130e>
  405a34:	4aa1      	ldr	r2, [pc, #644]	; (405cbc <_svfprintf_r+0x1460>)
  405a36:	920f      	str	r2, [sp, #60]	; 0x3c
  405a38:	2d10      	cmp	r5, #16
  405a3a:	f340 80c3 	ble.w	405bc4 <_svfprintf_r+0x1368>
  405a3e:	4622      	mov	r2, r4
  405a40:	2710      	movs	r7, #16
  405a42:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405a46:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405a48:	e005      	b.n	405a56 <_svfprintf_r+0x11fa>
  405a4a:	f109 0908 	add.w	r9, r9, #8
  405a4e:	3d10      	subs	r5, #16
  405a50:	2d10      	cmp	r5, #16
  405a52:	f340 80b6 	ble.w	405bc2 <_svfprintf_r+0x1366>
  405a56:	3301      	adds	r3, #1
  405a58:	3210      	adds	r2, #16
  405a5a:	2b07      	cmp	r3, #7
  405a5c:	9225      	str	r2, [sp, #148]	; 0x94
  405a5e:	9324      	str	r3, [sp, #144]	; 0x90
  405a60:	f8c9 a000 	str.w	sl, [r9]
  405a64:	f8c9 7004 	str.w	r7, [r9, #4]
  405a68:	ddef      	ble.n	405a4a <_svfprintf_r+0x11ee>
  405a6a:	aa23      	add	r2, sp, #140	; 0x8c
  405a6c:	4621      	mov	r1, r4
  405a6e:	4658      	mov	r0, fp
  405a70:	f002 fbe6 	bl	408240 <__ssprint_r>
  405a74:	2800      	cmp	r0, #0
  405a76:	f47e afea 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405a7a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405a7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a7e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405a82:	e7e4      	b.n	405a4e <_svfprintf_r+0x11f2>
  405a84:	9a07      	ldr	r2, [sp, #28]
  405a86:	f7ff ba38 	b.w	404efa <_svfprintf_r+0x69e>
  405a8a:	9a07      	ldr	r2, [sp, #28]
  405a8c:	e590      	b.n	4055b0 <_svfprintf_r+0xd54>
  405a8e:	9b07      	ldr	r3, [sp, #28]
  405a90:	f043 0320 	orr.w	r3, r3, #32
  405a94:	9307      	str	r3, [sp, #28]
  405a96:	f108 0801 	add.w	r8, r8, #1
  405a9a:	f898 3000 	ldrb.w	r3, [r8]
  405a9e:	f7fe bf36 	b.w	40490e <_svfprintf_r+0xb2>
  405aa2:	aa23      	add	r2, sp, #140	; 0x8c
  405aa4:	9909      	ldr	r1, [sp, #36]	; 0x24
  405aa6:	980a      	ldr	r0, [sp, #40]	; 0x28
  405aa8:	f002 fbca 	bl	408240 <__ssprint_r>
  405aac:	2800      	cmp	r0, #0
  405aae:	f47e afce 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405ab2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405ab4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405ab8:	f7ff bbb6 	b.w	405228 <_svfprintf_r+0x9cc>
  405abc:	2140      	movs	r1, #64	; 0x40
  405abe:	980a      	ldr	r0, [sp, #40]	; 0x28
  405ac0:	f001 fb38 	bl	407134 <_malloc_r>
  405ac4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ac6:	6010      	str	r0, [r2, #0]
  405ac8:	6110      	str	r0, [r2, #16]
  405aca:	2800      	cmp	r0, #0
  405acc:	f000 81e5 	beq.w	405e9a <_svfprintf_r+0x163e>
  405ad0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ad2:	2340      	movs	r3, #64	; 0x40
  405ad4:	6153      	str	r3, [r2, #20]
  405ad6:	f7fe bed8 	b.w	40488a <_svfprintf_r+0x2e>
  405ada:	a821      	add	r0, sp, #132	; 0x84
  405adc:	a91e      	add	r1, sp, #120	; 0x78
  405ade:	9004      	str	r0, [sp, #16]
  405ae0:	9103      	str	r1, [sp, #12]
  405ae2:	a81d      	add	r0, sp, #116	; 0x74
  405ae4:	2103      	movs	r1, #3
  405ae6:	9002      	str	r0, [sp, #8]
  405ae8:	9a08      	ldr	r2, [sp, #32]
  405aea:	f8cd b004 	str.w	fp, [sp, #4]
  405aee:	463b      	mov	r3, r7
  405af0:	9100      	str	r1, [sp, #0]
  405af2:	980a      	ldr	r0, [sp, #40]	; 0x28
  405af4:	f000 faa4 	bl	406040 <_dtoa_r>
  405af8:	465d      	mov	r5, fp
  405afa:	4606      	mov	r6, r0
  405afc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405afe:	2b46      	cmp	r3, #70	; 0x46
  405b00:	eb06 0405 	add.w	r4, r6, r5
  405b04:	f47f aeb6 	bne.w	405874 <_svfprintf_r+0x1018>
  405b08:	7833      	ldrb	r3, [r6, #0]
  405b0a:	2b30      	cmp	r3, #48	; 0x30
  405b0c:	f000 817c 	beq.w	405e08 <_svfprintf_r+0x15ac>
  405b10:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405b12:	442c      	add	r4, r5
  405b14:	e6ae      	b.n	405874 <_svfprintf_r+0x1018>
  405b16:	aa23      	add	r2, sp, #140	; 0x8c
  405b18:	9909      	ldr	r1, [sp, #36]	; 0x24
  405b1a:	980a      	ldr	r0, [sp, #40]	; 0x28
  405b1c:	f002 fb90 	bl	408240 <__ssprint_r>
  405b20:	2800      	cmp	r0, #0
  405b22:	f47e af94 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405b26:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405b28:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b2a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405b2e:	e766      	b.n	4059fe <_svfprintf_r+0x11a2>
  405b30:	f1bb 0f00 	cmp.w	fp, #0
  405b34:	bf08      	it	eq
  405b36:	f04f 0b01 	moveq.w	fp, #1
  405b3a:	e667      	b.n	40580c <_svfprintf_r+0xfb0>
  405b3c:	970e      	str	r7, [sp, #56]	; 0x38
  405b3e:	4617      	mov	r7, r2
  405b40:	e55e      	b.n	405600 <_svfprintf_r+0xda4>
  405b42:	4630      	mov	r0, r6
  405b44:	f7fe fe1c 	bl	404780 <strlen>
  405b48:	46a3      	mov	fp, r4
  405b4a:	4603      	mov	r3, r0
  405b4c:	900d      	str	r0, [sp, #52]	; 0x34
  405b4e:	f7ff baf4 	b.w	40513a <_svfprintf_r+0x8de>
  405b52:	aa23      	add	r2, sp, #140	; 0x8c
  405b54:	9909      	ldr	r1, [sp, #36]	; 0x24
  405b56:	980a      	ldr	r0, [sp, #40]	; 0x28
  405b58:	f002 fb72 	bl	408240 <__ssprint_r>
  405b5c:	2800      	cmp	r0, #0
  405b5e:	f47e af76 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405b62:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b64:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b66:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405b6a:	9912      	ldr	r1, [sp, #72]	; 0x48
  405b6c:	f8c9 6000 	str.w	r6, [r9]
  405b70:	3301      	adds	r3, #1
  405b72:	440c      	add	r4, r1
  405b74:	2b07      	cmp	r3, #7
  405b76:	9425      	str	r4, [sp, #148]	; 0x94
  405b78:	9324      	str	r3, [sp, #144]	; 0x90
  405b7a:	f8c9 1004 	str.w	r1, [r9, #4]
  405b7e:	f77f a8fb 	ble.w	404d78 <_svfprintf_r+0x51c>
  405b82:	e411      	b.n	4053a8 <_svfprintf_r+0xb4c>
  405b84:	272d      	movs	r7, #45	; 0x2d
  405b86:	9308      	str	r3, [sp, #32]
  405b88:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405b8a:	9307      	str	r3, [sp, #28]
  405b8c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405b90:	f04f 0b00 	mov.w	fp, #0
  405b94:	f7ff b829 	b.w	404bea <_svfprintf_r+0x38e>
  405b98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405b9a:	1cdd      	adds	r5, r3, #3
  405b9c:	db1e      	blt.n	405bdc <_svfprintf_r+0x1380>
  405b9e:	459b      	cmp	fp, r3
  405ba0:	db1c      	blt.n	405bdc <_svfprintf_r+0x1380>
  405ba2:	9313      	str	r3, [sp, #76]	; 0x4c
  405ba4:	e689      	b.n	4058ba <_svfprintf_r+0x105e>
  405ba6:	4623      	mov	r3, r4
  405ba8:	e677      	b.n	40589a <_svfprintf_r+0x103e>
  405baa:	aa23      	add	r2, sp, #140	; 0x8c
  405bac:	9909      	ldr	r1, [sp, #36]	; 0x24
  405bae:	980a      	ldr	r0, [sp, #40]	; 0x28
  405bb0:	f002 fb46 	bl	408240 <__ssprint_r>
  405bb4:	2800      	cmp	r0, #0
  405bb6:	f47e af4a 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405bba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405bbc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405bc0:	e459      	b.n	405476 <_svfprintf_r+0xc1a>
  405bc2:	4614      	mov	r4, r2
  405bc4:	3301      	adds	r3, #1
  405bc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405bc8:	9324      	str	r3, [sp, #144]	; 0x90
  405bca:	442c      	add	r4, r5
  405bcc:	2b07      	cmp	r3, #7
  405bce:	9425      	str	r4, [sp, #148]	; 0x94
  405bd0:	e889 0024 	stmia.w	r9, {r2, r5}
  405bd4:	dcbd      	bgt.n	405b52 <_svfprintf_r+0x12f6>
  405bd6:	f109 0908 	add.w	r9, r9, #8
  405bda:	e7c6      	b.n	405b6a <_svfprintf_r+0x130e>
  405bdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405bde:	3a02      	subs	r2, #2
  405be0:	9211      	str	r2, [sp, #68]	; 0x44
  405be2:	3b01      	subs	r3, #1
  405be4:	2b00      	cmp	r3, #0
  405be6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  405bea:	931d      	str	r3, [sp, #116]	; 0x74
  405bec:	bfb8      	it	lt
  405bee:	425b      	neglt	r3, r3
  405bf0:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  405bf4:	bfb4      	ite	lt
  405bf6:	222d      	movlt	r2, #45	; 0x2d
  405bf8:	222b      	movge	r2, #43	; 0x2b
  405bfa:	2b09      	cmp	r3, #9
  405bfc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405c00:	f340 80f1 	ble.w	405de6 <_svfprintf_r+0x158a>
  405c04:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  405c08:	4604      	mov	r4, r0
  405c0a:	4a2d      	ldr	r2, [pc, #180]	; (405cc0 <_svfprintf_r+0x1464>)
  405c0c:	fb82 2103 	smull	r2, r1, r2, r3
  405c10:	17da      	asrs	r2, r3, #31
  405c12:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  405c16:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  405c1a:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  405c1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
  405c22:	2a09      	cmp	r2, #9
  405c24:	4613      	mov	r3, r2
  405c26:	f804 1d01 	strb.w	r1, [r4, #-1]!
  405c2a:	dcee      	bgt.n	405c0a <_svfprintf_r+0x13ae>
  405c2c:	4621      	mov	r1, r4
  405c2e:	3330      	adds	r3, #48	; 0x30
  405c30:	b2da      	uxtb	r2, r3
  405c32:	f801 2d01 	strb.w	r2, [r1, #-1]!
  405c36:	4288      	cmp	r0, r1
  405c38:	f240 813a 	bls.w	405eb0 <_svfprintf_r+0x1654>
  405c3c:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  405c40:	4623      	mov	r3, r4
  405c42:	e001      	b.n	405c48 <_svfprintf_r+0x13ec>
  405c44:	f813 2b01 	ldrb.w	r2, [r3], #1
  405c48:	f801 2b01 	strb.w	r2, [r1], #1
  405c4c:	4298      	cmp	r0, r3
  405c4e:	d1f9      	bne.n	405c44 <_svfprintf_r+0x13e8>
  405c50:	1c43      	adds	r3, r0, #1
  405c52:	1b1b      	subs	r3, r3, r4
  405c54:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405c58:	4413      	add	r3, r2
  405c5a:	aa1f      	add	r2, sp, #124	; 0x7c
  405c5c:	1a9b      	subs	r3, r3, r2
  405c5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405c60:	9319      	str	r3, [sp, #100]	; 0x64
  405c62:	2a01      	cmp	r2, #1
  405c64:	4413      	add	r3, r2
  405c66:	930d      	str	r3, [sp, #52]	; 0x34
  405c68:	f340 80ea 	ble.w	405e40 <_svfprintf_r+0x15e4>
  405c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405c6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405c70:	4413      	add	r3, r2
  405c72:	2200      	movs	r2, #0
  405c74:	930d      	str	r3, [sp, #52]	; 0x34
  405c76:	9213      	str	r2, [sp, #76]	; 0x4c
  405c78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405c7c:	e62b      	b.n	4058d6 <_svfprintf_r+0x107a>
  405c7e:	aa23      	add	r2, sp, #140	; 0x8c
  405c80:	9909      	ldr	r1, [sp, #36]	; 0x24
  405c82:	980a      	ldr	r0, [sp, #40]	; 0x28
  405c84:	f002 fadc 	bl	408240 <__ssprint_r>
  405c88:	2800      	cmp	r0, #0
  405c8a:	f47e aee0 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405c8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405c90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405c92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405c96:	e4f6      	b.n	405686 <_svfprintf_r+0xe2a>
  405c98:	2d06      	cmp	r5, #6
  405c9a:	462b      	mov	r3, r5
  405c9c:	bf28      	it	cs
  405c9e:	2306      	movcs	r3, #6
  405ca0:	930d      	str	r3, [sp, #52]	; 0x34
  405ca2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405ca6:	46b3      	mov	fp, r6
  405ca8:	970e      	str	r7, [sp, #56]	; 0x38
  405caa:	9613      	str	r6, [sp, #76]	; 0x4c
  405cac:	4637      	mov	r7, r6
  405cae:	9308      	str	r3, [sp, #32]
  405cb0:	4e04      	ldr	r6, [pc, #16]	; (405cc4 <_svfprintf_r+0x1468>)
  405cb2:	f7fe bf99 	b.w	404be8 <_svfprintf_r+0x38c>
  405cb6:	bf00      	nop
  405cb8:	00408b64 	.word	0x00408b64
  405cbc:	00408b14 	.word	0x00408b14
  405cc0:	66666667 	.word	0x66666667
  405cc4:	00408b5c 	.word	0x00408b5c
  405cc8:	aa23      	add	r2, sp, #140	; 0x8c
  405cca:	9909      	ldr	r1, [sp, #36]	; 0x24
  405ccc:	980a      	ldr	r0, [sp, #40]	; 0x28
  405cce:	f002 fab7 	bl	408240 <__ssprint_r>
  405cd2:	2800      	cmp	r0, #0
  405cd4:	f47e aebb 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405cd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405cda:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405cdc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405cde:	1ad3      	subs	r3, r2, r3
  405ce0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405ce4:	e4e7      	b.n	4056b6 <_svfprintf_r+0xe5a>
  405ce6:	f04f 0b06 	mov.w	fp, #6
  405cea:	e58f      	b.n	40580c <_svfprintf_r+0xfb0>
  405cec:	a821      	add	r0, sp, #132	; 0x84
  405cee:	a91e      	add	r1, sp, #120	; 0x78
  405cf0:	9004      	str	r0, [sp, #16]
  405cf2:	9103      	str	r1, [sp, #12]
  405cf4:	a81d      	add	r0, sp, #116	; 0x74
  405cf6:	2103      	movs	r1, #3
  405cf8:	9002      	str	r0, [sp, #8]
  405cfa:	9a08      	ldr	r2, [sp, #32]
  405cfc:	f8cd b004 	str.w	fp, [sp, #4]
  405d00:	463b      	mov	r3, r7
  405d02:	9100      	str	r1, [sp, #0]
  405d04:	980a      	ldr	r0, [sp, #40]	; 0x28
  405d06:	f000 f99b 	bl	406040 <_dtoa_r>
  405d0a:	465d      	mov	r5, fp
  405d0c:	4606      	mov	r6, r0
  405d0e:	eb00 040b 	add.w	r4, r0, fp
  405d12:	e6f9      	b.n	405b08 <_svfprintf_r+0x12ac>
  405d14:	9307      	str	r3, [sp, #28]
  405d16:	f7ff b959 	b.w	404fcc <_svfprintf_r+0x770>
  405d1a:	272d      	movs	r7, #45	; 0x2d
  405d1c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405d20:	f7ff b8b2 	b.w	404e88 <_svfprintf_r+0x62c>
  405d24:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405d26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405d28:	4413      	add	r3, r2
  405d2a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405d2c:	930d      	str	r3, [sp, #52]	; 0x34
  405d2e:	2a00      	cmp	r2, #0
  405d30:	dd7e      	ble.n	405e30 <_svfprintf_r+0x15d4>
  405d32:	2267      	movs	r2, #103	; 0x67
  405d34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405d38:	9211      	str	r2, [sp, #68]	; 0x44
  405d3a:	e5cc      	b.n	4058d6 <_svfprintf_r+0x107a>
  405d3c:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  405d40:	970e      	str	r7, [sp, #56]	; 0x38
  405d42:	9308      	str	r3, [sp, #32]
  405d44:	950d      	str	r5, [sp, #52]	; 0x34
  405d46:	4683      	mov	fp, r0
  405d48:	9013      	str	r0, [sp, #76]	; 0x4c
  405d4a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405d4e:	f7fe bf4b 	b.w	404be8 <_svfprintf_r+0x38c>
  405d52:	9b07      	ldr	r3, [sp, #28]
  405d54:	07db      	lsls	r3, r3, #31
  405d56:	465f      	mov	r7, fp
  405d58:	d505      	bpl.n	405d66 <_svfprintf_r+0x150a>
  405d5a:	ae40      	add	r6, sp, #256	; 0x100
  405d5c:	2330      	movs	r3, #48	; 0x30
  405d5e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  405d62:	f7fe bf37 	b.w	404bd4 <_svfprintf_r+0x378>
  405d66:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405d6a:	ae30      	add	r6, sp, #192	; 0xc0
  405d6c:	f7fe bf35 	b.w	404bda <_svfprintf_r+0x37e>
  405d70:	2b00      	cmp	r3, #0
  405d72:	dd7d      	ble.n	405e70 <_svfprintf_r+0x1614>
  405d74:	f1bb 0f00 	cmp.w	fp, #0
  405d78:	d13d      	bne.n	405df6 <_svfprintf_r+0x159a>
  405d7a:	9a07      	ldr	r2, [sp, #28]
  405d7c:	07d4      	lsls	r4, r2, #31
  405d7e:	d43a      	bmi.n	405df6 <_svfprintf_r+0x159a>
  405d80:	461a      	mov	r2, r3
  405d82:	920d      	str	r2, [sp, #52]	; 0x34
  405d84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405d88:	e5a5      	b.n	4058d6 <_svfprintf_r+0x107a>
  405d8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405d8c:	2b47      	cmp	r3, #71	; 0x47
  405d8e:	f47f ad70 	bne.w	405872 <_svfprintf_r+0x1016>
  405d92:	9b07      	ldr	r3, [sp, #28]
  405d94:	07db      	lsls	r3, r3, #31
  405d96:	f53f aeb1 	bmi.w	405afc <_svfprintf_r+0x12a0>
  405d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405d9c:	1b9b      	subs	r3, r3, r6
  405d9e:	9312      	str	r3, [sp, #72]	; 0x48
  405da0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405da2:	2b47      	cmp	r3, #71	; 0x47
  405da4:	f43f aef8 	beq.w	405b98 <_svfprintf_r+0x133c>
  405da8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405daa:	e71a      	b.n	405be2 <_svfprintf_r+0x1386>
  405dac:	aa23      	add	r2, sp, #140	; 0x8c
  405dae:	9909      	ldr	r1, [sp, #36]	; 0x24
  405db0:	980a      	ldr	r0, [sp, #40]	; 0x28
  405db2:	f002 fa45 	bl	408240 <__ssprint_r>
  405db6:	2800      	cmp	r0, #0
  405db8:	f47e ae49 	bne.w	404a4e <_svfprintf_r+0x1f2>
  405dbc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405dbe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405dc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405dc2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405dc6:	e631      	b.n	405a2c <_svfprintf_r+0x11d0>
  405dc8:	46a0      	mov	r8, r4
  405dca:	2500      	movs	r5, #0
  405dcc:	f7fe bda1 	b.w	404912 <_svfprintf_r+0xb6>
  405dd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405dd2:	e562      	b.n	40589a <_svfprintf_r+0x103e>
  405dd4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405dd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405dd8:	4413      	add	r3, r2
  405dda:	2267      	movs	r2, #103	; 0x67
  405ddc:	930d      	str	r3, [sp, #52]	; 0x34
  405dde:	9211      	str	r2, [sp, #68]	; 0x44
  405de0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405de4:	e577      	b.n	4058d6 <_svfprintf_r+0x107a>
  405de6:	3330      	adds	r3, #48	; 0x30
  405de8:	2230      	movs	r2, #48	; 0x30
  405dea:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405dee:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405df2:	ab20      	add	r3, sp, #128	; 0x80
  405df4:	e731      	b.n	405c5a <_svfprintf_r+0x13fe>
  405df6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405df8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405dfa:	189d      	adds	r5, r3, r2
  405dfc:	eb05 030b 	add.w	r3, r5, fp
  405e00:	930d      	str	r3, [sp, #52]	; 0x34
  405e02:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405e06:	e566      	b.n	4058d6 <_svfprintf_r+0x107a>
  405e08:	9808      	ldr	r0, [sp, #32]
  405e0a:	4639      	mov	r1, r7
  405e0c:	2200      	movs	r2, #0
  405e0e:	2300      	movs	r3, #0
  405e10:	f7fe fb02 	bl	404418 <__aeabi_dcmpeq>
  405e14:	2800      	cmp	r0, #0
  405e16:	f47f ae7b 	bne.w	405b10 <_svfprintf_r+0x12b4>
  405e1a:	f1c5 0501 	rsb	r5, r5, #1
  405e1e:	951d      	str	r5, [sp, #116]	; 0x74
  405e20:	442c      	add	r4, r5
  405e22:	e527      	b.n	405874 <_svfprintf_r+0x1018>
  405e24:	4e32      	ldr	r6, [pc, #200]	; (405ef0 <_svfprintf_r+0x1694>)
  405e26:	4b33      	ldr	r3, [pc, #204]	; (405ef4 <_svfprintf_r+0x1698>)
  405e28:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405e2c:	f7ff b82e 	b.w	404e8c <_svfprintf_r+0x630>
  405e30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405e32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405e34:	f1c3 0301 	rsb	r3, r3, #1
  405e38:	441a      	add	r2, r3
  405e3a:	4613      	mov	r3, r2
  405e3c:	920d      	str	r2, [sp, #52]	; 0x34
  405e3e:	e778      	b.n	405d32 <_svfprintf_r+0x14d6>
  405e40:	9b07      	ldr	r3, [sp, #28]
  405e42:	f013 0301 	ands.w	r3, r3, #1
  405e46:	f47f af11 	bne.w	405c6c <_svfprintf_r+0x1410>
  405e4a:	9313      	str	r3, [sp, #76]	; 0x4c
  405e4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405e52:	e540      	b.n	4058d6 <_svfprintf_r+0x107a>
  405e54:	980e      	ldr	r0, [sp, #56]	; 0x38
  405e56:	f898 3001 	ldrb.w	r3, [r8, #1]
  405e5a:	6805      	ldr	r5, [r0, #0]
  405e5c:	3004      	adds	r0, #4
  405e5e:	2d00      	cmp	r5, #0
  405e60:	900e      	str	r0, [sp, #56]	; 0x38
  405e62:	46a0      	mov	r8, r4
  405e64:	f6be ad53 	bge.w	40490e <_svfprintf_r+0xb2>
  405e68:	f04f 35ff 	mov.w	r5, #4294967295
  405e6c:	f7fe bd4f 	b.w	40490e <_svfprintf_r+0xb2>
  405e70:	f1bb 0f00 	cmp.w	fp, #0
  405e74:	d102      	bne.n	405e7c <_svfprintf_r+0x1620>
  405e76:	9b07      	ldr	r3, [sp, #28]
  405e78:	07d8      	lsls	r0, r3, #31
  405e7a:	d507      	bpl.n	405e8c <_svfprintf_r+0x1630>
  405e7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  405e7e:	1c5d      	adds	r5, r3, #1
  405e80:	eb05 030b 	add.w	r3, r5, fp
  405e84:	930d      	str	r3, [sp, #52]	; 0x34
  405e86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405e8a:	e524      	b.n	4058d6 <_svfprintf_r+0x107a>
  405e8c:	2301      	movs	r3, #1
  405e8e:	930d      	str	r3, [sp, #52]	; 0x34
  405e90:	e521      	b.n	4058d6 <_svfprintf_r+0x107a>
  405e92:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405e96:	f7ff b921 	b.w	4050dc <_svfprintf_r+0x880>
  405e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405e9c:	230c      	movs	r3, #12
  405e9e:	6013      	str	r3, [r2, #0]
  405ea0:	f04f 30ff 	mov.w	r0, #4294967295
  405ea4:	f7fe bddc 	b.w	404a60 <_svfprintf_r+0x204>
  405ea8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405eac:	f7ff b8f9 	b.w	4050a2 <_svfprintf_r+0x846>
  405eb0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405eb4:	e6d1      	b.n	405c5a <_svfprintf_r+0x13fe>
  405eb6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405eba:	f7fe bdd9 	b.w	404a70 <_svfprintf_r+0x214>
  405ebe:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405ec2:	f7ff b857 	b.w	404f74 <_svfprintf_r+0x718>
  405ec6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405eca:	f7ff b825 	b.w	404f18 <_svfprintf_r+0x6bc>
  405ece:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405ed2:	f7ff b94c 	b.w	40516e <_svfprintf_r+0x912>
  405ed6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405eda:	f7fe bff3 	b.w	404ec4 <_svfprintf_r+0x668>
  405ede:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405ee2:	f7fe bfa3 	b.w	404e2c <_svfprintf_r+0x5d0>
  405ee6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405eea:	f7fe be33 	b.w	404b54 <_svfprintf_r+0x2f8>
  405eee:	bf00      	nop
  405ef0:	00408b30 	.word	0x00408b30
  405ef4:	00408b2c 	.word	0x00408b2c

00405ef8 <register_fini>:
  405ef8:	4b02      	ldr	r3, [pc, #8]	; (405f04 <register_fini+0xc>)
  405efa:	b113      	cbz	r3, 405f02 <register_fini+0xa>
  405efc:	4802      	ldr	r0, [pc, #8]	; (405f08 <register_fini+0x10>)
  405efe:	f000 b805 	b.w	405f0c <atexit>
  405f02:	4770      	bx	lr
  405f04:	00000000 	.word	0x00000000
  405f08:	00406e99 	.word	0x00406e99

00405f0c <atexit>:
  405f0c:	2300      	movs	r3, #0
  405f0e:	4601      	mov	r1, r0
  405f10:	461a      	mov	r2, r3
  405f12:	4618      	mov	r0, r3
  405f14:	f002 ba14 	b.w	408340 <__register_exitproc>

00405f18 <quorem>:
  405f18:	6902      	ldr	r2, [r0, #16]
  405f1a:	690b      	ldr	r3, [r1, #16]
  405f1c:	4293      	cmp	r3, r2
  405f1e:	f300 808d 	bgt.w	40603c <quorem+0x124>
  405f22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405f26:	f103 38ff 	add.w	r8, r3, #4294967295
  405f2a:	f101 0714 	add.w	r7, r1, #20
  405f2e:	f100 0b14 	add.w	fp, r0, #20
  405f32:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405f36:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405f3a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405f3e:	b083      	sub	sp, #12
  405f40:	3201      	adds	r2, #1
  405f42:	fbb3 f9f2 	udiv	r9, r3, r2
  405f46:	eb0b 0304 	add.w	r3, fp, r4
  405f4a:	9400      	str	r4, [sp, #0]
  405f4c:	eb07 0a04 	add.w	sl, r7, r4
  405f50:	9301      	str	r3, [sp, #4]
  405f52:	f1b9 0f00 	cmp.w	r9, #0
  405f56:	d039      	beq.n	405fcc <quorem+0xb4>
  405f58:	2500      	movs	r5, #0
  405f5a:	46bc      	mov	ip, r7
  405f5c:	46de      	mov	lr, fp
  405f5e:	462b      	mov	r3, r5
  405f60:	f85c 6b04 	ldr.w	r6, [ip], #4
  405f64:	f8de 2000 	ldr.w	r2, [lr]
  405f68:	b2b4      	uxth	r4, r6
  405f6a:	fb09 5504 	mla	r5, r9, r4, r5
  405f6e:	0c36      	lsrs	r6, r6, #16
  405f70:	0c2c      	lsrs	r4, r5, #16
  405f72:	fb09 4406 	mla	r4, r9, r6, r4
  405f76:	b2ad      	uxth	r5, r5
  405f78:	1b5b      	subs	r3, r3, r5
  405f7a:	b2a6      	uxth	r6, r4
  405f7c:	fa13 f382 	uxtah	r3, r3, r2
  405f80:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  405f84:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405f88:	b29b      	uxth	r3, r3
  405f8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405f8e:	45e2      	cmp	sl, ip
  405f90:	f84e 3b04 	str.w	r3, [lr], #4
  405f94:	ea4f 4514 	mov.w	r5, r4, lsr #16
  405f98:	ea4f 4326 	mov.w	r3, r6, asr #16
  405f9c:	d2e0      	bcs.n	405f60 <quorem+0x48>
  405f9e:	9b00      	ldr	r3, [sp, #0]
  405fa0:	f85b 3003 	ldr.w	r3, [fp, r3]
  405fa4:	b993      	cbnz	r3, 405fcc <quorem+0xb4>
  405fa6:	9c01      	ldr	r4, [sp, #4]
  405fa8:	1f23      	subs	r3, r4, #4
  405faa:	459b      	cmp	fp, r3
  405fac:	d20c      	bcs.n	405fc8 <quorem+0xb0>
  405fae:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405fb2:	b94b      	cbnz	r3, 405fc8 <quorem+0xb0>
  405fb4:	f1a4 0308 	sub.w	r3, r4, #8
  405fb8:	e002      	b.n	405fc0 <quorem+0xa8>
  405fba:	681a      	ldr	r2, [r3, #0]
  405fbc:	3b04      	subs	r3, #4
  405fbe:	b91a      	cbnz	r2, 405fc8 <quorem+0xb0>
  405fc0:	459b      	cmp	fp, r3
  405fc2:	f108 38ff 	add.w	r8, r8, #4294967295
  405fc6:	d3f8      	bcc.n	405fba <quorem+0xa2>
  405fc8:	f8c0 8010 	str.w	r8, [r0, #16]
  405fcc:	4604      	mov	r4, r0
  405fce:	f001 fe2f 	bl	407c30 <__mcmp>
  405fd2:	2800      	cmp	r0, #0
  405fd4:	db2e      	blt.n	406034 <quorem+0x11c>
  405fd6:	f109 0901 	add.w	r9, r9, #1
  405fda:	465d      	mov	r5, fp
  405fdc:	2300      	movs	r3, #0
  405fde:	f857 1b04 	ldr.w	r1, [r7], #4
  405fe2:	6828      	ldr	r0, [r5, #0]
  405fe4:	b28a      	uxth	r2, r1
  405fe6:	1a9a      	subs	r2, r3, r2
  405fe8:	0c09      	lsrs	r1, r1, #16
  405fea:	fa12 f280 	uxtah	r2, r2, r0
  405fee:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  405ff2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405ff6:	b291      	uxth	r1, r2
  405ff8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405ffc:	45ba      	cmp	sl, r7
  405ffe:	f845 1b04 	str.w	r1, [r5], #4
  406002:	ea4f 4323 	mov.w	r3, r3, asr #16
  406006:	d2ea      	bcs.n	405fde <quorem+0xc6>
  406008:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40600c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406010:	b982      	cbnz	r2, 406034 <quorem+0x11c>
  406012:	1f1a      	subs	r2, r3, #4
  406014:	4593      	cmp	fp, r2
  406016:	d20b      	bcs.n	406030 <quorem+0x118>
  406018:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40601c:	b942      	cbnz	r2, 406030 <quorem+0x118>
  40601e:	3b08      	subs	r3, #8
  406020:	e002      	b.n	406028 <quorem+0x110>
  406022:	681a      	ldr	r2, [r3, #0]
  406024:	3b04      	subs	r3, #4
  406026:	b91a      	cbnz	r2, 406030 <quorem+0x118>
  406028:	459b      	cmp	fp, r3
  40602a:	f108 38ff 	add.w	r8, r8, #4294967295
  40602e:	d3f8      	bcc.n	406022 <quorem+0x10a>
  406030:	f8c4 8010 	str.w	r8, [r4, #16]
  406034:	4648      	mov	r0, r9
  406036:	b003      	add	sp, #12
  406038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40603c:	2000      	movs	r0, #0
  40603e:	4770      	bx	lr

00406040 <_dtoa_r>:
  406040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406044:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406046:	b097      	sub	sp, #92	; 0x5c
  406048:	4681      	mov	r9, r0
  40604a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  40604c:	4692      	mov	sl, r2
  40604e:	469b      	mov	fp, r3
  406050:	b149      	cbz	r1, 406066 <_dtoa_r+0x26>
  406052:	6c42      	ldr	r2, [r0, #68]	; 0x44
  406054:	604a      	str	r2, [r1, #4]
  406056:	2301      	movs	r3, #1
  406058:	4093      	lsls	r3, r2
  40605a:	608b      	str	r3, [r1, #8]
  40605c:	f001 fc06 	bl	40786c <_Bfree>
  406060:	2300      	movs	r3, #0
  406062:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  406066:	f1bb 0f00 	cmp.w	fp, #0
  40606a:	46d8      	mov	r8, fp
  40606c:	db33      	blt.n	4060d6 <_dtoa_r+0x96>
  40606e:	2300      	movs	r3, #0
  406070:	6023      	str	r3, [r4, #0]
  406072:	4ba5      	ldr	r3, [pc, #660]	; (406308 <_dtoa_r+0x2c8>)
  406074:	461a      	mov	r2, r3
  406076:	ea08 0303 	and.w	r3, r8, r3
  40607a:	4293      	cmp	r3, r2
  40607c:	d014      	beq.n	4060a8 <_dtoa_r+0x68>
  40607e:	4650      	mov	r0, sl
  406080:	4659      	mov	r1, fp
  406082:	2200      	movs	r2, #0
  406084:	2300      	movs	r3, #0
  406086:	f7fe f9c7 	bl	404418 <__aeabi_dcmpeq>
  40608a:	4605      	mov	r5, r0
  40608c:	b348      	cbz	r0, 4060e2 <_dtoa_r+0xa2>
  40608e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406090:	2301      	movs	r3, #1
  406092:	6013      	str	r3, [r2, #0]
  406094:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406096:	2b00      	cmp	r3, #0
  406098:	f000 80c5 	beq.w	406226 <_dtoa_r+0x1e6>
  40609c:	489b      	ldr	r0, [pc, #620]	; (40630c <_dtoa_r+0x2cc>)
  40609e:	6018      	str	r0, [r3, #0]
  4060a0:	3801      	subs	r0, #1
  4060a2:	b017      	add	sp, #92	; 0x5c
  4060a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4060aa:	f242 730f 	movw	r3, #9999	; 0x270f
  4060ae:	6013      	str	r3, [r2, #0]
  4060b0:	f1ba 0f00 	cmp.w	sl, #0
  4060b4:	f000 80a2 	beq.w	4061fc <_dtoa_r+0x1bc>
  4060b8:	4895      	ldr	r0, [pc, #596]	; (406310 <_dtoa_r+0x2d0>)
  4060ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4060bc:	2b00      	cmp	r3, #0
  4060be:	d0f0      	beq.n	4060a2 <_dtoa_r+0x62>
  4060c0:	78c3      	ldrb	r3, [r0, #3]
  4060c2:	2b00      	cmp	r3, #0
  4060c4:	f000 80b1 	beq.w	40622a <_dtoa_r+0x1ea>
  4060c8:	f100 0308 	add.w	r3, r0, #8
  4060cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4060ce:	6013      	str	r3, [r2, #0]
  4060d0:	b017      	add	sp, #92	; 0x5c
  4060d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060d6:	2301      	movs	r3, #1
  4060d8:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  4060dc:	6023      	str	r3, [r4, #0]
  4060de:	46c3      	mov	fp, r8
  4060e0:	e7c7      	b.n	406072 <_dtoa_r+0x32>
  4060e2:	aa14      	add	r2, sp, #80	; 0x50
  4060e4:	ab15      	add	r3, sp, #84	; 0x54
  4060e6:	9201      	str	r2, [sp, #4]
  4060e8:	9300      	str	r3, [sp, #0]
  4060ea:	4652      	mov	r2, sl
  4060ec:	465b      	mov	r3, fp
  4060ee:	4648      	mov	r0, r9
  4060f0:	f001 fe48 	bl	407d84 <__d2b>
  4060f4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4060f8:	9008      	str	r0, [sp, #32]
  4060fa:	f040 8088 	bne.w	40620e <_dtoa_r+0x1ce>
  4060fe:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406100:	9c15      	ldr	r4, [sp, #84]	; 0x54
  406102:	442c      	add	r4, r5
  406104:	f204 4332 	addw	r3, r4, #1074	; 0x432
  406108:	2b20      	cmp	r3, #32
  40610a:	f340 8291 	ble.w	406630 <_dtoa_r+0x5f0>
  40610e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  406112:	f204 4012 	addw	r0, r4, #1042	; 0x412
  406116:	fa08 f803 	lsl.w	r8, r8, r3
  40611a:	fa2a f000 	lsr.w	r0, sl, r0
  40611e:	ea40 0008 	orr.w	r0, r0, r8
  406122:	f7fd fe9b 	bl	403e5c <__aeabi_ui2d>
  406126:	2301      	movs	r3, #1
  406128:	3c01      	subs	r4, #1
  40612a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40612e:	9310      	str	r3, [sp, #64]	; 0x40
  406130:	2200      	movs	r2, #0
  406132:	4b78      	ldr	r3, [pc, #480]	; (406314 <_dtoa_r+0x2d4>)
  406134:	f7fd fd54 	bl	403be0 <__aeabi_dsub>
  406138:	a36d      	add	r3, pc, #436	; (adr r3, 4062f0 <_dtoa_r+0x2b0>)
  40613a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40613e:	f7fd ff03 	bl	403f48 <__aeabi_dmul>
  406142:	a36d      	add	r3, pc, #436	; (adr r3, 4062f8 <_dtoa_r+0x2b8>)
  406144:	e9d3 2300 	ldrd	r2, r3, [r3]
  406148:	f7fd fd4c 	bl	403be4 <__adddf3>
  40614c:	4606      	mov	r6, r0
  40614e:	4620      	mov	r0, r4
  406150:	460f      	mov	r7, r1
  406152:	f7fd fe93 	bl	403e7c <__aeabi_i2d>
  406156:	a36a      	add	r3, pc, #424	; (adr r3, 406300 <_dtoa_r+0x2c0>)
  406158:	e9d3 2300 	ldrd	r2, r3, [r3]
  40615c:	f7fd fef4 	bl	403f48 <__aeabi_dmul>
  406160:	4602      	mov	r2, r0
  406162:	460b      	mov	r3, r1
  406164:	4630      	mov	r0, r6
  406166:	4639      	mov	r1, r7
  406168:	f7fd fd3c 	bl	403be4 <__adddf3>
  40616c:	4606      	mov	r6, r0
  40616e:	460f      	mov	r7, r1
  406170:	f7fe f99a 	bl	4044a8 <__aeabi_d2iz>
  406174:	2200      	movs	r2, #0
  406176:	9004      	str	r0, [sp, #16]
  406178:	2300      	movs	r3, #0
  40617a:	4630      	mov	r0, r6
  40617c:	4639      	mov	r1, r7
  40617e:	f7fe f955 	bl	40442c <__aeabi_dcmplt>
  406182:	2800      	cmp	r0, #0
  406184:	f040 8230 	bne.w	4065e8 <_dtoa_r+0x5a8>
  406188:	9e04      	ldr	r6, [sp, #16]
  40618a:	2e16      	cmp	r6, #22
  40618c:	f200 8229 	bhi.w	4065e2 <_dtoa_r+0x5a2>
  406190:	4b61      	ldr	r3, [pc, #388]	; (406318 <_dtoa_r+0x2d8>)
  406192:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  406196:	e9d3 0100 	ldrd	r0, r1, [r3]
  40619a:	4652      	mov	r2, sl
  40619c:	465b      	mov	r3, fp
  40619e:	f7fe f963 	bl	404468 <__aeabi_dcmpgt>
  4061a2:	2800      	cmp	r0, #0
  4061a4:	f000 8249 	beq.w	40663a <_dtoa_r+0x5fa>
  4061a8:	1e73      	subs	r3, r6, #1
  4061aa:	9304      	str	r3, [sp, #16]
  4061ac:	2300      	movs	r3, #0
  4061ae:	930c      	str	r3, [sp, #48]	; 0x30
  4061b0:	1b2c      	subs	r4, r5, r4
  4061b2:	1e63      	subs	r3, r4, #1
  4061b4:	9302      	str	r3, [sp, #8]
  4061b6:	f100 8232 	bmi.w	40661e <_dtoa_r+0x5de>
  4061ba:	2300      	movs	r3, #0
  4061bc:	9305      	str	r3, [sp, #20]
  4061be:	9b04      	ldr	r3, [sp, #16]
  4061c0:	2b00      	cmp	r3, #0
  4061c2:	f2c0 8223 	blt.w	40660c <_dtoa_r+0x5cc>
  4061c6:	9a02      	ldr	r2, [sp, #8]
  4061c8:	930b      	str	r3, [sp, #44]	; 0x2c
  4061ca:	4611      	mov	r1, r2
  4061cc:	4419      	add	r1, r3
  4061ce:	2300      	movs	r3, #0
  4061d0:	9102      	str	r1, [sp, #8]
  4061d2:	930a      	str	r3, [sp, #40]	; 0x28
  4061d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4061d6:	2b09      	cmp	r3, #9
  4061d8:	d829      	bhi.n	40622e <_dtoa_r+0x1ee>
  4061da:	2b05      	cmp	r3, #5
  4061dc:	f340 8658 	ble.w	406e90 <_dtoa_r+0xe50>
  4061e0:	3b04      	subs	r3, #4
  4061e2:	9320      	str	r3, [sp, #128]	; 0x80
  4061e4:	2500      	movs	r5, #0
  4061e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4061e8:	3b02      	subs	r3, #2
  4061ea:	2b03      	cmp	r3, #3
  4061ec:	f200 8635 	bhi.w	406e5a <_dtoa_r+0xe1a>
  4061f0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4061f4:	0228032c 	.word	0x0228032c
  4061f8:	04590337 	.word	0x04590337
  4061fc:	4b44      	ldr	r3, [pc, #272]	; (406310 <_dtoa_r+0x2d0>)
  4061fe:	4a47      	ldr	r2, [pc, #284]	; (40631c <_dtoa_r+0x2dc>)
  406200:	f3c8 0013 	ubfx	r0, r8, #0, #20
  406204:	2800      	cmp	r0, #0
  406206:	bf14      	ite	ne
  406208:	4618      	movne	r0, r3
  40620a:	4610      	moveq	r0, r2
  40620c:	e755      	b.n	4060ba <_dtoa_r+0x7a>
  40620e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406212:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406216:	9510      	str	r5, [sp, #64]	; 0x40
  406218:	4650      	mov	r0, sl
  40621a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40621e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406222:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406224:	e784      	b.n	406130 <_dtoa_r+0xf0>
  406226:	483e      	ldr	r0, [pc, #248]	; (406320 <_dtoa_r+0x2e0>)
  406228:	e73b      	b.n	4060a2 <_dtoa_r+0x62>
  40622a:	1cc3      	adds	r3, r0, #3
  40622c:	e74e      	b.n	4060cc <_dtoa_r+0x8c>
  40622e:	2100      	movs	r1, #0
  406230:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406234:	4648      	mov	r0, r9
  406236:	9120      	str	r1, [sp, #128]	; 0x80
  406238:	f001 faf2 	bl	407820 <_Balloc>
  40623c:	f04f 33ff 	mov.w	r3, #4294967295
  406240:	9306      	str	r3, [sp, #24]
  406242:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406244:	930d      	str	r3, [sp, #52]	; 0x34
  406246:	2301      	movs	r3, #1
  406248:	9007      	str	r0, [sp, #28]
  40624a:	9221      	str	r2, [sp, #132]	; 0x84
  40624c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406250:	9309      	str	r3, [sp, #36]	; 0x24
  406252:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406254:	2b00      	cmp	r3, #0
  406256:	f2c0 80d1 	blt.w	4063fc <_dtoa_r+0x3bc>
  40625a:	9a04      	ldr	r2, [sp, #16]
  40625c:	2a0e      	cmp	r2, #14
  40625e:	f300 80cd 	bgt.w	4063fc <_dtoa_r+0x3bc>
  406262:	4b2d      	ldr	r3, [pc, #180]	; (406318 <_dtoa_r+0x2d8>)
  406264:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406268:	e9d3 3400 	ldrd	r3, r4, [r3]
  40626c:	e9cd 3402 	strd	r3, r4, [sp, #8]
  406270:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406272:	2b00      	cmp	r3, #0
  406274:	f2c0 8300 	blt.w	406878 <_dtoa_r+0x838>
  406278:	4656      	mov	r6, sl
  40627a:	465f      	mov	r7, fp
  40627c:	4650      	mov	r0, sl
  40627e:	4659      	mov	r1, fp
  406280:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  406284:	4652      	mov	r2, sl
  406286:	465b      	mov	r3, fp
  406288:	f7fd ff88 	bl	40419c <__aeabi_ddiv>
  40628c:	f7fe f90c 	bl	4044a8 <__aeabi_d2iz>
  406290:	4604      	mov	r4, r0
  406292:	f7fd fdf3 	bl	403e7c <__aeabi_i2d>
  406296:	4652      	mov	r2, sl
  406298:	465b      	mov	r3, fp
  40629a:	f7fd fe55 	bl	403f48 <__aeabi_dmul>
  40629e:	460b      	mov	r3, r1
  4062a0:	4602      	mov	r2, r0
  4062a2:	4639      	mov	r1, r7
  4062a4:	4630      	mov	r0, r6
  4062a6:	f7fd fc9b 	bl	403be0 <__aeabi_dsub>
  4062aa:	9d07      	ldr	r5, [sp, #28]
  4062ac:	f104 0330 	add.w	r3, r4, #48	; 0x30
  4062b0:	702b      	strb	r3, [r5, #0]
  4062b2:	9b06      	ldr	r3, [sp, #24]
  4062b4:	2b01      	cmp	r3, #1
  4062b6:	4606      	mov	r6, r0
  4062b8:	460f      	mov	r7, r1
  4062ba:	f105 0501 	add.w	r5, r5, #1
  4062be:	d062      	beq.n	406386 <_dtoa_r+0x346>
  4062c0:	2200      	movs	r2, #0
  4062c2:	4b18      	ldr	r3, [pc, #96]	; (406324 <_dtoa_r+0x2e4>)
  4062c4:	f7fd fe40 	bl	403f48 <__aeabi_dmul>
  4062c8:	2200      	movs	r2, #0
  4062ca:	2300      	movs	r3, #0
  4062cc:	4606      	mov	r6, r0
  4062ce:	460f      	mov	r7, r1
  4062d0:	f7fe f8a2 	bl	404418 <__aeabi_dcmpeq>
  4062d4:	2800      	cmp	r0, #0
  4062d6:	d17e      	bne.n	4063d6 <_dtoa_r+0x396>
  4062d8:	f8cd 9014 	str.w	r9, [sp, #20]
  4062dc:	f8dd a018 	ldr.w	sl, [sp, #24]
  4062e0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4062e4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4062e8:	e029      	b.n	40633e <_dtoa_r+0x2fe>
  4062ea:	bf00      	nop
  4062ec:	f3af 8000 	nop.w
  4062f0:	636f4361 	.word	0x636f4361
  4062f4:	3fd287a7 	.word	0x3fd287a7
  4062f8:	8b60c8b3 	.word	0x8b60c8b3
  4062fc:	3fc68a28 	.word	0x3fc68a28
  406300:	509f79fb 	.word	0x509f79fb
  406304:	3fd34413 	.word	0x3fd34413
  406308:	7ff00000 	.word	0x7ff00000
  40630c:	00408b65 	.word	0x00408b65
  406310:	00408b84 	.word	0x00408b84
  406314:	3ff80000 	.word	0x3ff80000
  406318:	00408b98 	.word	0x00408b98
  40631c:	00408b78 	.word	0x00408b78
  406320:	00408b64 	.word	0x00408b64
  406324:	40240000 	.word	0x40240000
  406328:	f7fd fe0e 	bl	403f48 <__aeabi_dmul>
  40632c:	2200      	movs	r2, #0
  40632e:	2300      	movs	r3, #0
  406330:	4606      	mov	r6, r0
  406332:	460f      	mov	r7, r1
  406334:	f7fe f870 	bl	404418 <__aeabi_dcmpeq>
  406338:	2800      	cmp	r0, #0
  40633a:	f040 83b7 	bne.w	406aac <_dtoa_r+0xa6c>
  40633e:	4642      	mov	r2, r8
  406340:	464b      	mov	r3, r9
  406342:	4630      	mov	r0, r6
  406344:	4639      	mov	r1, r7
  406346:	f7fd ff29 	bl	40419c <__aeabi_ddiv>
  40634a:	f7fe f8ad 	bl	4044a8 <__aeabi_d2iz>
  40634e:	4604      	mov	r4, r0
  406350:	f7fd fd94 	bl	403e7c <__aeabi_i2d>
  406354:	4642      	mov	r2, r8
  406356:	464b      	mov	r3, r9
  406358:	f7fd fdf6 	bl	403f48 <__aeabi_dmul>
  40635c:	4602      	mov	r2, r0
  40635e:	460b      	mov	r3, r1
  406360:	4630      	mov	r0, r6
  406362:	4639      	mov	r1, r7
  406364:	f7fd fc3c 	bl	403be0 <__aeabi_dsub>
  406368:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40636c:	f805 eb01 	strb.w	lr, [r5], #1
  406370:	ebcb 0e05 	rsb	lr, fp, r5
  406374:	45d6      	cmp	lr, sl
  406376:	4606      	mov	r6, r0
  406378:	460f      	mov	r7, r1
  40637a:	f04f 0200 	mov.w	r2, #0
  40637e:	4bb0      	ldr	r3, [pc, #704]	; (406640 <_dtoa_r+0x600>)
  406380:	d1d2      	bne.n	406328 <_dtoa_r+0x2e8>
  406382:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406386:	4632      	mov	r2, r6
  406388:	463b      	mov	r3, r7
  40638a:	4630      	mov	r0, r6
  40638c:	4639      	mov	r1, r7
  40638e:	f7fd fc29 	bl	403be4 <__adddf3>
  406392:	4606      	mov	r6, r0
  406394:	460f      	mov	r7, r1
  406396:	4602      	mov	r2, r0
  406398:	460b      	mov	r3, r1
  40639a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40639e:	f7fe f845 	bl	40442c <__aeabi_dcmplt>
  4063a2:	b940      	cbnz	r0, 4063b6 <_dtoa_r+0x376>
  4063a4:	4632      	mov	r2, r6
  4063a6:	463b      	mov	r3, r7
  4063a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4063ac:	f7fe f834 	bl	404418 <__aeabi_dcmpeq>
  4063b0:	b188      	cbz	r0, 4063d6 <_dtoa_r+0x396>
  4063b2:	07e3      	lsls	r3, r4, #31
  4063b4:	d50f      	bpl.n	4063d6 <_dtoa_r+0x396>
  4063b6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4063ba:	9a07      	ldr	r2, [sp, #28]
  4063bc:	1e6b      	subs	r3, r5, #1
  4063be:	e004      	b.n	4063ca <_dtoa_r+0x38a>
  4063c0:	429a      	cmp	r2, r3
  4063c2:	f000 842c 	beq.w	406c1e <_dtoa_r+0xbde>
  4063c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4063ca:	2c39      	cmp	r4, #57	; 0x39
  4063cc:	f103 0501 	add.w	r5, r3, #1
  4063d0:	d0f6      	beq.n	4063c0 <_dtoa_r+0x380>
  4063d2:	3401      	adds	r4, #1
  4063d4:	701c      	strb	r4, [r3, #0]
  4063d6:	9908      	ldr	r1, [sp, #32]
  4063d8:	4648      	mov	r0, r9
  4063da:	f001 fa47 	bl	40786c <_Bfree>
  4063de:	2200      	movs	r2, #0
  4063e0:	9b04      	ldr	r3, [sp, #16]
  4063e2:	702a      	strb	r2, [r5, #0]
  4063e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4063e6:	3301      	adds	r3, #1
  4063e8:	6013      	str	r3, [r2, #0]
  4063ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4063ec:	2b00      	cmp	r3, #0
  4063ee:	f000 83a7 	beq.w	406b40 <_dtoa_r+0xb00>
  4063f2:	9807      	ldr	r0, [sp, #28]
  4063f4:	601d      	str	r5, [r3, #0]
  4063f6:	b017      	add	sp, #92	; 0x5c
  4063f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4063fe:	2a00      	cmp	r2, #0
  406400:	f000 8112 	beq.w	406628 <_dtoa_r+0x5e8>
  406404:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406406:	2a01      	cmp	r2, #1
  406408:	f340 8258 	ble.w	4068bc <_dtoa_r+0x87c>
  40640c:	9b06      	ldr	r3, [sp, #24]
  40640e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406410:	1e5f      	subs	r7, r3, #1
  406412:	42ba      	cmp	r2, r7
  406414:	f2c0 8397 	blt.w	406b46 <_dtoa_r+0xb06>
  406418:	1bd7      	subs	r7, r2, r7
  40641a:	9b06      	ldr	r3, [sp, #24]
  40641c:	2b00      	cmp	r3, #0
  40641e:	f2c0 848a 	blt.w	406d36 <_dtoa_r+0xcf6>
  406422:	9d05      	ldr	r5, [sp, #20]
  406424:	9b06      	ldr	r3, [sp, #24]
  406426:	9a05      	ldr	r2, [sp, #20]
  406428:	441a      	add	r2, r3
  40642a:	9205      	str	r2, [sp, #20]
  40642c:	9a02      	ldr	r2, [sp, #8]
  40642e:	2101      	movs	r1, #1
  406430:	441a      	add	r2, r3
  406432:	4648      	mov	r0, r9
  406434:	9202      	str	r2, [sp, #8]
  406436:	f001 fab1 	bl	40799c <__i2b>
  40643a:	4606      	mov	r6, r0
  40643c:	b165      	cbz	r5, 406458 <_dtoa_r+0x418>
  40643e:	9902      	ldr	r1, [sp, #8]
  406440:	2900      	cmp	r1, #0
  406442:	460b      	mov	r3, r1
  406444:	dd08      	ble.n	406458 <_dtoa_r+0x418>
  406446:	42a9      	cmp	r1, r5
  406448:	9a05      	ldr	r2, [sp, #20]
  40644a:	bfa8      	it	ge
  40644c:	462b      	movge	r3, r5
  40644e:	1ad2      	subs	r2, r2, r3
  406450:	1aed      	subs	r5, r5, r3
  406452:	1acb      	subs	r3, r1, r3
  406454:	9205      	str	r2, [sp, #20]
  406456:	9302      	str	r3, [sp, #8]
  406458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40645a:	2b00      	cmp	r3, #0
  40645c:	f340 82fc 	ble.w	406a58 <_dtoa_r+0xa18>
  406460:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406462:	2a00      	cmp	r2, #0
  406464:	f000 8201 	beq.w	40686a <_dtoa_r+0x82a>
  406468:	2f00      	cmp	r7, #0
  40646a:	f000 81fe 	beq.w	40686a <_dtoa_r+0x82a>
  40646e:	4631      	mov	r1, r6
  406470:	463a      	mov	r2, r7
  406472:	4648      	mov	r0, r9
  406474:	f001 fb34 	bl	407ae0 <__pow5mult>
  406478:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40647c:	4601      	mov	r1, r0
  40647e:	4642      	mov	r2, r8
  406480:	4606      	mov	r6, r0
  406482:	4648      	mov	r0, r9
  406484:	f001 fa94 	bl	4079b0 <__multiply>
  406488:	4641      	mov	r1, r8
  40648a:	4604      	mov	r4, r0
  40648c:	4648      	mov	r0, r9
  40648e:	f001 f9ed 	bl	40786c <_Bfree>
  406492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406494:	1bdb      	subs	r3, r3, r7
  406496:	930a      	str	r3, [sp, #40]	; 0x28
  406498:	f040 81e6 	bne.w	406868 <_dtoa_r+0x828>
  40649c:	2101      	movs	r1, #1
  40649e:	4648      	mov	r0, r9
  4064a0:	f001 fa7c 	bl	40799c <__i2b>
  4064a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4064a6:	4680      	mov	r8, r0
  4064a8:	2b00      	cmp	r3, #0
  4064aa:	f000 8219 	beq.w	4068e0 <_dtoa_r+0x8a0>
  4064ae:	4601      	mov	r1, r0
  4064b0:	461a      	mov	r2, r3
  4064b2:	4648      	mov	r0, r9
  4064b4:	f001 fb14 	bl	407ae0 <__pow5mult>
  4064b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4064ba:	2b01      	cmp	r3, #1
  4064bc:	4680      	mov	r8, r0
  4064be:	f340 82f8 	ble.w	406ab2 <_dtoa_r+0xa72>
  4064c2:	2700      	movs	r7, #0
  4064c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4064c8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4064cc:	6918      	ldr	r0, [r3, #16]
  4064ce:	f001 fa17 	bl	407900 <__hi0bits>
  4064d2:	f1c0 0020 	rsb	r0, r0, #32
  4064d6:	9a02      	ldr	r2, [sp, #8]
  4064d8:	4410      	add	r0, r2
  4064da:	f010 001f 	ands.w	r0, r0, #31
  4064de:	f000 81f6 	beq.w	4068ce <_dtoa_r+0x88e>
  4064e2:	f1c0 0320 	rsb	r3, r0, #32
  4064e6:	2b04      	cmp	r3, #4
  4064e8:	f340 84ca 	ble.w	406e80 <_dtoa_r+0xe40>
  4064ec:	9b05      	ldr	r3, [sp, #20]
  4064ee:	f1c0 001c 	rsb	r0, r0, #28
  4064f2:	4403      	add	r3, r0
  4064f4:	9305      	str	r3, [sp, #20]
  4064f6:	4613      	mov	r3, r2
  4064f8:	4403      	add	r3, r0
  4064fa:	4405      	add	r5, r0
  4064fc:	9302      	str	r3, [sp, #8]
  4064fe:	9b05      	ldr	r3, [sp, #20]
  406500:	2b00      	cmp	r3, #0
  406502:	dd05      	ble.n	406510 <_dtoa_r+0x4d0>
  406504:	4621      	mov	r1, r4
  406506:	461a      	mov	r2, r3
  406508:	4648      	mov	r0, r9
  40650a:	f001 fb39 	bl	407b80 <__lshift>
  40650e:	4604      	mov	r4, r0
  406510:	9b02      	ldr	r3, [sp, #8]
  406512:	2b00      	cmp	r3, #0
  406514:	dd05      	ble.n	406522 <_dtoa_r+0x4e2>
  406516:	4641      	mov	r1, r8
  406518:	461a      	mov	r2, r3
  40651a:	4648      	mov	r0, r9
  40651c:	f001 fb30 	bl	407b80 <__lshift>
  406520:	4680      	mov	r8, r0
  406522:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406524:	2b00      	cmp	r3, #0
  406526:	f040 827c 	bne.w	406a22 <_dtoa_r+0x9e2>
  40652a:	9b06      	ldr	r3, [sp, #24]
  40652c:	2b00      	cmp	r3, #0
  40652e:	f340 8295 	ble.w	406a5c <_dtoa_r+0xa1c>
  406532:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406534:	2b00      	cmp	r3, #0
  406536:	f040 81f5 	bne.w	406924 <_dtoa_r+0x8e4>
  40653a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40653e:	9f06      	ldr	r7, [sp, #24]
  406540:	465d      	mov	r5, fp
  406542:	e002      	b.n	40654a <_dtoa_r+0x50a>
  406544:	f001 f99c 	bl	407880 <__multadd>
  406548:	4604      	mov	r4, r0
  40654a:	4641      	mov	r1, r8
  40654c:	4620      	mov	r0, r4
  40654e:	f7ff fce3 	bl	405f18 <quorem>
  406552:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  406556:	f805 ab01 	strb.w	sl, [r5], #1
  40655a:	ebcb 0305 	rsb	r3, fp, r5
  40655e:	42bb      	cmp	r3, r7
  406560:	f04f 020a 	mov.w	r2, #10
  406564:	f04f 0300 	mov.w	r3, #0
  406568:	4621      	mov	r1, r4
  40656a:	4648      	mov	r0, r9
  40656c:	dbea      	blt.n	406544 <_dtoa_r+0x504>
  40656e:	9b07      	ldr	r3, [sp, #28]
  406570:	9a06      	ldr	r2, [sp, #24]
  406572:	2a01      	cmp	r2, #1
  406574:	bfac      	ite	ge
  406576:	189b      	addge	r3, r3, r2
  406578:	3301      	addlt	r3, #1
  40657a:	461d      	mov	r5, r3
  40657c:	f04f 0b00 	mov.w	fp, #0
  406580:	4621      	mov	r1, r4
  406582:	2201      	movs	r2, #1
  406584:	4648      	mov	r0, r9
  406586:	f001 fafb 	bl	407b80 <__lshift>
  40658a:	4641      	mov	r1, r8
  40658c:	9008      	str	r0, [sp, #32]
  40658e:	f001 fb4f 	bl	407c30 <__mcmp>
  406592:	2800      	cmp	r0, #0
  406594:	f340 830d 	ble.w	406bb2 <_dtoa_r+0xb72>
  406598:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40659c:	9907      	ldr	r1, [sp, #28]
  40659e:	1e6b      	subs	r3, r5, #1
  4065a0:	e004      	b.n	4065ac <_dtoa_r+0x56c>
  4065a2:	428b      	cmp	r3, r1
  4065a4:	f000 8278 	beq.w	406a98 <_dtoa_r+0xa58>
  4065a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4065ac:	2a39      	cmp	r2, #57	; 0x39
  4065ae:	f103 0501 	add.w	r5, r3, #1
  4065b2:	d0f6      	beq.n	4065a2 <_dtoa_r+0x562>
  4065b4:	3201      	adds	r2, #1
  4065b6:	701a      	strb	r2, [r3, #0]
  4065b8:	4641      	mov	r1, r8
  4065ba:	4648      	mov	r0, r9
  4065bc:	f001 f956 	bl	40786c <_Bfree>
  4065c0:	2e00      	cmp	r6, #0
  4065c2:	f43f af08 	beq.w	4063d6 <_dtoa_r+0x396>
  4065c6:	f1bb 0f00 	cmp.w	fp, #0
  4065ca:	d005      	beq.n	4065d8 <_dtoa_r+0x598>
  4065cc:	45b3      	cmp	fp, r6
  4065ce:	d003      	beq.n	4065d8 <_dtoa_r+0x598>
  4065d0:	4659      	mov	r1, fp
  4065d2:	4648      	mov	r0, r9
  4065d4:	f001 f94a 	bl	40786c <_Bfree>
  4065d8:	4631      	mov	r1, r6
  4065da:	4648      	mov	r0, r9
  4065dc:	f001 f946 	bl	40786c <_Bfree>
  4065e0:	e6f9      	b.n	4063d6 <_dtoa_r+0x396>
  4065e2:	2301      	movs	r3, #1
  4065e4:	930c      	str	r3, [sp, #48]	; 0x30
  4065e6:	e5e3      	b.n	4061b0 <_dtoa_r+0x170>
  4065e8:	f8dd 8010 	ldr.w	r8, [sp, #16]
  4065ec:	4640      	mov	r0, r8
  4065ee:	f7fd fc45 	bl	403e7c <__aeabi_i2d>
  4065f2:	4602      	mov	r2, r0
  4065f4:	460b      	mov	r3, r1
  4065f6:	4630      	mov	r0, r6
  4065f8:	4639      	mov	r1, r7
  4065fa:	f7fd ff0d 	bl	404418 <__aeabi_dcmpeq>
  4065fe:	2800      	cmp	r0, #0
  406600:	f47f adc2 	bne.w	406188 <_dtoa_r+0x148>
  406604:	f108 33ff 	add.w	r3, r8, #4294967295
  406608:	9304      	str	r3, [sp, #16]
  40660a:	e5bd      	b.n	406188 <_dtoa_r+0x148>
  40660c:	9a05      	ldr	r2, [sp, #20]
  40660e:	9b04      	ldr	r3, [sp, #16]
  406610:	1ad2      	subs	r2, r2, r3
  406612:	425b      	negs	r3, r3
  406614:	930a      	str	r3, [sp, #40]	; 0x28
  406616:	2300      	movs	r3, #0
  406618:	9205      	str	r2, [sp, #20]
  40661a:	930b      	str	r3, [sp, #44]	; 0x2c
  40661c:	e5da      	b.n	4061d4 <_dtoa_r+0x194>
  40661e:	425b      	negs	r3, r3
  406620:	9305      	str	r3, [sp, #20]
  406622:	2300      	movs	r3, #0
  406624:	9302      	str	r3, [sp, #8]
  406626:	e5ca      	b.n	4061be <_dtoa_r+0x17e>
  406628:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40662a:	9d05      	ldr	r5, [sp, #20]
  40662c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40662e:	e705      	b.n	40643c <_dtoa_r+0x3fc>
  406630:	f1c3 0820 	rsb	r8, r3, #32
  406634:	fa0a f008 	lsl.w	r0, sl, r8
  406638:	e573      	b.n	406122 <_dtoa_r+0xe2>
  40663a:	900c      	str	r0, [sp, #48]	; 0x30
  40663c:	e5b8      	b.n	4061b0 <_dtoa_r+0x170>
  40663e:	bf00      	nop
  406640:	40240000 	.word	0x40240000
  406644:	2300      	movs	r3, #0
  406646:	9309      	str	r3, [sp, #36]	; 0x24
  406648:	9b04      	ldr	r3, [sp, #16]
  40664a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  40664c:	4413      	add	r3, r2
  40664e:	930d      	str	r3, [sp, #52]	; 0x34
  406650:	3301      	adds	r3, #1
  406652:	2b00      	cmp	r3, #0
  406654:	9306      	str	r3, [sp, #24]
  406656:	f340 8283 	ble.w	406b60 <_dtoa_r+0xb20>
  40665a:	9c06      	ldr	r4, [sp, #24]
  40665c:	4626      	mov	r6, r4
  40665e:	2100      	movs	r1, #0
  406660:	2e17      	cmp	r6, #23
  406662:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406666:	d90b      	bls.n	406680 <_dtoa_r+0x640>
  406668:	2201      	movs	r2, #1
  40666a:	2304      	movs	r3, #4
  40666c:	005b      	lsls	r3, r3, #1
  40666e:	f103 0014 	add.w	r0, r3, #20
  406672:	42b0      	cmp	r0, r6
  406674:	4611      	mov	r1, r2
  406676:	f102 0201 	add.w	r2, r2, #1
  40667a:	d9f7      	bls.n	40666c <_dtoa_r+0x62c>
  40667c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406680:	4648      	mov	r0, r9
  406682:	f001 f8cd 	bl	407820 <_Balloc>
  406686:	2c0e      	cmp	r4, #14
  406688:	9007      	str	r0, [sp, #28]
  40668a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40668e:	f63f ade0 	bhi.w	406252 <_dtoa_r+0x212>
  406692:	2d00      	cmp	r5, #0
  406694:	f43f addd 	beq.w	406252 <_dtoa_r+0x212>
  406698:	9904      	ldr	r1, [sp, #16]
  40669a:	4657      	mov	r7, sl
  40669c:	46d8      	mov	r8, fp
  40669e:	2900      	cmp	r1, #0
  4066a0:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  4066a4:	f340 8292 	ble.w	406bcc <_dtoa_r+0xb8c>
  4066a8:	4b91      	ldr	r3, [pc, #580]	; (4068f0 <_dtoa_r+0x8b0>)
  4066aa:	f001 020f 	and.w	r2, r1, #15
  4066ae:	110e      	asrs	r6, r1, #4
  4066b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4066b4:	06f0      	lsls	r0, r6, #27
  4066b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4066ba:	f140 824c 	bpl.w	406b56 <_dtoa_r+0xb16>
  4066be:	4b8d      	ldr	r3, [pc, #564]	; (4068f4 <_dtoa_r+0x8b4>)
  4066c0:	4650      	mov	r0, sl
  4066c2:	4659      	mov	r1, fp
  4066c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4066c8:	f7fd fd68 	bl	40419c <__aeabi_ddiv>
  4066cc:	f006 060f 	and.w	r6, r6, #15
  4066d0:	4682      	mov	sl, r0
  4066d2:	468b      	mov	fp, r1
  4066d4:	f04f 0803 	mov.w	r8, #3
  4066d8:	b186      	cbz	r6, 4066fc <_dtoa_r+0x6bc>
  4066da:	4f86      	ldr	r7, [pc, #536]	; (4068f4 <_dtoa_r+0x8b4>)
  4066dc:	07f1      	lsls	r1, r6, #31
  4066de:	d509      	bpl.n	4066f4 <_dtoa_r+0x6b4>
  4066e0:	4620      	mov	r0, r4
  4066e2:	4629      	mov	r1, r5
  4066e4:	e9d7 2300 	ldrd	r2, r3, [r7]
  4066e8:	f7fd fc2e 	bl	403f48 <__aeabi_dmul>
  4066ec:	f108 0801 	add.w	r8, r8, #1
  4066f0:	4604      	mov	r4, r0
  4066f2:	460d      	mov	r5, r1
  4066f4:	1076      	asrs	r6, r6, #1
  4066f6:	f107 0708 	add.w	r7, r7, #8
  4066fa:	d1ef      	bne.n	4066dc <_dtoa_r+0x69c>
  4066fc:	4622      	mov	r2, r4
  4066fe:	462b      	mov	r3, r5
  406700:	4650      	mov	r0, sl
  406702:	4659      	mov	r1, fp
  406704:	f7fd fd4a 	bl	40419c <__aeabi_ddiv>
  406708:	4606      	mov	r6, r0
  40670a:	460f      	mov	r7, r1
  40670c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40670e:	b143      	cbz	r3, 406722 <_dtoa_r+0x6e2>
  406710:	2200      	movs	r2, #0
  406712:	4b79      	ldr	r3, [pc, #484]	; (4068f8 <_dtoa_r+0x8b8>)
  406714:	4630      	mov	r0, r6
  406716:	4639      	mov	r1, r7
  406718:	f7fd fe88 	bl	40442c <__aeabi_dcmplt>
  40671c:	2800      	cmp	r0, #0
  40671e:	f040 8320 	bne.w	406d62 <_dtoa_r+0xd22>
  406722:	4640      	mov	r0, r8
  406724:	f7fd fbaa 	bl	403e7c <__aeabi_i2d>
  406728:	4632      	mov	r2, r6
  40672a:	463b      	mov	r3, r7
  40672c:	f7fd fc0c 	bl	403f48 <__aeabi_dmul>
  406730:	4b72      	ldr	r3, [pc, #456]	; (4068fc <_dtoa_r+0x8bc>)
  406732:	2200      	movs	r2, #0
  406734:	f7fd fa56 	bl	403be4 <__adddf3>
  406738:	9b06      	ldr	r3, [sp, #24]
  40673a:	4604      	mov	r4, r0
  40673c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406740:	2b00      	cmp	r3, #0
  406742:	f000 81df 	beq.w	406b04 <_dtoa_r+0xac4>
  406746:	9b04      	ldr	r3, [sp, #16]
  406748:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40674c:	9311      	str	r3, [sp, #68]	; 0x44
  40674e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406750:	2b00      	cmp	r3, #0
  406752:	f000 8297 	beq.w	406c84 <_dtoa_r+0xc44>
  406756:	4b66      	ldr	r3, [pc, #408]	; (4068f0 <_dtoa_r+0x8b0>)
  406758:	4969      	ldr	r1, [pc, #420]	; (406900 <_dtoa_r+0x8c0>)
  40675a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40675e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406762:	2000      	movs	r0, #0
  406764:	f7fd fd1a 	bl	40419c <__aeabi_ddiv>
  406768:	4622      	mov	r2, r4
  40676a:	462b      	mov	r3, r5
  40676c:	f7fd fa38 	bl	403be0 <__aeabi_dsub>
  406770:	4682      	mov	sl, r0
  406772:	468b      	mov	fp, r1
  406774:	4630      	mov	r0, r6
  406776:	4639      	mov	r1, r7
  406778:	f7fd fe96 	bl	4044a8 <__aeabi_d2iz>
  40677c:	4604      	mov	r4, r0
  40677e:	f7fd fb7d 	bl	403e7c <__aeabi_i2d>
  406782:	4602      	mov	r2, r0
  406784:	460b      	mov	r3, r1
  406786:	4630      	mov	r0, r6
  406788:	4639      	mov	r1, r7
  40678a:	f7fd fa29 	bl	403be0 <__aeabi_dsub>
  40678e:	3430      	adds	r4, #48	; 0x30
  406790:	9d07      	ldr	r5, [sp, #28]
  406792:	b2e4      	uxtb	r4, r4
  406794:	4606      	mov	r6, r0
  406796:	460f      	mov	r7, r1
  406798:	702c      	strb	r4, [r5, #0]
  40679a:	4602      	mov	r2, r0
  40679c:	460b      	mov	r3, r1
  40679e:	4650      	mov	r0, sl
  4067a0:	4659      	mov	r1, fp
  4067a2:	3501      	adds	r5, #1
  4067a4:	f7fd fe60 	bl	404468 <__aeabi_dcmpgt>
  4067a8:	2800      	cmp	r0, #0
  4067aa:	d14c      	bne.n	406846 <_dtoa_r+0x806>
  4067ac:	4632      	mov	r2, r6
  4067ae:	463b      	mov	r3, r7
  4067b0:	2000      	movs	r0, #0
  4067b2:	4951      	ldr	r1, [pc, #324]	; (4068f8 <_dtoa_r+0x8b8>)
  4067b4:	f7fd fa14 	bl	403be0 <__aeabi_dsub>
  4067b8:	4602      	mov	r2, r0
  4067ba:	460b      	mov	r3, r1
  4067bc:	4650      	mov	r0, sl
  4067be:	4659      	mov	r1, fp
  4067c0:	f7fd fe52 	bl	404468 <__aeabi_dcmpgt>
  4067c4:	2800      	cmp	r0, #0
  4067c6:	f040 830d 	bne.w	406de4 <_dtoa_r+0xda4>
  4067ca:	f1b8 0f01 	cmp.w	r8, #1
  4067ce:	f340 81b3 	ble.w	406b38 <_dtoa_r+0xaf8>
  4067d2:	9b07      	ldr	r3, [sp, #28]
  4067d4:	4498      	add	r8, r3
  4067d6:	e00d      	b.n	4067f4 <_dtoa_r+0x7b4>
  4067d8:	2000      	movs	r0, #0
  4067da:	4947      	ldr	r1, [pc, #284]	; (4068f8 <_dtoa_r+0x8b8>)
  4067dc:	f7fd fa00 	bl	403be0 <__aeabi_dsub>
  4067e0:	4652      	mov	r2, sl
  4067e2:	465b      	mov	r3, fp
  4067e4:	f7fd fe22 	bl	40442c <__aeabi_dcmplt>
  4067e8:	2800      	cmp	r0, #0
  4067ea:	f040 82fb 	bne.w	406de4 <_dtoa_r+0xda4>
  4067ee:	4545      	cmp	r5, r8
  4067f0:	f000 81a2 	beq.w	406b38 <_dtoa_r+0xaf8>
  4067f4:	4650      	mov	r0, sl
  4067f6:	4659      	mov	r1, fp
  4067f8:	2200      	movs	r2, #0
  4067fa:	4b42      	ldr	r3, [pc, #264]	; (406904 <_dtoa_r+0x8c4>)
  4067fc:	f7fd fba4 	bl	403f48 <__aeabi_dmul>
  406800:	2200      	movs	r2, #0
  406802:	4b40      	ldr	r3, [pc, #256]	; (406904 <_dtoa_r+0x8c4>)
  406804:	4682      	mov	sl, r0
  406806:	468b      	mov	fp, r1
  406808:	4630      	mov	r0, r6
  40680a:	4639      	mov	r1, r7
  40680c:	f7fd fb9c 	bl	403f48 <__aeabi_dmul>
  406810:	460f      	mov	r7, r1
  406812:	4606      	mov	r6, r0
  406814:	f7fd fe48 	bl	4044a8 <__aeabi_d2iz>
  406818:	4604      	mov	r4, r0
  40681a:	f7fd fb2f 	bl	403e7c <__aeabi_i2d>
  40681e:	4602      	mov	r2, r0
  406820:	460b      	mov	r3, r1
  406822:	4630      	mov	r0, r6
  406824:	4639      	mov	r1, r7
  406826:	f7fd f9db 	bl	403be0 <__aeabi_dsub>
  40682a:	3430      	adds	r4, #48	; 0x30
  40682c:	b2e4      	uxtb	r4, r4
  40682e:	4652      	mov	r2, sl
  406830:	465b      	mov	r3, fp
  406832:	f805 4b01 	strb.w	r4, [r5], #1
  406836:	4606      	mov	r6, r0
  406838:	460f      	mov	r7, r1
  40683a:	f7fd fdf7 	bl	40442c <__aeabi_dcmplt>
  40683e:	4632      	mov	r2, r6
  406840:	463b      	mov	r3, r7
  406842:	2800      	cmp	r0, #0
  406844:	d0c8      	beq.n	4067d8 <_dtoa_r+0x798>
  406846:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406848:	9304      	str	r3, [sp, #16]
  40684a:	e5c4      	b.n	4063d6 <_dtoa_r+0x396>
  40684c:	2300      	movs	r3, #0
  40684e:	9309      	str	r3, [sp, #36]	; 0x24
  406850:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406852:	2b00      	cmp	r3, #0
  406854:	f340 8189 	ble.w	406b6a <_dtoa_r+0xb2a>
  406858:	461e      	mov	r6, r3
  40685a:	461c      	mov	r4, r3
  40685c:	930d      	str	r3, [sp, #52]	; 0x34
  40685e:	9306      	str	r3, [sp, #24]
  406860:	e6fd      	b.n	40665e <_dtoa_r+0x61e>
  406862:	2301      	movs	r3, #1
  406864:	9309      	str	r3, [sp, #36]	; 0x24
  406866:	e7f3      	b.n	406850 <_dtoa_r+0x810>
  406868:	9408      	str	r4, [sp, #32]
  40686a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40686c:	9908      	ldr	r1, [sp, #32]
  40686e:	4648      	mov	r0, r9
  406870:	f001 f936 	bl	407ae0 <__pow5mult>
  406874:	4604      	mov	r4, r0
  406876:	e611      	b.n	40649c <_dtoa_r+0x45c>
  406878:	9b06      	ldr	r3, [sp, #24]
  40687a:	2b00      	cmp	r3, #0
  40687c:	f73f acfc 	bgt.w	406278 <_dtoa_r+0x238>
  406880:	f040 82da 	bne.w	406e38 <_dtoa_r+0xdf8>
  406884:	2200      	movs	r2, #0
  406886:	4b20      	ldr	r3, [pc, #128]	; (406908 <_dtoa_r+0x8c8>)
  406888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40688c:	f7fd fb5c 	bl	403f48 <__aeabi_dmul>
  406890:	4652      	mov	r2, sl
  406892:	465b      	mov	r3, fp
  406894:	f7fd fdde 	bl	404454 <__aeabi_dcmpge>
  406898:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40689c:	4646      	mov	r6, r8
  40689e:	2800      	cmp	r0, #0
  4068a0:	f000 80f2 	beq.w	406a88 <_dtoa_r+0xa48>
  4068a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4068a6:	9d07      	ldr	r5, [sp, #28]
  4068a8:	43db      	mvns	r3, r3
  4068aa:	9304      	str	r3, [sp, #16]
  4068ac:	4641      	mov	r1, r8
  4068ae:	4648      	mov	r0, r9
  4068b0:	f000 ffdc 	bl	40786c <_Bfree>
  4068b4:	2e00      	cmp	r6, #0
  4068b6:	f43f ad8e 	beq.w	4063d6 <_dtoa_r+0x396>
  4068ba:	e68d      	b.n	4065d8 <_dtoa_r+0x598>
  4068bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4068be:	2a00      	cmp	r2, #0
  4068c0:	f000 8241 	beq.w	406d46 <_dtoa_r+0xd06>
  4068c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4068c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4068ca:	9d05      	ldr	r5, [sp, #20]
  4068cc:	e5ab      	b.n	406426 <_dtoa_r+0x3e6>
  4068ce:	201c      	movs	r0, #28
  4068d0:	9b05      	ldr	r3, [sp, #20]
  4068d2:	4403      	add	r3, r0
  4068d4:	9305      	str	r3, [sp, #20]
  4068d6:	9b02      	ldr	r3, [sp, #8]
  4068d8:	4403      	add	r3, r0
  4068da:	4405      	add	r5, r0
  4068dc:	9302      	str	r3, [sp, #8]
  4068de:	e60e      	b.n	4064fe <_dtoa_r+0x4be>
  4068e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4068e2:	2b01      	cmp	r3, #1
  4068e4:	f340 8282 	ble.w	406dec <_dtoa_r+0xdac>
  4068e8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4068ea:	2001      	movs	r0, #1
  4068ec:	e5f3      	b.n	4064d6 <_dtoa_r+0x496>
  4068ee:	bf00      	nop
  4068f0:	00408b98 	.word	0x00408b98
  4068f4:	00408c60 	.word	0x00408c60
  4068f8:	3ff00000 	.word	0x3ff00000
  4068fc:	401c0000 	.word	0x401c0000
  406900:	3fe00000 	.word	0x3fe00000
  406904:	40240000 	.word	0x40240000
  406908:	40140000 	.word	0x40140000
  40690c:	4631      	mov	r1, r6
  40690e:	2300      	movs	r3, #0
  406910:	220a      	movs	r2, #10
  406912:	4648      	mov	r0, r9
  406914:	f000 ffb4 	bl	407880 <__multadd>
  406918:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40691a:	2b00      	cmp	r3, #0
  40691c:	4606      	mov	r6, r0
  40691e:	f340 8297 	ble.w	406e50 <_dtoa_r+0xe10>
  406922:	9306      	str	r3, [sp, #24]
  406924:	2d00      	cmp	r5, #0
  406926:	dd05      	ble.n	406934 <_dtoa_r+0x8f4>
  406928:	4631      	mov	r1, r6
  40692a:	462a      	mov	r2, r5
  40692c:	4648      	mov	r0, r9
  40692e:	f001 f927 	bl	407b80 <__lshift>
  406932:	4606      	mov	r6, r0
  406934:	2f00      	cmp	r7, #0
  406936:	f040 817c 	bne.w	406c32 <_dtoa_r+0xbf2>
  40693a:	9605      	str	r6, [sp, #20]
  40693c:	9b06      	ldr	r3, [sp, #24]
  40693e:	9a07      	ldr	r2, [sp, #28]
  406940:	f8dd b014 	ldr.w	fp, [sp, #20]
  406944:	3b01      	subs	r3, #1
  406946:	18d3      	adds	r3, r2, r3
  406948:	9308      	str	r3, [sp, #32]
  40694a:	f00a 0301 	and.w	r3, sl, #1
  40694e:	9309      	str	r3, [sp, #36]	; 0x24
  406950:	4617      	mov	r7, r2
  406952:	46c2      	mov	sl, r8
  406954:	4651      	mov	r1, sl
  406956:	4620      	mov	r0, r4
  406958:	f7ff fade 	bl	405f18 <quorem>
  40695c:	4631      	mov	r1, r6
  40695e:	4605      	mov	r5, r0
  406960:	4620      	mov	r0, r4
  406962:	f001 f965 	bl	407c30 <__mcmp>
  406966:	465a      	mov	r2, fp
  406968:	9002      	str	r0, [sp, #8]
  40696a:	4651      	mov	r1, sl
  40696c:	4648      	mov	r0, r9
  40696e:	f001 f97f 	bl	407c70 <__mdiff>
  406972:	68c2      	ldr	r2, [r0, #12]
  406974:	4680      	mov	r8, r0
  406976:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40697a:	2a00      	cmp	r2, #0
  40697c:	d149      	bne.n	406a12 <_dtoa_r+0x9d2>
  40697e:	4601      	mov	r1, r0
  406980:	4620      	mov	r0, r4
  406982:	9306      	str	r3, [sp, #24]
  406984:	f001 f954 	bl	407c30 <__mcmp>
  406988:	4641      	mov	r1, r8
  40698a:	9005      	str	r0, [sp, #20]
  40698c:	4648      	mov	r0, r9
  40698e:	f000 ff6d 	bl	40786c <_Bfree>
  406992:	9a05      	ldr	r2, [sp, #20]
  406994:	9b06      	ldr	r3, [sp, #24]
  406996:	b92a      	cbnz	r2, 4069a4 <_dtoa_r+0x964>
  406998:	9920      	ldr	r1, [sp, #128]	; 0x80
  40699a:	b919      	cbnz	r1, 4069a4 <_dtoa_r+0x964>
  40699c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40699e:	2900      	cmp	r1, #0
  4069a0:	f000 8236 	beq.w	406e10 <_dtoa_r+0xdd0>
  4069a4:	9902      	ldr	r1, [sp, #8]
  4069a6:	2900      	cmp	r1, #0
  4069a8:	f2c0 80e4 	blt.w	406b74 <_dtoa_r+0xb34>
  4069ac:	d105      	bne.n	4069ba <_dtoa_r+0x97a>
  4069ae:	9920      	ldr	r1, [sp, #128]	; 0x80
  4069b0:	b919      	cbnz	r1, 4069ba <_dtoa_r+0x97a>
  4069b2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4069b4:	2900      	cmp	r1, #0
  4069b6:	f000 80dd 	beq.w	406b74 <_dtoa_r+0xb34>
  4069ba:	2a00      	cmp	r2, #0
  4069bc:	f300 814d 	bgt.w	406c5a <_dtoa_r+0xc1a>
  4069c0:	9a08      	ldr	r2, [sp, #32]
  4069c2:	703b      	strb	r3, [r7, #0]
  4069c4:	f107 0801 	add.w	r8, r7, #1
  4069c8:	4297      	cmp	r7, r2
  4069ca:	4645      	mov	r5, r8
  4069cc:	f000 8154 	beq.w	406c78 <_dtoa_r+0xc38>
  4069d0:	4621      	mov	r1, r4
  4069d2:	2300      	movs	r3, #0
  4069d4:	220a      	movs	r2, #10
  4069d6:	4648      	mov	r0, r9
  4069d8:	f000 ff52 	bl	407880 <__multadd>
  4069dc:	455e      	cmp	r6, fp
  4069de:	4604      	mov	r4, r0
  4069e0:	4631      	mov	r1, r6
  4069e2:	f04f 0300 	mov.w	r3, #0
  4069e6:	f04f 020a 	mov.w	r2, #10
  4069ea:	4648      	mov	r0, r9
  4069ec:	d00b      	beq.n	406a06 <_dtoa_r+0x9c6>
  4069ee:	f000 ff47 	bl	407880 <__multadd>
  4069f2:	4659      	mov	r1, fp
  4069f4:	4606      	mov	r6, r0
  4069f6:	2300      	movs	r3, #0
  4069f8:	220a      	movs	r2, #10
  4069fa:	4648      	mov	r0, r9
  4069fc:	f000 ff40 	bl	407880 <__multadd>
  406a00:	4647      	mov	r7, r8
  406a02:	4683      	mov	fp, r0
  406a04:	e7a6      	b.n	406954 <_dtoa_r+0x914>
  406a06:	f000 ff3b 	bl	407880 <__multadd>
  406a0a:	4647      	mov	r7, r8
  406a0c:	4606      	mov	r6, r0
  406a0e:	4683      	mov	fp, r0
  406a10:	e7a0      	b.n	406954 <_dtoa_r+0x914>
  406a12:	4601      	mov	r1, r0
  406a14:	4648      	mov	r0, r9
  406a16:	9305      	str	r3, [sp, #20]
  406a18:	f000 ff28 	bl	40786c <_Bfree>
  406a1c:	2201      	movs	r2, #1
  406a1e:	9b05      	ldr	r3, [sp, #20]
  406a20:	e7c0      	b.n	4069a4 <_dtoa_r+0x964>
  406a22:	4641      	mov	r1, r8
  406a24:	4620      	mov	r0, r4
  406a26:	f001 f903 	bl	407c30 <__mcmp>
  406a2a:	2800      	cmp	r0, #0
  406a2c:	f6bf ad7d 	bge.w	40652a <_dtoa_r+0x4ea>
  406a30:	4621      	mov	r1, r4
  406a32:	9c04      	ldr	r4, [sp, #16]
  406a34:	2300      	movs	r3, #0
  406a36:	3c01      	subs	r4, #1
  406a38:	220a      	movs	r2, #10
  406a3a:	4648      	mov	r0, r9
  406a3c:	9404      	str	r4, [sp, #16]
  406a3e:	f000 ff1f 	bl	407880 <__multadd>
  406a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406a44:	4604      	mov	r4, r0
  406a46:	2b00      	cmp	r3, #0
  406a48:	f47f af60 	bne.w	40690c <_dtoa_r+0x8cc>
  406a4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406a4e:	2b00      	cmp	r3, #0
  406a50:	f340 81f6 	ble.w	406e40 <_dtoa_r+0xe00>
  406a54:	9306      	str	r3, [sp, #24]
  406a56:	e570      	b.n	40653a <_dtoa_r+0x4fa>
  406a58:	9c08      	ldr	r4, [sp, #32]
  406a5a:	e51f      	b.n	40649c <_dtoa_r+0x45c>
  406a5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406a5e:	2b02      	cmp	r3, #2
  406a60:	f77f ad67 	ble.w	406532 <_dtoa_r+0x4f2>
  406a64:	9b06      	ldr	r3, [sp, #24]
  406a66:	2b00      	cmp	r3, #0
  406a68:	f040 8179 	bne.w	406d5e <_dtoa_r+0xd1e>
  406a6c:	4641      	mov	r1, r8
  406a6e:	2205      	movs	r2, #5
  406a70:	4648      	mov	r0, r9
  406a72:	f000 ff05 	bl	407880 <__multadd>
  406a76:	4601      	mov	r1, r0
  406a78:	4680      	mov	r8, r0
  406a7a:	4620      	mov	r0, r4
  406a7c:	f001 f8d8 	bl	407c30 <__mcmp>
  406a80:	2800      	cmp	r0, #0
  406a82:	9408      	str	r4, [sp, #32]
  406a84:	f77f af0e 	ble.w	4068a4 <_dtoa_r+0x864>
  406a88:	9a04      	ldr	r2, [sp, #16]
  406a8a:	9907      	ldr	r1, [sp, #28]
  406a8c:	2331      	movs	r3, #49	; 0x31
  406a8e:	3201      	adds	r2, #1
  406a90:	9204      	str	r2, [sp, #16]
  406a92:	700b      	strb	r3, [r1, #0]
  406a94:	1c4d      	adds	r5, r1, #1
  406a96:	e709      	b.n	4068ac <_dtoa_r+0x86c>
  406a98:	9a04      	ldr	r2, [sp, #16]
  406a9a:	3201      	adds	r2, #1
  406a9c:	9204      	str	r2, [sp, #16]
  406a9e:	9a07      	ldr	r2, [sp, #28]
  406aa0:	2331      	movs	r3, #49	; 0x31
  406aa2:	7013      	strb	r3, [r2, #0]
  406aa4:	e588      	b.n	4065b8 <_dtoa_r+0x578>
  406aa6:	2301      	movs	r3, #1
  406aa8:	9309      	str	r3, [sp, #36]	; 0x24
  406aaa:	e5cd      	b.n	406648 <_dtoa_r+0x608>
  406aac:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406ab0:	e491      	b.n	4063d6 <_dtoa_r+0x396>
  406ab2:	f1ba 0f00 	cmp.w	sl, #0
  406ab6:	f47f ad04 	bne.w	4064c2 <_dtoa_r+0x482>
  406aba:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406abe:	2b00      	cmp	r3, #0
  406ac0:	f040 813f 	bne.w	406d42 <_dtoa_r+0xd02>
  406ac4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406ac8:	0d3f      	lsrs	r7, r7, #20
  406aca:	053f      	lsls	r7, r7, #20
  406acc:	b137      	cbz	r7, 406adc <_dtoa_r+0xa9c>
  406ace:	9b05      	ldr	r3, [sp, #20]
  406ad0:	3301      	adds	r3, #1
  406ad2:	9305      	str	r3, [sp, #20]
  406ad4:	9b02      	ldr	r3, [sp, #8]
  406ad6:	3301      	adds	r3, #1
  406ad8:	9302      	str	r3, [sp, #8]
  406ada:	2701      	movs	r7, #1
  406adc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406ade:	2001      	movs	r0, #1
  406ae0:	2b00      	cmp	r3, #0
  406ae2:	f43f acf8 	beq.w	4064d6 <_dtoa_r+0x496>
  406ae6:	e4ed      	b.n	4064c4 <_dtoa_r+0x484>
  406ae8:	4640      	mov	r0, r8
  406aea:	f7fd f9c7 	bl	403e7c <__aeabi_i2d>
  406aee:	4632      	mov	r2, r6
  406af0:	463b      	mov	r3, r7
  406af2:	f7fd fa29 	bl	403f48 <__aeabi_dmul>
  406af6:	2200      	movs	r2, #0
  406af8:	4bbf      	ldr	r3, [pc, #764]	; (406df8 <_dtoa_r+0xdb8>)
  406afa:	f7fd f873 	bl	403be4 <__adddf3>
  406afe:	4604      	mov	r4, r0
  406b00:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406b04:	4630      	mov	r0, r6
  406b06:	4639      	mov	r1, r7
  406b08:	2200      	movs	r2, #0
  406b0a:	4bbc      	ldr	r3, [pc, #752]	; (406dfc <_dtoa_r+0xdbc>)
  406b0c:	f7fd f868 	bl	403be0 <__aeabi_dsub>
  406b10:	4622      	mov	r2, r4
  406b12:	462b      	mov	r3, r5
  406b14:	4606      	mov	r6, r0
  406b16:	460f      	mov	r7, r1
  406b18:	f7fd fca6 	bl	404468 <__aeabi_dcmpgt>
  406b1c:	4680      	mov	r8, r0
  406b1e:	2800      	cmp	r0, #0
  406b20:	f040 8105 	bne.w	406d2e <_dtoa_r+0xcee>
  406b24:	4622      	mov	r2, r4
  406b26:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  406b2a:	4630      	mov	r0, r6
  406b2c:	4639      	mov	r1, r7
  406b2e:	f7fd fc7d 	bl	40442c <__aeabi_dcmplt>
  406b32:	b108      	cbz	r0, 406b38 <_dtoa_r+0xaf8>
  406b34:	4646      	mov	r6, r8
  406b36:	e6b5      	b.n	4068a4 <_dtoa_r+0x864>
  406b38:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  406b3c:	f7ff bb89 	b.w	406252 <_dtoa_r+0x212>
  406b40:	9807      	ldr	r0, [sp, #28]
  406b42:	f7ff baae 	b.w	4060a2 <_dtoa_r+0x62>
  406b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406b4a:	970a      	str	r7, [sp, #40]	; 0x28
  406b4c:	1afb      	subs	r3, r7, r3
  406b4e:	441a      	add	r2, r3
  406b50:	920b      	str	r2, [sp, #44]	; 0x2c
  406b52:	2700      	movs	r7, #0
  406b54:	e461      	b.n	40641a <_dtoa_r+0x3da>
  406b56:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  406b5a:	f04f 0802 	mov.w	r8, #2
  406b5e:	e5bb      	b.n	4066d8 <_dtoa_r+0x698>
  406b60:	461c      	mov	r4, r3
  406b62:	2100      	movs	r1, #0
  406b64:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406b68:	e58a      	b.n	406680 <_dtoa_r+0x640>
  406b6a:	2401      	movs	r4, #1
  406b6c:	9421      	str	r4, [sp, #132]	; 0x84
  406b6e:	940d      	str	r4, [sp, #52]	; 0x34
  406b70:	9406      	str	r4, [sp, #24]
  406b72:	e7f6      	b.n	406b62 <_dtoa_r+0xb22>
  406b74:	2a00      	cmp	r2, #0
  406b76:	46d0      	mov	r8, sl
  406b78:	f8cd b014 	str.w	fp, [sp, #20]
  406b7c:	469a      	mov	sl, r3
  406b7e:	dd11      	ble.n	406ba4 <_dtoa_r+0xb64>
  406b80:	4621      	mov	r1, r4
  406b82:	2201      	movs	r2, #1
  406b84:	4648      	mov	r0, r9
  406b86:	f000 fffb 	bl	407b80 <__lshift>
  406b8a:	4641      	mov	r1, r8
  406b8c:	4604      	mov	r4, r0
  406b8e:	f001 f84f 	bl	407c30 <__mcmp>
  406b92:	2800      	cmp	r0, #0
  406b94:	f340 8149 	ble.w	406e2a <_dtoa_r+0xdea>
  406b98:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406b9c:	f000 8106 	beq.w	406dac <_dtoa_r+0xd6c>
  406ba0:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406ba4:	46b3      	mov	fp, r6
  406ba6:	f887 a000 	strb.w	sl, [r7]
  406baa:	1c7d      	adds	r5, r7, #1
  406bac:	9e05      	ldr	r6, [sp, #20]
  406bae:	9408      	str	r4, [sp, #32]
  406bb0:	e502      	b.n	4065b8 <_dtoa_r+0x578>
  406bb2:	d104      	bne.n	406bbe <_dtoa_r+0xb7e>
  406bb4:	f01a 0f01 	tst.w	sl, #1
  406bb8:	d001      	beq.n	406bbe <_dtoa_r+0xb7e>
  406bba:	e4ed      	b.n	406598 <_dtoa_r+0x558>
  406bbc:	4615      	mov	r5, r2
  406bbe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406bc2:	2b30      	cmp	r3, #48	; 0x30
  406bc4:	f105 32ff 	add.w	r2, r5, #4294967295
  406bc8:	d0f8      	beq.n	406bbc <_dtoa_r+0xb7c>
  406bca:	e4f5      	b.n	4065b8 <_dtoa_r+0x578>
  406bcc:	9b04      	ldr	r3, [sp, #16]
  406bce:	425c      	negs	r4, r3
  406bd0:	2c00      	cmp	r4, #0
  406bd2:	f000 80bf 	beq.w	406d54 <_dtoa_r+0xd14>
  406bd6:	4b8a      	ldr	r3, [pc, #552]	; (406e00 <_dtoa_r+0xdc0>)
  406bd8:	f004 020f 	and.w	r2, r4, #15
  406bdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406be0:	e9d3 2300 	ldrd	r2, r3, [r3]
  406be4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406be8:	f7fd f9ae 	bl	403f48 <__aeabi_dmul>
  406bec:	1124      	asrs	r4, r4, #4
  406bee:	4606      	mov	r6, r0
  406bf0:	460f      	mov	r7, r1
  406bf2:	f000 812a 	beq.w	406e4a <_dtoa_r+0xe0a>
  406bf6:	4d83      	ldr	r5, [pc, #524]	; (406e04 <_dtoa_r+0xdc4>)
  406bf8:	f04f 0802 	mov.w	r8, #2
  406bfc:	07e2      	lsls	r2, r4, #31
  406bfe:	d509      	bpl.n	406c14 <_dtoa_r+0xbd4>
  406c00:	4630      	mov	r0, r6
  406c02:	4639      	mov	r1, r7
  406c04:	e9d5 2300 	ldrd	r2, r3, [r5]
  406c08:	f7fd f99e 	bl	403f48 <__aeabi_dmul>
  406c0c:	f108 0801 	add.w	r8, r8, #1
  406c10:	4606      	mov	r6, r0
  406c12:	460f      	mov	r7, r1
  406c14:	1064      	asrs	r4, r4, #1
  406c16:	f105 0508 	add.w	r5, r5, #8
  406c1a:	d1ef      	bne.n	406bfc <_dtoa_r+0xbbc>
  406c1c:	e576      	b.n	40670c <_dtoa_r+0x6cc>
  406c1e:	9907      	ldr	r1, [sp, #28]
  406c20:	2230      	movs	r2, #48	; 0x30
  406c22:	700a      	strb	r2, [r1, #0]
  406c24:	9a04      	ldr	r2, [sp, #16]
  406c26:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406c2a:	3201      	adds	r2, #1
  406c2c:	9204      	str	r2, [sp, #16]
  406c2e:	f7ff bbd0 	b.w	4063d2 <_dtoa_r+0x392>
  406c32:	6871      	ldr	r1, [r6, #4]
  406c34:	4648      	mov	r0, r9
  406c36:	f000 fdf3 	bl	407820 <_Balloc>
  406c3a:	6933      	ldr	r3, [r6, #16]
  406c3c:	1c9a      	adds	r2, r3, #2
  406c3e:	4605      	mov	r5, r0
  406c40:	0092      	lsls	r2, r2, #2
  406c42:	f106 010c 	add.w	r1, r6, #12
  406c46:	300c      	adds	r0, #12
  406c48:	f7fd fc7e 	bl	404548 <memcpy>
  406c4c:	4629      	mov	r1, r5
  406c4e:	2201      	movs	r2, #1
  406c50:	4648      	mov	r0, r9
  406c52:	f000 ff95 	bl	407b80 <__lshift>
  406c56:	9005      	str	r0, [sp, #20]
  406c58:	e670      	b.n	40693c <_dtoa_r+0x8fc>
  406c5a:	2b39      	cmp	r3, #57	; 0x39
  406c5c:	f8cd b014 	str.w	fp, [sp, #20]
  406c60:	46d0      	mov	r8, sl
  406c62:	f000 80a3 	beq.w	406dac <_dtoa_r+0xd6c>
  406c66:	f103 0a01 	add.w	sl, r3, #1
  406c6a:	46b3      	mov	fp, r6
  406c6c:	f887 a000 	strb.w	sl, [r7]
  406c70:	1c7d      	adds	r5, r7, #1
  406c72:	9e05      	ldr	r6, [sp, #20]
  406c74:	9408      	str	r4, [sp, #32]
  406c76:	e49f      	b.n	4065b8 <_dtoa_r+0x578>
  406c78:	465a      	mov	r2, fp
  406c7a:	46d0      	mov	r8, sl
  406c7c:	46b3      	mov	fp, r6
  406c7e:	469a      	mov	sl, r3
  406c80:	4616      	mov	r6, r2
  406c82:	e47d      	b.n	406580 <_dtoa_r+0x540>
  406c84:	495e      	ldr	r1, [pc, #376]	; (406e00 <_dtoa_r+0xdc0>)
  406c86:	f108 3aff 	add.w	sl, r8, #4294967295
  406c8a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  406c8e:	4622      	mov	r2, r4
  406c90:	462b      	mov	r3, r5
  406c92:	e9d1 0100 	ldrd	r0, r1, [r1]
  406c96:	f7fd f957 	bl	403f48 <__aeabi_dmul>
  406c9a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  406c9e:	4639      	mov	r1, r7
  406ca0:	4630      	mov	r0, r6
  406ca2:	f7fd fc01 	bl	4044a8 <__aeabi_d2iz>
  406ca6:	4604      	mov	r4, r0
  406ca8:	f7fd f8e8 	bl	403e7c <__aeabi_i2d>
  406cac:	4602      	mov	r2, r0
  406cae:	460b      	mov	r3, r1
  406cb0:	4630      	mov	r0, r6
  406cb2:	4639      	mov	r1, r7
  406cb4:	f7fc ff94 	bl	403be0 <__aeabi_dsub>
  406cb8:	9a07      	ldr	r2, [sp, #28]
  406cba:	3430      	adds	r4, #48	; 0x30
  406cbc:	f1b8 0f01 	cmp.w	r8, #1
  406cc0:	4606      	mov	r6, r0
  406cc2:	460f      	mov	r7, r1
  406cc4:	7014      	strb	r4, [r2, #0]
  406cc6:	f102 0501 	add.w	r5, r2, #1
  406cca:	d01e      	beq.n	406d0a <_dtoa_r+0xcca>
  406ccc:	9b07      	ldr	r3, [sp, #28]
  406cce:	eb03 0b08 	add.w	fp, r3, r8
  406cd2:	46a8      	mov	r8, r5
  406cd4:	2200      	movs	r2, #0
  406cd6:	4b4c      	ldr	r3, [pc, #304]	; (406e08 <_dtoa_r+0xdc8>)
  406cd8:	4630      	mov	r0, r6
  406cda:	4639      	mov	r1, r7
  406cdc:	f7fd f934 	bl	403f48 <__aeabi_dmul>
  406ce0:	460f      	mov	r7, r1
  406ce2:	4606      	mov	r6, r0
  406ce4:	f7fd fbe0 	bl	4044a8 <__aeabi_d2iz>
  406ce8:	4604      	mov	r4, r0
  406cea:	f7fd f8c7 	bl	403e7c <__aeabi_i2d>
  406cee:	3430      	adds	r4, #48	; 0x30
  406cf0:	4602      	mov	r2, r0
  406cf2:	460b      	mov	r3, r1
  406cf4:	4630      	mov	r0, r6
  406cf6:	4639      	mov	r1, r7
  406cf8:	f7fc ff72 	bl	403be0 <__aeabi_dsub>
  406cfc:	f808 4b01 	strb.w	r4, [r8], #1
  406d00:	45c3      	cmp	fp, r8
  406d02:	4606      	mov	r6, r0
  406d04:	460f      	mov	r7, r1
  406d06:	d1e5      	bne.n	406cd4 <_dtoa_r+0xc94>
  406d08:	4455      	add	r5, sl
  406d0a:	2200      	movs	r2, #0
  406d0c:	4b3f      	ldr	r3, [pc, #252]	; (406e0c <_dtoa_r+0xdcc>)
  406d0e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406d12:	f7fc ff67 	bl	403be4 <__adddf3>
  406d16:	4632      	mov	r2, r6
  406d18:	463b      	mov	r3, r7
  406d1a:	f7fd fb87 	bl	40442c <__aeabi_dcmplt>
  406d1e:	2800      	cmp	r0, #0
  406d20:	d04c      	beq.n	406dbc <_dtoa_r+0xd7c>
  406d22:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d24:	9304      	str	r3, [sp, #16]
  406d26:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406d2a:	f7ff bb46 	b.w	4063ba <_dtoa_r+0x37a>
  406d2e:	f04f 0800 	mov.w	r8, #0
  406d32:	4646      	mov	r6, r8
  406d34:	e6a8      	b.n	406a88 <_dtoa_r+0xa48>
  406d36:	9b05      	ldr	r3, [sp, #20]
  406d38:	9a06      	ldr	r2, [sp, #24]
  406d3a:	1a9d      	subs	r5, r3, r2
  406d3c:	2300      	movs	r3, #0
  406d3e:	f7ff bb72 	b.w	406426 <_dtoa_r+0x3e6>
  406d42:	2700      	movs	r7, #0
  406d44:	e6ca      	b.n	406adc <_dtoa_r+0xa9c>
  406d46:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406d48:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406d4a:	9d05      	ldr	r5, [sp, #20]
  406d4c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406d50:	f7ff bb69 	b.w	406426 <_dtoa_r+0x3e6>
  406d54:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  406d58:	f04f 0802 	mov.w	r8, #2
  406d5c:	e4d6      	b.n	40670c <_dtoa_r+0x6cc>
  406d5e:	9408      	str	r4, [sp, #32]
  406d60:	e5a0      	b.n	4068a4 <_dtoa_r+0x864>
  406d62:	9b06      	ldr	r3, [sp, #24]
  406d64:	2b00      	cmp	r3, #0
  406d66:	f43f aebf 	beq.w	406ae8 <_dtoa_r+0xaa8>
  406d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406d6c:	2b00      	cmp	r3, #0
  406d6e:	f77f aee3 	ble.w	406b38 <_dtoa_r+0xaf8>
  406d72:	2200      	movs	r2, #0
  406d74:	4b24      	ldr	r3, [pc, #144]	; (406e08 <_dtoa_r+0xdc8>)
  406d76:	4630      	mov	r0, r6
  406d78:	4639      	mov	r1, r7
  406d7a:	f7fd f8e5 	bl	403f48 <__aeabi_dmul>
  406d7e:	4606      	mov	r6, r0
  406d80:	460f      	mov	r7, r1
  406d82:	f108 0001 	add.w	r0, r8, #1
  406d86:	f7fd f879 	bl	403e7c <__aeabi_i2d>
  406d8a:	4632      	mov	r2, r6
  406d8c:	463b      	mov	r3, r7
  406d8e:	f7fd f8db 	bl	403f48 <__aeabi_dmul>
  406d92:	2200      	movs	r2, #0
  406d94:	4b18      	ldr	r3, [pc, #96]	; (406df8 <_dtoa_r+0xdb8>)
  406d96:	f7fc ff25 	bl	403be4 <__adddf3>
  406d9a:	9a04      	ldr	r2, [sp, #16]
  406d9c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  406da0:	3a01      	subs	r2, #1
  406da2:	4604      	mov	r4, r0
  406da4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406da8:	9211      	str	r2, [sp, #68]	; 0x44
  406daa:	e4d0      	b.n	40674e <_dtoa_r+0x70e>
  406dac:	2239      	movs	r2, #57	; 0x39
  406dae:	46b3      	mov	fp, r6
  406db0:	9408      	str	r4, [sp, #32]
  406db2:	9e05      	ldr	r6, [sp, #20]
  406db4:	703a      	strb	r2, [r7, #0]
  406db6:	1c7d      	adds	r5, r7, #1
  406db8:	f7ff bbf0 	b.w	40659c <_dtoa_r+0x55c>
  406dbc:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  406dc0:	2000      	movs	r0, #0
  406dc2:	4912      	ldr	r1, [pc, #72]	; (406e0c <_dtoa_r+0xdcc>)
  406dc4:	f7fc ff0c 	bl	403be0 <__aeabi_dsub>
  406dc8:	4632      	mov	r2, r6
  406dca:	463b      	mov	r3, r7
  406dcc:	f7fd fb4c 	bl	404468 <__aeabi_dcmpgt>
  406dd0:	b908      	cbnz	r0, 406dd6 <_dtoa_r+0xd96>
  406dd2:	e6b1      	b.n	406b38 <_dtoa_r+0xaf8>
  406dd4:	4615      	mov	r5, r2
  406dd6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406dda:	2b30      	cmp	r3, #48	; 0x30
  406ddc:	f105 32ff 	add.w	r2, r5, #4294967295
  406de0:	d0f8      	beq.n	406dd4 <_dtoa_r+0xd94>
  406de2:	e530      	b.n	406846 <_dtoa_r+0x806>
  406de4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406de6:	9304      	str	r3, [sp, #16]
  406de8:	f7ff bae7 	b.w	4063ba <_dtoa_r+0x37a>
  406dec:	f1ba 0f00 	cmp.w	sl, #0
  406df0:	f47f ad7a 	bne.w	4068e8 <_dtoa_r+0x8a8>
  406df4:	e661      	b.n	406aba <_dtoa_r+0xa7a>
  406df6:	bf00      	nop
  406df8:	401c0000 	.word	0x401c0000
  406dfc:	40140000 	.word	0x40140000
  406e00:	00408b98 	.word	0x00408b98
  406e04:	00408c60 	.word	0x00408c60
  406e08:	40240000 	.word	0x40240000
  406e0c:	3fe00000 	.word	0x3fe00000
  406e10:	2b39      	cmp	r3, #57	; 0x39
  406e12:	f8cd b014 	str.w	fp, [sp, #20]
  406e16:	46d0      	mov	r8, sl
  406e18:	f8dd b008 	ldr.w	fp, [sp, #8]
  406e1c:	469a      	mov	sl, r3
  406e1e:	d0c5      	beq.n	406dac <_dtoa_r+0xd6c>
  406e20:	f1bb 0f00 	cmp.w	fp, #0
  406e24:	f73f aebc 	bgt.w	406ba0 <_dtoa_r+0xb60>
  406e28:	e6bc      	b.n	406ba4 <_dtoa_r+0xb64>
  406e2a:	f47f aebb 	bne.w	406ba4 <_dtoa_r+0xb64>
  406e2e:	f01a 0f01 	tst.w	sl, #1
  406e32:	f43f aeb7 	beq.w	406ba4 <_dtoa_r+0xb64>
  406e36:	e6af      	b.n	406b98 <_dtoa_r+0xb58>
  406e38:	f04f 0800 	mov.w	r8, #0
  406e3c:	4646      	mov	r6, r8
  406e3e:	e531      	b.n	4068a4 <_dtoa_r+0x864>
  406e40:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406e42:	2b02      	cmp	r3, #2
  406e44:	dc21      	bgt.n	406e8a <_dtoa_r+0xe4a>
  406e46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406e48:	e604      	b.n	406a54 <_dtoa_r+0xa14>
  406e4a:	f04f 0802 	mov.w	r8, #2
  406e4e:	e45d      	b.n	40670c <_dtoa_r+0x6cc>
  406e50:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406e52:	2b02      	cmp	r3, #2
  406e54:	dc19      	bgt.n	406e8a <_dtoa_r+0xe4a>
  406e56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406e58:	e563      	b.n	406922 <_dtoa_r+0x8e2>
  406e5a:	2400      	movs	r4, #0
  406e5c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  406e60:	4621      	mov	r1, r4
  406e62:	4648      	mov	r0, r9
  406e64:	f000 fcdc 	bl	407820 <_Balloc>
  406e68:	f04f 33ff 	mov.w	r3, #4294967295
  406e6c:	9306      	str	r3, [sp, #24]
  406e6e:	930d      	str	r3, [sp, #52]	; 0x34
  406e70:	2301      	movs	r3, #1
  406e72:	9007      	str	r0, [sp, #28]
  406e74:	9421      	str	r4, [sp, #132]	; 0x84
  406e76:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406e7a:	9309      	str	r3, [sp, #36]	; 0x24
  406e7c:	f7ff b9e9 	b.w	406252 <_dtoa_r+0x212>
  406e80:	f43f ab3d 	beq.w	4064fe <_dtoa_r+0x4be>
  406e84:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406e88:	e522      	b.n	4068d0 <_dtoa_r+0x890>
  406e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406e8c:	9306      	str	r3, [sp, #24]
  406e8e:	e5e9      	b.n	406a64 <_dtoa_r+0xa24>
  406e90:	2501      	movs	r5, #1
  406e92:	f7ff b9a8 	b.w	4061e6 <_dtoa_r+0x1a6>
  406e96:	bf00      	nop

00406e98 <__libc_fini_array>:
  406e98:	b538      	push	{r3, r4, r5, lr}
  406e9a:	4d07      	ldr	r5, [pc, #28]	; (406eb8 <__libc_fini_array+0x20>)
  406e9c:	4c07      	ldr	r4, [pc, #28]	; (406ebc <__libc_fini_array+0x24>)
  406e9e:	1b2c      	subs	r4, r5, r4
  406ea0:	10a4      	asrs	r4, r4, #2
  406ea2:	d005      	beq.n	406eb0 <__libc_fini_array+0x18>
  406ea4:	3c01      	subs	r4, #1
  406ea6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406eaa:	4798      	blx	r3
  406eac:	2c00      	cmp	r4, #0
  406eae:	d1f9      	bne.n	406ea4 <__libc_fini_array+0xc>
  406eb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406eb4:	f001 bef8 	b.w	408ca8 <_fini>
  406eb8:	00408cb8 	.word	0x00408cb8
  406ebc:	00408cb4 	.word	0x00408cb4

00406ec0 <_malloc_trim_r>:
  406ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406ec2:	4f23      	ldr	r7, [pc, #140]	; (406f50 <_malloc_trim_r+0x90>)
  406ec4:	460c      	mov	r4, r1
  406ec6:	4606      	mov	r6, r0
  406ec8:	f000 fca6 	bl	407818 <__malloc_lock>
  406ecc:	68bb      	ldr	r3, [r7, #8]
  406ece:	685d      	ldr	r5, [r3, #4]
  406ed0:	f025 0503 	bic.w	r5, r5, #3
  406ed4:	1b29      	subs	r1, r5, r4
  406ed6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  406eda:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406ede:	f021 010f 	bic.w	r1, r1, #15
  406ee2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406ee6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406eea:	db07      	blt.n	406efc <_malloc_trim_r+0x3c>
  406eec:	2100      	movs	r1, #0
  406eee:	4630      	mov	r0, r6
  406ef0:	f001 f994 	bl	40821c <_sbrk_r>
  406ef4:	68bb      	ldr	r3, [r7, #8]
  406ef6:	442b      	add	r3, r5
  406ef8:	4298      	cmp	r0, r3
  406efa:	d004      	beq.n	406f06 <_malloc_trim_r+0x46>
  406efc:	4630      	mov	r0, r6
  406efe:	f000 fc8d 	bl	40781c <__malloc_unlock>
  406f02:	2000      	movs	r0, #0
  406f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f06:	4261      	negs	r1, r4
  406f08:	4630      	mov	r0, r6
  406f0a:	f001 f987 	bl	40821c <_sbrk_r>
  406f0e:	3001      	adds	r0, #1
  406f10:	d00d      	beq.n	406f2e <_malloc_trim_r+0x6e>
  406f12:	4b10      	ldr	r3, [pc, #64]	; (406f54 <_malloc_trim_r+0x94>)
  406f14:	68ba      	ldr	r2, [r7, #8]
  406f16:	6819      	ldr	r1, [r3, #0]
  406f18:	1b2d      	subs	r5, r5, r4
  406f1a:	f045 0501 	orr.w	r5, r5, #1
  406f1e:	4630      	mov	r0, r6
  406f20:	1b09      	subs	r1, r1, r4
  406f22:	6055      	str	r5, [r2, #4]
  406f24:	6019      	str	r1, [r3, #0]
  406f26:	f000 fc79 	bl	40781c <__malloc_unlock>
  406f2a:	2001      	movs	r0, #1
  406f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f2e:	2100      	movs	r1, #0
  406f30:	4630      	mov	r0, r6
  406f32:	f001 f973 	bl	40821c <_sbrk_r>
  406f36:	68ba      	ldr	r2, [r7, #8]
  406f38:	1a83      	subs	r3, r0, r2
  406f3a:	2b0f      	cmp	r3, #15
  406f3c:	ddde      	ble.n	406efc <_malloc_trim_r+0x3c>
  406f3e:	4c06      	ldr	r4, [pc, #24]	; (406f58 <_malloc_trim_r+0x98>)
  406f40:	4904      	ldr	r1, [pc, #16]	; (406f54 <_malloc_trim_r+0x94>)
  406f42:	6824      	ldr	r4, [r4, #0]
  406f44:	f043 0301 	orr.w	r3, r3, #1
  406f48:	1b00      	subs	r0, r0, r4
  406f4a:	6053      	str	r3, [r2, #4]
  406f4c:	6008      	str	r0, [r1, #0]
  406f4e:	e7d5      	b.n	406efc <_malloc_trim_r+0x3c>
  406f50:	2040047c 	.word	0x2040047c
  406f54:	2040c370 	.word	0x2040c370
  406f58:	20400888 	.word	0x20400888

00406f5c <_free_r>:
  406f5c:	2900      	cmp	r1, #0
  406f5e:	d045      	beq.n	406fec <_free_r+0x90>
  406f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f64:	460d      	mov	r5, r1
  406f66:	4680      	mov	r8, r0
  406f68:	f000 fc56 	bl	407818 <__malloc_lock>
  406f6c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406f70:	496a      	ldr	r1, [pc, #424]	; (40711c <_free_r+0x1c0>)
  406f72:	f027 0301 	bic.w	r3, r7, #1
  406f76:	f1a5 0408 	sub.w	r4, r5, #8
  406f7a:	18e2      	adds	r2, r4, r3
  406f7c:	688e      	ldr	r6, [r1, #8]
  406f7e:	6850      	ldr	r0, [r2, #4]
  406f80:	42b2      	cmp	r2, r6
  406f82:	f020 0003 	bic.w	r0, r0, #3
  406f86:	d062      	beq.n	40704e <_free_r+0xf2>
  406f88:	07fe      	lsls	r6, r7, #31
  406f8a:	6050      	str	r0, [r2, #4]
  406f8c:	d40b      	bmi.n	406fa6 <_free_r+0x4a>
  406f8e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406f92:	1be4      	subs	r4, r4, r7
  406f94:	f101 0e08 	add.w	lr, r1, #8
  406f98:	68a5      	ldr	r5, [r4, #8]
  406f9a:	4575      	cmp	r5, lr
  406f9c:	443b      	add	r3, r7
  406f9e:	d06f      	beq.n	407080 <_free_r+0x124>
  406fa0:	68e7      	ldr	r7, [r4, #12]
  406fa2:	60ef      	str	r7, [r5, #12]
  406fa4:	60bd      	str	r5, [r7, #8]
  406fa6:	1815      	adds	r5, r2, r0
  406fa8:	686d      	ldr	r5, [r5, #4]
  406faa:	07ed      	lsls	r5, r5, #31
  406fac:	d542      	bpl.n	407034 <_free_r+0xd8>
  406fae:	f043 0201 	orr.w	r2, r3, #1
  406fb2:	6062      	str	r2, [r4, #4]
  406fb4:	50e3      	str	r3, [r4, r3]
  406fb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406fba:	d218      	bcs.n	406fee <_free_r+0x92>
  406fbc:	08db      	lsrs	r3, r3, #3
  406fbe:	1c5a      	adds	r2, r3, #1
  406fc0:	684d      	ldr	r5, [r1, #4]
  406fc2:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  406fc6:	60a7      	str	r7, [r4, #8]
  406fc8:	2001      	movs	r0, #1
  406fca:	109b      	asrs	r3, r3, #2
  406fcc:	fa00 f303 	lsl.w	r3, r0, r3
  406fd0:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  406fd4:	431d      	orrs	r5, r3
  406fd6:	3808      	subs	r0, #8
  406fd8:	60e0      	str	r0, [r4, #12]
  406fda:	604d      	str	r5, [r1, #4]
  406fdc:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  406fe0:	60fc      	str	r4, [r7, #12]
  406fe2:	4640      	mov	r0, r8
  406fe4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406fe8:	f000 bc18 	b.w	40781c <__malloc_unlock>
  406fec:	4770      	bx	lr
  406fee:	0a5a      	lsrs	r2, r3, #9
  406ff0:	2a04      	cmp	r2, #4
  406ff2:	d853      	bhi.n	40709c <_free_r+0x140>
  406ff4:	099a      	lsrs	r2, r3, #6
  406ff6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406ffa:	007f      	lsls	r7, r7, #1
  406ffc:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407000:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  407004:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  407008:	4944      	ldr	r1, [pc, #272]	; (40711c <_free_r+0x1c0>)
  40700a:	3808      	subs	r0, #8
  40700c:	4290      	cmp	r0, r2
  40700e:	d04d      	beq.n	4070ac <_free_r+0x150>
  407010:	6851      	ldr	r1, [r2, #4]
  407012:	f021 0103 	bic.w	r1, r1, #3
  407016:	428b      	cmp	r3, r1
  407018:	d202      	bcs.n	407020 <_free_r+0xc4>
  40701a:	6892      	ldr	r2, [r2, #8]
  40701c:	4290      	cmp	r0, r2
  40701e:	d1f7      	bne.n	407010 <_free_r+0xb4>
  407020:	68d0      	ldr	r0, [r2, #12]
  407022:	60e0      	str	r0, [r4, #12]
  407024:	60a2      	str	r2, [r4, #8]
  407026:	6084      	str	r4, [r0, #8]
  407028:	60d4      	str	r4, [r2, #12]
  40702a:	4640      	mov	r0, r8
  40702c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407030:	f000 bbf4 	b.w	40781c <__malloc_unlock>
  407034:	6895      	ldr	r5, [r2, #8]
  407036:	4f3a      	ldr	r7, [pc, #232]	; (407120 <_free_r+0x1c4>)
  407038:	42bd      	cmp	r5, r7
  40703a:	4403      	add	r3, r0
  40703c:	d03f      	beq.n	4070be <_free_r+0x162>
  40703e:	68d0      	ldr	r0, [r2, #12]
  407040:	60e8      	str	r0, [r5, #12]
  407042:	f043 0201 	orr.w	r2, r3, #1
  407046:	6085      	str	r5, [r0, #8]
  407048:	6062      	str	r2, [r4, #4]
  40704a:	50e3      	str	r3, [r4, r3]
  40704c:	e7b3      	b.n	406fb6 <_free_r+0x5a>
  40704e:	07ff      	lsls	r7, r7, #31
  407050:	4403      	add	r3, r0
  407052:	d407      	bmi.n	407064 <_free_r+0x108>
  407054:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407058:	1aa4      	subs	r4, r4, r2
  40705a:	4413      	add	r3, r2
  40705c:	68a0      	ldr	r0, [r4, #8]
  40705e:	68e2      	ldr	r2, [r4, #12]
  407060:	60c2      	str	r2, [r0, #12]
  407062:	6090      	str	r0, [r2, #8]
  407064:	4a2f      	ldr	r2, [pc, #188]	; (407124 <_free_r+0x1c8>)
  407066:	6812      	ldr	r2, [r2, #0]
  407068:	f043 0001 	orr.w	r0, r3, #1
  40706c:	4293      	cmp	r3, r2
  40706e:	6060      	str	r0, [r4, #4]
  407070:	608c      	str	r4, [r1, #8]
  407072:	d3b6      	bcc.n	406fe2 <_free_r+0x86>
  407074:	4b2c      	ldr	r3, [pc, #176]	; (407128 <_free_r+0x1cc>)
  407076:	4640      	mov	r0, r8
  407078:	6819      	ldr	r1, [r3, #0]
  40707a:	f7ff ff21 	bl	406ec0 <_malloc_trim_r>
  40707e:	e7b0      	b.n	406fe2 <_free_r+0x86>
  407080:	1811      	adds	r1, r2, r0
  407082:	6849      	ldr	r1, [r1, #4]
  407084:	07c9      	lsls	r1, r1, #31
  407086:	d444      	bmi.n	407112 <_free_r+0x1b6>
  407088:	6891      	ldr	r1, [r2, #8]
  40708a:	68d2      	ldr	r2, [r2, #12]
  40708c:	60ca      	str	r2, [r1, #12]
  40708e:	4403      	add	r3, r0
  407090:	f043 0001 	orr.w	r0, r3, #1
  407094:	6091      	str	r1, [r2, #8]
  407096:	6060      	str	r0, [r4, #4]
  407098:	50e3      	str	r3, [r4, r3]
  40709a:	e7a2      	b.n	406fe2 <_free_r+0x86>
  40709c:	2a14      	cmp	r2, #20
  40709e:	d817      	bhi.n	4070d0 <_free_r+0x174>
  4070a0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4070a4:	007f      	lsls	r7, r7, #1
  4070a6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4070aa:	e7a9      	b.n	407000 <_free_r+0xa4>
  4070ac:	10aa      	asrs	r2, r5, #2
  4070ae:	684b      	ldr	r3, [r1, #4]
  4070b0:	2501      	movs	r5, #1
  4070b2:	fa05 f202 	lsl.w	r2, r5, r2
  4070b6:	4313      	orrs	r3, r2
  4070b8:	604b      	str	r3, [r1, #4]
  4070ba:	4602      	mov	r2, r0
  4070bc:	e7b1      	b.n	407022 <_free_r+0xc6>
  4070be:	f043 0201 	orr.w	r2, r3, #1
  4070c2:	614c      	str	r4, [r1, #20]
  4070c4:	610c      	str	r4, [r1, #16]
  4070c6:	60e5      	str	r5, [r4, #12]
  4070c8:	60a5      	str	r5, [r4, #8]
  4070ca:	6062      	str	r2, [r4, #4]
  4070cc:	50e3      	str	r3, [r4, r3]
  4070ce:	e788      	b.n	406fe2 <_free_r+0x86>
  4070d0:	2a54      	cmp	r2, #84	; 0x54
  4070d2:	d806      	bhi.n	4070e2 <_free_r+0x186>
  4070d4:	0b1a      	lsrs	r2, r3, #12
  4070d6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4070da:	007f      	lsls	r7, r7, #1
  4070dc:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4070e0:	e78e      	b.n	407000 <_free_r+0xa4>
  4070e2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4070e6:	d806      	bhi.n	4070f6 <_free_r+0x19a>
  4070e8:	0bda      	lsrs	r2, r3, #15
  4070ea:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4070ee:	007f      	lsls	r7, r7, #1
  4070f0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4070f4:	e784      	b.n	407000 <_free_r+0xa4>
  4070f6:	f240 5054 	movw	r0, #1364	; 0x554
  4070fa:	4282      	cmp	r2, r0
  4070fc:	d806      	bhi.n	40710c <_free_r+0x1b0>
  4070fe:	0c9a      	lsrs	r2, r3, #18
  407100:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407104:	007f      	lsls	r7, r7, #1
  407106:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40710a:	e779      	b.n	407000 <_free_r+0xa4>
  40710c:	27fe      	movs	r7, #254	; 0xfe
  40710e:	257e      	movs	r5, #126	; 0x7e
  407110:	e776      	b.n	407000 <_free_r+0xa4>
  407112:	f043 0201 	orr.w	r2, r3, #1
  407116:	6062      	str	r2, [r4, #4]
  407118:	50e3      	str	r3, [r4, r3]
  40711a:	e762      	b.n	406fe2 <_free_r+0x86>
  40711c:	2040047c 	.word	0x2040047c
  407120:	20400484 	.word	0x20400484
  407124:	20400884 	.word	0x20400884
  407128:	2040c36c 	.word	0x2040c36c

0040712c <_localeconv_r>:
  40712c:	4800      	ldr	r0, [pc, #0]	; (407130 <_localeconv_r+0x4>)
  40712e:	4770      	bx	lr
  407130:	20400444 	.word	0x20400444

00407134 <_malloc_r>:
  407134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407138:	f101 050b 	add.w	r5, r1, #11
  40713c:	2d16      	cmp	r5, #22
  40713e:	b083      	sub	sp, #12
  407140:	4606      	mov	r6, r0
  407142:	f240 809f 	bls.w	407284 <_malloc_r+0x150>
  407146:	f035 0507 	bics.w	r5, r5, #7
  40714a:	f100 80bf 	bmi.w	4072cc <_malloc_r+0x198>
  40714e:	42a9      	cmp	r1, r5
  407150:	f200 80bc 	bhi.w	4072cc <_malloc_r+0x198>
  407154:	f000 fb60 	bl	407818 <__malloc_lock>
  407158:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40715c:	f0c0 829c 	bcc.w	407698 <_malloc_r+0x564>
  407160:	0a6b      	lsrs	r3, r5, #9
  407162:	f000 80ba 	beq.w	4072da <_malloc_r+0x1a6>
  407166:	2b04      	cmp	r3, #4
  407168:	f200 8183 	bhi.w	407472 <_malloc_r+0x33e>
  40716c:	09a8      	lsrs	r0, r5, #6
  40716e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  407172:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407176:	3038      	adds	r0, #56	; 0x38
  407178:	4fc4      	ldr	r7, [pc, #784]	; (40748c <_malloc_r+0x358>)
  40717a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40717e:	f1a3 0108 	sub.w	r1, r3, #8
  407182:	685c      	ldr	r4, [r3, #4]
  407184:	42a1      	cmp	r1, r4
  407186:	d107      	bne.n	407198 <_malloc_r+0x64>
  407188:	e0ac      	b.n	4072e4 <_malloc_r+0x1b0>
  40718a:	2a00      	cmp	r2, #0
  40718c:	f280 80ac 	bge.w	4072e8 <_malloc_r+0x1b4>
  407190:	68e4      	ldr	r4, [r4, #12]
  407192:	42a1      	cmp	r1, r4
  407194:	f000 80a6 	beq.w	4072e4 <_malloc_r+0x1b0>
  407198:	6863      	ldr	r3, [r4, #4]
  40719a:	f023 0303 	bic.w	r3, r3, #3
  40719e:	1b5a      	subs	r2, r3, r5
  4071a0:	2a0f      	cmp	r2, #15
  4071a2:	ddf2      	ble.n	40718a <_malloc_r+0x56>
  4071a4:	49b9      	ldr	r1, [pc, #740]	; (40748c <_malloc_r+0x358>)
  4071a6:	693c      	ldr	r4, [r7, #16]
  4071a8:	f101 0e08 	add.w	lr, r1, #8
  4071ac:	4574      	cmp	r4, lr
  4071ae:	f000 81b3 	beq.w	407518 <_malloc_r+0x3e4>
  4071b2:	6863      	ldr	r3, [r4, #4]
  4071b4:	f023 0303 	bic.w	r3, r3, #3
  4071b8:	1b5a      	subs	r2, r3, r5
  4071ba:	2a0f      	cmp	r2, #15
  4071bc:	f300 8199 	bgt.w	4074f2 <_malloc_r+0x3be>
  4071c0:	2a00      	cmp	r2, #0
  4071c2:	f8c1 e014 	str.w	lr, [r1, #20]
  4071c6:	f8c1 e010 	str.w	lr, [r1, #16]
  4071ca:	f280 809e 	bge.w	40730a <_malloc_r+0x1d6>
  4071ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4071d2:	f080 8167 	bcs.w	4074a4 <_malloc_r+0x370>
  4071d6:	08db      	lsrs	r3, r3, #3
  4071d8:	f103 0c01 	add.w	ip, r3, #1
  4071dc:	2201      	movs	r2, #1
  4071de:	109b      	asrs	r3, r3, #2
  4071e0:	fa02 f303 	lsl.w	r3, r2, r3
  4071e4:	684a      	ldr	r2, [r1, #4]
  4071e6:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4071ea:	f8c4 8008 	str.w	r8, [r4, #8]
  4071ee:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4071f2:	431a      	orrs	r2, r3
  4071f4:	f1a9 0308 	sub.w	r3, r9, #8
  4071f8:	60e3      	str	r3, [r4, #12]
  4071fa:	604a      	str	r2, [r1, #4]
  4071fc:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  407200:	f8c8 400c 	str.w	r4, [r8, #12]
  407204:	1083      	asrs	r3, r0, #2
  407206:	2401      	movs	r4, #1
  407208:	409c      	lsls	r4, r3
  40720a:	4294      	cmp	r4, r2
  40720c:	f200 808a 	bhi.w	407324 <_malloc_r+0x1f0>
  407210:	4214      	tst	r4, r2
  407212:	d106      	bne.n	407222 <_malloc_r+0xee>
  407214:	f020 0003 	bic.w	r0, r0, #3
  407218:	0064      	lsls	r4, r4, #1
  40721a:	4214      	tst	r4, r2
  40721c:	f100 0004 	add.w	r0, r0, #4
  407220:	d0fa      	beq.n	407218 <_malloc_r+0xe4>
  407222:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407226:	46cc      	mov	ip, r9
  407228:	4680      	mov	r8, r0
  40722a:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40722e:	458c      	cmp	ip, r1
  407230:	d107      	bne.n	407242 <_malloc_r+0x10e>
  407232:	e173      	b.n	40751c <_malloc_r+0x3e8>
  407234:	2a00      	cmp	r2, #0
  407236:	f280 8181 	bge.w	40753c <_malloc_r+0x408>
  40723a:	68c9      	ldr	r1, [r1, #12]
  40723c:	458c      	cmp	ip, r1
  40723e:	f000 816d 	beq.w	40751c <_malloc_r+0x3e8>
  407242:	684b      	ldr	r3, [r1, #4]
  407244:	f023 0303 	bic.w	r3, r3, #3
  407248:	1b5a      	subs	r2, r3, r5
  40724a:	2a0f      	cmp	r2, #15
  40724c:	ddf2      	ble.n	407234 <_malloc_r+0x100>
  40724e:	460c      	mov	r4, r1
  407250:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  407254:	f854 8f08 	ldr.w	r8, [r4, #8]!
  407258:	194b      	adds	r3, r1, r5
  40725a:	f045 0501 	orr.w	r5, r5, #1
  40725e:	604d      	str	r5, [r1, #4]
  407260:	f042 0101 	orr.w	r1, r2, #1
  407264:	f8c8 c00c 	str.w	ip, [r8, #12]
  407268:	4630      	mov	r0, r6
  40726a:	f8cc 8008 	str.w	r8, [ip, #8]
  40726e:	617b      	str	r3, [r7, #20]
  407270:	613b      	str	r3, [r7, #16]
  407272:	f8c3 e00c 	str.w	lr, [r3, #12]
  407276:	f8c3 e008 	str.w	lr, [r3, #8]
  40727a:	6059      	str	r1, [r3, #4]
  40727c:	509a      	str	r2, [r3, r2]
  40727e:	f000 facd 	bl	40781c <__malloc_unlock>
  407282:	e01f      	b.n	4072c4 <_malloc_r+0x190>
  407284:	2910      	cmp	r1, #16
  407286:	d821      	bhi.n	4072cc <_malloc_r+0x198>
  407288:	f000 fac6 	bl	407818 <__malloc_lock>
  40728c:	2510      	movs	r5, #16
  40728e:	2306      	movs	r3, #6
  407290:	2002      	movs	r0, #2
  407292:	4f7e      	ldr	r7, [pc, #504]	; (40748c <_malloc_r+0x358>)
  407294:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  407298:	f1a3 0208 	sub.w	r2, r3, #8
  40729c:	685c      	ldr	r4, [r3, #4]
  40729e:	4294      	cmp	r4, r2
  4072a0:	f000 8145 	beq.w	40752e <_malloc_r+0x3fa>
  4072a4:	6863      	ldr	r3, [r4, #4]
  4072a6:	68e1      	ldr	r1, [r4, #12]
  4072a8:	68a5      	ldr	r5, [r4, #8]
  4072aa:	f023 0303 	bic.w	r3, r3, #3
  4072ae:	4423      	add	r3, r4
  4072b0:	4630      	mov	r0, r6
  4072b2:	685a      	ldr	r2, [r3, #4]
  4072b4:	60e9      	str	r1, [r5, #12]
  4072b6:	f042 0201 	orr.w	r2, r2, #1
  4072ba:	608d      	str	r5, [r1, #8]
  4072bc:	605a      	str	r2, [r3, #4]
  4072be:	f000 faad 	bl	40781c <__malloc_unlock>
  4072c2:	3408      	adds	r4, #8
  4072c4:	4620      	mov	r0, r4
  4072c6:	b003      	add	sp, #12
  4072c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072cc:	2400      	movs	r4, #0
  4072ce:	230c      	movs	r3, #12
  4072d0:	4620      	mov	r0, r4
  4072d2:	6033      	str	r3, [r6, #0]
  4072d4:	b003      	add	sp, #12
  4072d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072da:	2380      	movs	r3, #128	; 0x80
  4072dc:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4072e0:	203f      	movs	r0, #63	; 0x3f
  4072e2:	e749      	b.n	407178 <_malloc_r+0x44>
  4072e4:	4670      	mov	r0, lr
  4072e6:	e75d      	b.n	4071a4 <_malloc_r+0x70>
  4072e8:	4423      	add	r3, r4
  4072ea:	68e1      	ldr	r1, [r4, #12]
  4072ec:	685a      	ldr	r2, [r3, #4]
  4072ee:	68a5      	ldr	r5, [r4, #8]
  4072f0:	f042 0201 	orr.w	r2, r2, #1
  4072f4:	60e9      	str	r1, [r5, #12]
  4072f6:	4630      	mov	r0, r6
  4072f8:	608d      	str	r5, [r1, #8]
  4072fa:	605a      	str	r2, [r3, #4]
  4072fc:	f000 fa8e 	bl	40781c <__malloc_unlock>
  407300:	3408      	adds	r4, #8
  407302:	4620      	mov	r0, r4
  407304:	b003      	add	sp, #12
  407306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40730a:	4423      	add	r3, r4
  40730c:	4630      	mov	r0, r6
  40730e:	685a      	ldr	r2, [r3, #4]
  407310:	f042 0201 	orr.w	r2, r2, #1
  407314:	605a      	str	r2, [r3, #4]
  407316:	f000 fa81 	bl	40781c <__malloc_unlock>
  40731a:	3408      	adds	r4, #8
  40731c:	4620      	mov	r0, r4
  40731e:	b003      	add	sp, #12
  407320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407324:	68bc      	ldr	r4, [r7, #8]
  407326:	6863      	ldr	r3, [r4, #4]
  407328:	f023 0803 	bic.w	r8, r3, #3
  40732c:	45a8      	cmp	r8, r5
  40732e:	d304      	bcc.n	40733a <_malloc_r+0x206>
  407330:	ebc5 0308 	rsb	r3, r5, r8
  407334:	2b0f      	cmp	r3, #15
  407336:	f300 808c 	bgt.w	407452 <_malloc_r+0x31e>
  40733a:	4b55      	ldr	r3, [pc, #340]	; (407490 <_malloc_r+0x35c>)
  40733c:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4074a0 <_malloc_r+0x36c>
  407340:	681a      	ldr	r2, [r3, #0]
  407342:	f8d9 3000 	ldr.w	r3, [r9]
  407346:	3301      	adds	r3, #1
  407348:	442a      	add	r2, r5
  40734a:	eb04 0a08 	add.w	sl, r4, r8
  40734e:	f000 8160 	beq.w	407612 <_malloc_r+0x4de>
  407352:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  407356:	320f      	adds	r2, #15
  407358:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40735c:	f022 020f 	bic.w	r2, r2, #15
  407360:	4611      	mov	r1, r2
  407362:	4630      	mov	r0, r6
  407364:	9201      	str	r2, [sp, #4]
  407366:	f000 ff59 	bl	40821c <_sbrk_r>
  40736a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40736e:	4683      	mov	fp, r0
  407370:	9a01      	ldr	r2, [sp, #4]
  407372:	f000 8158 	beq.w	407626 <_malloc_r+0x4f2>
  407376:	4582      	cmp	sl, r0
  407378:	f200 80fc 	bhi.w	407574 <_malloc_r+0x440>
  40737c:	4b45      	ldr	r3, [pc, #276]	; (407494 <_malloc_r+0x360>)
  40737e:	6819      	ldr	r1, [r3, #0]
  407380:	45da      	cmp	sl, fp
  407382:	4411      	add	r1, r2
  407384:	6019      	str	r1, [r3, #0]
  407386:	f000 8153 	beq.w	407630 <_malloc_r+0x4fc>
  40738a:	f8d9 0000 	ldr.w	r0, [r9]
  40738e:	f8df e110 	ldr.w	lr, [pc, #272]	; 4074a0 <_malloc_r+0x36c>
  407392:	3001      	adds	r0, #1
  407394:	bf1b      	ittet	ne
  407396:	ebca 0a0b 	rsbne	sl, sl, fp
  40739a:	4451      	addne	r1, sl
  40739c:	f8ce b000 	streq.w	fp, [lr]
  4073a0:	6019      	strne	r1, [r3, #0]
  4073a2:	f01b 0107 	ands.w	r1, fp, #7
  4073a6:	f000 8117 	beq.w	4075d8 <_malloc_r+0x4a4>
  4073aa:	f1c1 0008 	rsb	r0, r1, #8
  4073ae:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4073b2:	4483      	add	fp, r0
  4073b4:	3108      	adds	r1, #8
  4073b6:	445a      	add	r2, fp
  4073b8:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4073bc:	ebc2 0901 	rsb	r9, r2, r1
  4073c0:	4649      	mov	r1, r9
  4073c2:	4630      	mov	r0, r6
  4073c4:	9301      	str	r3, [sp, #4]
  4073c6:	f000 ff29 	bl	40821c <_sbrk_r>
  4073ca:	1c43      	adds	r3, r0, #1
  4073cc:	9b01      	ldr	r3, [sp, #4]
  4073ce:	f000 813f 	beq.w	407650 <_malloc_r+0x51c>
  4073d2:	ebcb 0200 	rsb	r2, fp, r0
  4073d6:	444a      	add	r2, r9
  4073d8:	f042 0201 	orr.w	r2, r2, #1
  4073dc:	6819      	ldr	r1, [r3, #0]
  4073de:	f8c7 b008 	str.w	fp, [r7, #8]
  4073e2:	4449      	add	r1, r9
  4073e4:	42bc      	cmp	r4, r7
  4073e6:	f8cb 2004 	str.w	r2, [fp, #4]
  4073ea:	6019      	str	r1, [r3, #0]
  4073ec:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 407494 <_malloc_r+0x360>
  4073f0:	d016      	beq.n	407420 <_malloc_r+0x2ec>
  4073f2:	f1b8 0f0f 	cmp.w	r8, #15
  4073f6:	f240 80fd 	bls.w	4075f4 <_malloc_r+0x4c0>
  4073fa:	6862      	ldr	r2, [r4, #4]
  4073fc:	f1a8 030c 	sub.w	r3, r8, #12
  407400:	f023 0307 	bic.w	r3, r3, #7
  407404:	18e0      	adds	r0, r4, r3
  407406:	f002 0201 	and.w	r2, r2, #1
  40740a:	f04f 0e05 	mov.w	lr, #5
  40740e:	431a      	orrs	r2, r3
  407410:	2b0f      	cmp	r3, #15
  407412:	6062      	str	r2, [r4, #4]
  407414:	f8c0 e004 	str.w	lr, [r0, #4]
  407418:	f8c0 e008 	str.w	lr, [r0, #8]
  40741c:	f200 811c 	bhi.w	407658 <_malloc_r+0x524>
  407420:	4b1d      	ldr	r3, [pc, #116]	; (407498 <_malloc_r+0x364>)
  407422:	68bc      	ldr	r4, [r7, #8]
  407424:	681a      	ldr	r2, [r3, #0]
  407426:	4291      	cmp	r1, r2
  407428:	bf88      	it	hi
  40742a:	6019      	strhi	r1, [r3, #0]
  40742c:	4b1b      	ldr	r3, [pc, #108]	; (40749c <_malloc_r+0x368>)
  40742e:	681a      	ldr	r2, [r3, #0]
  407430:	4291      	cmp	r1, r2
  407432:	6862      	ldr	r2, [r4, #4]
  407434:	bf88      	it	hi
  407436:	6019      	strhi	r1, [r3, #0]
  407438:	f022 0203 	bic.w	r2, r2, #3
  40743c:	4295      	cmp	r5, r2
  40743e:	eba2 0305 	sub.w	r3, r2, r5
  407442:	d801      	bhi.n	407448 <_malloc_r+0x314>
  407444:	2b0f      	cmp	r3, #15
  407446:	dc04      	bgt.n	407452 <_malloc_r+0x31e>
  407448:	4630      	mov	r0, r6
  40744a:	f000 f9e7 	bl	40781c <__malloc_unlock>
  40744e:	2400      	movs	r4, #0
  407450:	e738      	b.n	4072c4 <_malloc_r+0x190>
  407452:	1962      	adds	r2, r4, r5
  407454:	f043 0301 	orr.w	r3, r3, #1
  407458:	f045 0501 	orr.w	r5, r5, #1
  40745c:	6065      	str	r5, [r4, #4]
  40745e:	4630      	mov	r0, r6
  407460:	60ba      	str	r2, [r7, #8]
  407462:	6053      	str	r3, [r2, #4]
  407464:	f000 f9da 	bl	40781c <__malloc_unlock>
  407468:	3408      	adds	r4, #8
  40746a:	4620      	mov	r0, r4
  40746c:	b003      	add	sp, #12
  40746e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407472:	2b14      	cmp	r3, #20
  407474:	d971      	bls.n	40755a <_malloc_r+0x426>
  407476:	2b54      	cmp	r3, #84	; 0x54
  407478:	f200 80a4 	bhi.w	4075c4 <_malloc_r+0x490>
  40747c:	0b28      	lsrs	r0, r5, #12
  40747e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  407482:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407486:	306e      	adds	r0, #110	; 0x6e
  407488:	e676      	b.n	407178 <_malloc_r+0x44>
  40748a:	bf00      	nop
  40748c:	2040047c 	.word	0x2040047c
  407490:	2040c36c 	.word	0x2040c36c
  407494:	2040c370 	.word	0x2040c370
  407498:	2040c368 	.word	0x2040c368
  40749c:	2040c364 	.word	0x2040c364
  4074a0:	20400888 	.word	0x20400888
  4074a4:	0a5a      	lsrs	r2, r3, #9
  4074a6:	2a04      	cmp	r2, #4
  4074a8:	d95e      	bls.n	407568 <_malloc_r+0x434>
  4074aa:	2a14      	cmp	r2, #20
  4074ac:	f200 80b3 	bhi.w	407616 <_malloc_r+0x4e2>
  4074b0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4074b4:	0049      	lsls	r1, r1, #1
  4074b6:	325b      	adds	r2, #91	; 0x5b
  4074b8:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4074bc:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4074c0:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4076a0 <_malloc_r+0x56c>
  4074c4:	f1ac 0c08 	sub.w	ip, ip, #8
  4074c8:	458c      	cmp	ip, r1
  4074ca:	f000 8088 	beq.w	4075de <_malloc_r+0x4aa>
  4074ce:	684a      	ldr	r2, [r1, #4]
  4074d0:	f022 0203 	bic.w	r2, r2, #3
  4074d4:	4293      	cmp	r3, r2
  4074d6:	d202      	bcs.n	4074de <_malloc_r+0x3aa>
  4074d8:	6889      	ldr	r1, [r1, #8]
  4074da:	458c      	cmp	ip, r1
  4074dc:	d1f7      	bne.n	4074ce <_malloc_r+0x39a>
  4074de:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4074e2:	687a      	ldr	r2, [r7, #4]
  4074e4:	f8c4 c00c 	str.w	ip, [r4, #12]
  4074e8:	60a1      	str	r1, [r4, #8]
  4074ea:	f8cc 4008 	str.w	r4, [ip, #8]
  4074ee:	60cc      	str	r4, [r1, #12]
  4074f0:	e688      	b.n	407204 <_malloc_r+0xd0>
  4074f2:	1963      	adds	r3, r4, r5
  4074f4:	f042 0701 	orr.w	r7, r2, #1
  4074f8:	f045 0501 	orr.w	r5, r5, #1
  4074fc:	6065      	str	r5, [r4, #4]
  4074fe:	4630      	mov	r0, r6
  407500:	614b      	str	r3, [r1, #20]
  407502:	610b      	str	r3, [r1, #16]
  407504:	f8c3 e00c 	str.w	lr, [r3, #12]
  407508:	f8c3 e008 	str.w	lr, [r3, #8]
  40750c:	605f      	str	r7, [r3, #4]
  40750e:	509a      	str	r2, [r3, r2]
  407510:	3408      	adds	r4, #8
  407512:	f000 f983 	bl	40781c <__malloc_unlock>
  407516:	e6d5      	b.n	4072c4 <_malloc_r+0x190>
  407518:	684a      	ldr	r2, [r1, #4]
  40751a:	e673      	b.n	407204 <_malloc_r+0xd0>
  40751c:	f108 0801 	add.w	r8, r8, #1
  407520:	f018 0f03 	tst.w	r8, #3
  407524:	f10c 0c08 	add.w	ip, ip, #8
  407528:	f47f ae7f 	bne.w	40722a <_malloc_r+0xf6>
  40752c:	e030      	b.n	407590 <_malloc_r+0x45c>
  40752e:	68dc      	ldr	r4, [r3, #12]
  407530:	42a3      	cmp	r3, r4
  407532:	bf08      	it	eq
  407534:	3002      	addeq	r0, #2
  407536:	f43f ae35 	beq.w	4071a4 <_malloc_r+0x70>
  40753a:	e6b3      	b.n	4072a4 <_malloc_r+0x170>
  40753c:	440b      	add	r3, r1
  40753e:	460c      	mov	r4, r1
  407540:	685a      	ldr	r2, [r3, #4]
  407542:	68c9      	ldr	r1, [r1, #12]
  407544:	f854 5f08 	ldr.w	r5, [r4, #8]!
  407548:	f042 0201 	orr.w	r2, r2, #1
  40754c:	605a      	str	r2, [r3, #4]
  40754e:	4630      	mov	r0, r6
  407550:	60e9      	str	r1, [r5, #12]
  407552:	608d      	str	r5, [r1, #8]
  407554:	f000 f962 	bl	40781c <__malloc_unlock>
  407558:	e6b4      	b.n	4072c4 <_malloc_r+0x190>
  40755a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  40755e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  407562:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407566:	e607      	b.n	407178 <_malloc_r+0x44>
  407568:	099a      	lsrs	r2, r3, #6
  40756a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40756e:	0049      	lsls	r1, r1, #1
  407570:	3238      	adds	r2, #56	; 0x38
  407572:	e7a1      	b.n	4074b8 <_malloc_r+0x384>
  407574:	42bc      	cmp	r4, r7
  407576:	4b4a      	ldr	r3, [pc, #296]	; (4076a0 <_malloc_r+0x56c>)
  407578:	f43f af00 	beq.w	40737c <_malloc_r+0x248>
  40757c:	689c      	ldr	r4, [r3, #8]
  40757e:	6862      	ldr	r2, [r4, #4]
  407580:	f022 0203 	bic.w	r2, r2, #3
  407584:	e75a      	b.n	40743c <_malloc_r+0x308>
  407586:	f859 3908 	ldr.w	r3, [r9], #-8
  40758a:	4599      	cmp	r9, r3
  40758c:	f040 8082 	bne.w	407694 <_malloc_r+0x560>
  407590:	f010 0f03 	tst.w	r0, #3
  407594:	f100 30ff 	add.w	r0, r0, #4294967295
  407598:	d1f5      	bne.n	407586 <_malloc_r+0x452>
  40759a:	687b      	ldr	r3, [r7, #4]
  40759c:	ea23 0304 	bic.w	r3, r3, r4
  4075a0:	607b      	str	r3, [r7, #4]
  4075a2:	0064      	lsls	r4, r4, #1
  4075a4:	429c      	cmp	r4, r3
  4075a6:	f63f aebd 	bhi.w	407324 <_malloc_r+0x1f0>
  4075aa:	2c00      	cmp	r4, #0
  4075ac:	f43f aeba 	beq.w	407324 <_malloc_r+0x1f0>
  4075b0:	421c      	tst	r4, r3
  4075b2:	4640      	mov	r0, r8
  4075b4:	f47f ae35 	bne.w	407222 <_malloc_r+0xee>
  4075b8:	0064      	lsls	r4, r4, #1
  4075ba:	421c      	tst	r4, r3
  4075bc:	f100 0004 	add.w	r0, r0, #4
  4075c0:	d0fa      	beq.n	4075b8 <_malloc_r+0x484>
  4075c2:	e62e      	b.n	407222 <_malloc_r+0xee>
  4075c4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4075c8:	d818      	bhi.n	4075fc <_malloc_r+0x4c8>
  4075ca:	0be8      	lsrs	r0, r5, #15
  4075cc:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4075d0:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4075d4:	3077      	adds	r0, #119	; 0x77
  4075d6:	e5cf      	b.n	407178 <_malloc_r+0x44>
  4075d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4075dc:	e6eb      	b.n	4073b6 <_malloc_r+0x282>
  4075de:	2101      	movs	r1, #1
  4075e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4075e4:	1092      	asrs	r2, r2, #2
  4075e6:	fa01 f202 	lsl.w	r2, r1, r2
  4075ea:	431a      	orrs	r2, r3
  4075ec:	f8c8 2004 	str.w	r2, [r8, #4]
  4075f0:	4661      	mov	r1, ip
  4075f2:	e777      	b.n	4074e4 <_malloc_r+0x3b0>
  4075f4:	2301      	movs	r3, #1
  4075f6:	f8cb 3004 	str.w	r3, [fp, #4]
  4075fa:	e725      	b.n	407448 <_malloc_r+0x314>
  4075fc:	f240 5254 	movw	r2, #1364	; 0x554
  407600:	4293      	cmp	r3, r2
  407602:	d820      	bhi.n	407646 <_malloc_r+0x512>
  407604:	0ca8      	lsrs	r0, r5, #18
  407606:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40760a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40760e:	307c      	adds	r0, #124	; 0x7c
  407610:	e5b2      	b.n	407178 <_malloc_r+0x44>
  407612:	3210      	adds	r2, #16
  407614:	e6a4      	b.n	407360 <_malloc_r+0x22c>
  407616:	2a54      	cmp	r2, #84	; 0x54
  407618:	d826      	bhi.n	407668 <_malloc_r+0x534>
  40761a:	0b1a      	lsrs	r2, r3, #12
  40761c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  407620:	0049      	lsls	r1, r1, #1
  407622:	326e      	adds	r2, #110	; 0x6e
  407624:	e748      	b.n	4074b8 <_malloc_r+0x384>
  407626:	68bc      	ldr	r4, [r7, #8]
  407628:	6862      	ldr	r2, [r4, #4]
  40762a:	f022 0203 	bic.w	r2, r2, #3
  40762e:	e705      	b.n	40743c <_malloc_r+0x308>
  407630:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407634:	2800      	cmp	r0, #0
  407636:	f47f aea8 	bne.w	40738a <_malloc_r+0x256>
  40763a:	4442      	add	r2, r8
  40763c:	68bb      	ldr	r3, [r7, #8]
  40763e:	f042 0201 	orr.w	r2, r2, #1
  407642:	605a      	str	r2, [r3, #4]
  407644:	e6ec      	b.n	407420 <_malloc_r+0x2ec>
  407646:	23fe      	movs	r3, #254	; 0xfe
  407648:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  40764c:	207e      	movs	r0, #126	; 0x7e
  40764e:	e593      	b.n	407178 <_malloc_r+0x44>
  407650:	2201      	movs	r2, #1
  407652:	f04f 0900 	mov.w	r9, #0
  407656:	e6c1      	b.n	4073dc <_malloc_r+0x2a8>
  407658:	f104 0108 	add.w	r1, r4, #8
  40765c:	4630      	mov	r0, r6
  40765e:	f7ff fc7d 	bl	406f5c <_free_r>
  407662:	f8d9 1000 	ldr.w	r1, [r9]
  407666:	e6db      	b.n	407420 <_malloc_r+0x2ec>
  407668:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40766c:	d805      	bhi.n	40767a <_malloc_r+0x546>
  40766e:	0bda      	lsrs	r2, r3, #15
  407670:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407674:	0049      	lsls	r1, r1, #1
  407676:	3277      	adds	r2, #119	; 0x77
  407678:	e71e      	b.n	4074b8 <_malloc_r+0x384>
  40767a:	f240 5154 	movw	r1, #1364	; 0x554
  40767e:	428a      	cmp	r2, r1
  407680:	d805      	bhi.n	40768e <_malloc_r+0x55a>
  407682:	0c9a      	lsrs	r2, r3, #18
  407684:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407688:	0049      	lsls	r1, r1, #1
  40768a:	327c      	adds	r2, #124	; 0x7c
  40768c:	e714      	b.n	4074b8 <_malloc_r+0x384>
  40768e:	21fe      	movs	r1, #254	; 0xfe
  407690:	227e      	movs	r2, #126	; 0x7e
  407692:	e711      	b.n	4074b8 <_malloc_r+0x384>
  407694:	687b      	ldr	r3, [r7, #4]
  407696:	e784      	b.n	4075a2 <_malloc_r+0x46e>
  407698:	08e8      	lsrs	r0, r5, #3
  40769a:	1c43      	adds	r3, r0, #1
  40769c:	005b      	lsls	r3, r3, #1
  40769e:	e5f8      	b.n	407292 <_malloc_r+0x15e>
  4076a0:	2040047c 	.word	0x2040047c
	...

004076b0 <memchr>:
  4076b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4076b4:	2a10      	cmp	r2, #16
  4076b6:	db2b      	blt.n	407710 <memchr+0x60>
  4076b8:	f010 0f07 	tst.w	r0, #7
  4076bc:	d008      	beq.n	4076d0 <memchr+0x20>
  4076be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4076c2:	3a01      	subs	r2, #1
  4076c4:	428b      	cmp	r3, r1
  4076c6:	d02d      	beq.n	407724 <memchr+0x74>
  4076c8:	f010 0f07 	tst.w	r0, #7
  4076cc:	b342      	cbz	r2, 407720 <memchr+0x70>
  4076ce:	d1f6      	bne.n	4076be <memchr+0xe>
  4076d0:	b4f0      	push	{r4, r5, r6, r7}
  4076d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4076d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4076da:	f022 0407 	bic.w	r4, r2, #7
  4076de:	f07f 0700 	mvns.w	r7, #0
  4076e2:	2300      	movs	r3, #0
  4076e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4076e8:	3c08      	subs	r4, #8
  4076ea:	ea85 0501 	eor.w	r5, r5, r1
  4076ee:	ea86 0601 	eor.w	r6, r6, r1
  4076f2:	fa85 f547 	uadd8	r5, r5, r7
  4076f6:	faa3 f587 	sel	r5, r3, r7
  4076fa:	fa86 f647 	uadd8	r6, r6, r7
  4076fe:	faa5 f687 	sel	r6, r5, r7
  407702:	b98e      	cbnz	r6, 407728 <memchr+0x78>
  407704:	d1ee      	bne.n	4076e4 <memchr+0x34>
  407706:	bcf0      	pop	{r4, r5, r6, r7}
  407708:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40770c:	f002 0207 	and.w	r2, r2, #7
  407710:	b132      	cbz	r2, 407720 <memchr+0x70>
  407712:	f810 3b01 	ldrb.w	r3, [r0], #1
  407716:	3a01      	subs	r2, #1
  407718:	ea83 0301 	eor.w	r3, r3, r1
  40771c:	b113      	cbz	r3, 407724 <memchr+0x74>
  40771e:	d1f8      	bne.n	407712 <memchr+0x62>
  407720:	2000      	movs	r0, #0
  407722:	4770      	bx	lr
  407724:	3801      	subs	r0, #1
  407726:	4770      	bx	lr
  407728:	2d00      	cmp	r5, #0
  40772a:	bf06      	itte	eq
  40772c:	4635      	moveq	r5, r6
  40772e:	3803      	subeq	r0, #3
  407730:	3807      	subne	r0, #7
  407732:	f015 0f01 	tst.w	r5, #1
  407736:	d107      	bne.n	407748 <memchr+0x98>
  407738:	3001      	adds	r0, #1
  40773a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40773e:	bf02      	ittt	eq
  407740:	3001      	addeq	r0, #1
  407742:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407746:	3001      	addeq	r0, #1
  407748:	bcf0      	pop	{r4, r5, r6, r7}
  40774a:	3801      	subs	r0, #1
  40774c:	4770      	bx	lr
  40774e:	bf00      	nop

00407750 <memmove>:
  407750:	4288      	cmp	r0, r1
  407752:	b5f0      	push	{r4, r5, r6, r7, lr}
  407754:	d90d      	bls.n	407772 <memmove+0x22>
  407756:	188b      	adds	r3, r1, r2
  407758:	4298      	cmp	r0, r3
  40775a:	d20a      	bcs.n	407772 <memmove+0x22>
  40775c:	1881      	adds	r1, r0, r2
  40775e:	2a00      	cmp	r2, #0
  407760:	d051      	beq.n	407806 <memmove+0xb6>
  407762:	1a9a      	subs	r2, r3, r2
  407764:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407768:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40776c:	4293      	cmp	r3, r2
  40776e:	d1f9      	bne.n	407764 <memmove+0x14>
  407770:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407772:	2a0f      	cmp	r2, #15
  407774:	d948      	bls.n	407808 <memmove+0xb8>
  407776:	ea41 0300 	orr.w	r3, r1, r0
  40777a:	079b      	lsls	r3, r3, #30
  40777c:	d146      	bne.n	40780c <memmove+0xbc>
  40777e:	f100 0410 	add.w	r4, r0, #16
  407782:	f101 0310 	add.w	r3, r1, #16
  407786:	4615      	mov	r5, r2
  407788:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40778c:	f844 6c10 	str.w	r6, [r4, #-16]
  407790:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407794:	f844 6c0c 	str.w	r6, [r4, #-12]
  407798:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40779c:	f844 6c08 	str.w	r6, [r4, #-8]
  4077a0:	3d10      	subs	r5, #16
  4077a2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4077a6:	f844 6c04 	str.w	r6, [r4, #-4]
  4077aa:	2d0f      	cmp	r5, #15
  4077ac:	f103 0310 	add.w	r3, r3, #16
  4077b0:	f104 0410 	add.w	r4, r4, #16
  4077b4:	d8e8      	bhi.n	407788 <memmove+0x38>
  4077b6:	f1a2 0310 	sub.w	r3, r2, #16
  4077ba:	f023 030f 	bic.w	r3, r3, #15
  4077be:	f002 0e0f 	and.w	lr, r2, #15
  4077c2:	3310      	adds	r3, #16
  4077c4:	f1be 0f03 	cmp.w	lr, #3
  4077c8:	4419      	add	r1, r3
  4077ca:	4403      	add	r3, r0
  4077cc:	d921      	bls.n	407812 <memmove+0xc2>
  4077ce:	1f1e      	subs	r6, r3, #4
  4077d0:	460d      	mov	r5, r1
  4077d2:	4674      	mov	r4, lr
  4077d4:	3c04      	subs	r4, #4
  4077d6:	f855 7b04 	ldr.w	r7, [r5], #4
  4077da:	f846 7f04 	str.w	r7, [r6, #4]!
  4077de:	2c03      	cmp	r4, #3
  4077e0:	d8f8      	bhi.n	4077d4 <memmove+0x84>
  4077e2:	f1ae 0404 	sub.w	r4, lr, #4
  4077e6:	f024 0403 	bic.w	r4, r4, #3
  4077ea:	3404      	adds	r4, #4
  4077ec:	4423      	add	r3, r4
  4077ee:	4421      	add	r1, r4
  4077f0:	f002 0203 	and.w	r2, r2, #3
  4077f4:	b162      	cbz	r2, 407810 <memmove+0xc0>
  4077f6:	3b01      	subs	r3, #1
  4077f8:	440a      	add	r2, r1
  4077fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4077fe:	f803 4f01 	strb.w	r4, [r3, #1]!
  407802:	428a      	cmp	r2, r1
  407804:	d1f9      	bne.n	4077fa <memmove+0xaa>
  407806:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407808:	4603      	mov	r3, r0
  40780a:	e7f3      	b.n	4077f4 <memmove+0xa4>
  40780c:	4603      	mov	r3, r0
  40780e:	e7f2      	b.n	4077f6 <memmove+0xa6>
  407810:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407812:	4672      	mov	r2, lr
  407814:	e7ee      	b.n	4077f4 <memmove+0xa4>
  407816:	bf00      	nop

00407818 <__malloc_lock>:
  407818:	4770      	bx	lr
  40781a:	bf00      	nop

0040781c <__malloc_unlock>:
  40781c:	4770      	bx	lr
  40781e:	bf00      	nop

00407820 <_Balloc>:
  407820:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407822:	b570      	push	{r4, r5, r6, lr}
  407824:	4605      	mov	r5, r0
  407826:	460c      	mov	r4, r1
  407828:	b14b      	cbz	r3, 40783e <_Balloc+0x1e>
  40782a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40782e:	b180      	cbz	r0, 407852 <_Balloc+0x32>
  407830:	6802      	ldr	r2, [r0, #0]
  407832:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407836:	2300      	movs	r3, #0
  407838:	6103      	str	r3, [r0, #16]
  40783a:	60c3      	str	r3, [r0, #12]
  40783c:	bd70      	pop	{r4, r5, r6, pc}
  40783e:	2221      	movs	r2, #33	; 0x21
  407840:	2104      	movs	r1, #4
  407842:	f000 fdcf 	bl	4083e4 <_calloc_r>
  407846:	64e8      	str	r0, [r5, #76]	; 0x4c
  407848:	4603      	mov	r3, r0
  40784a:	2800      	cmp	r0, #0
  40784c:	d1ed      	bne.n	40782a <_Balloc+0xa>
  40784e:	2000      	movs	r0, #0
  407850:	bd70      	pop	{r4, r5, r6, pc}
  407852:	2101      	movs	r1, #1
  407854:	fa01 f604 	lsl.w	r6, r1, r4
  407858:	1d72      	adds	r2, r6, #5
  40785a:	4628      	mov	r0, r5
  40785c:	0092      	lsls	r2, r2, #2
  40785e:	f000 fdc1 	bl	4083e4 <_calloc_r>
  407862:	2800      	cmp	r0, #0
  407864:	d0f3      	beq.n	40784e <_Balloc+0x2e>
  407866:	6044      	str	r4, [r0, #4]
  407868:	6086      	str	r6, [r0, #8]
  40786a:	e7e4      	b.n	407836 <_Balloc+0x16>

0040786c <_Bfree>:
  40786c:	b131      	cbz	r1, 40787c <_Bfree+0x10>
  40786e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407870:	684a      	ldr	r2, [r1, #4]
  407872:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407876:	6008      	str	r0, [r1, #0]
  407878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40787c:	4770      	bx	lr
  40787e:	bf00      	nop

00407880 <__multadd>:
  407880:	b5f0      	push	{r4, r5, r6, r7, lr}
  407882:	690c      	ldr	r4, [r1, #16]
  407884:	b083      	sub	sp, #12
  407886:	460d      	mov	r5, r1
  407888:	4606      	mov	r6, r0
  40788a:	f101 0e14 	add.w	lr, r1, #20
  40788e:	2700      	movs	r7, #0
  407890:	f8de 0000 	ldr.w	r0, [lr]
  407894:	b281      	uxth	r1, r0
  407896:	fb02 3101 	mla	r1, r2, r1, r3
  40789a:	0c0b      	lsrs	r3, r1, #16
  40789c:	0c00      	lsrs	r0, r0, #16
  40789e:	fb02 3300 	mla	r3, r2, r0, r3
  4078a2:	b289      	uxth	r1, r1
  4078a4:	3701      	adds	r7, #1
  4078a6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4078aa:	42bc      	cmp	r4, r7
  4078ac:	f84e 1b04 	str.w	r1, [lr], #4
  4078b0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4078b4:	dcec      	bgt.n	407890 <__multadd+0x10>
  4078b6:	b13b      	cbz	r3, 4078c8 <__multadd+0x48>
  4078b8:	68aa      	ldr	r2, [r5, #8]
  4078ba:	4294      	cmp	r4, r2
  4078bc:	da07      	bge.n	4078ce <__multadd+0x4e>
  4078be:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4078c2:	3401      	adds	r4, #1
  4078c4:	6153      	str	r3, [r2, #20]
  4078c6:	612c      	str	r4, [r5, #16]
  4078c8:	4628      	mov	r0, r5
  4078ca:	b003      	add	sp, #12
  4078cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4078ce:	6869      	ldr	r1, [r5, #4]
  4078d0:	9301      	str	r3, [sp, #4]
  4078d2:	3101      	adds	r1, #1
  4078d4:	4630      	mov	r0, r6
  4078d6:	f7ff ffa3 	bl	407820 <_Balloc>
  4078da:	692a      	ldr	r2, [r5, #16]
  4078dc:	3202      	adds	r2, #2
  4078de:	f105 010c 	add.w	r1, r5, #12
  4078e2:	4607      	mov	r7, r0
  4078e4:	0092      	lsls	r2, r2, #2
  4078e6:	300c      	adds	r0, #12
  4078e8:	f7fc fe2e 	bl	404548 <memcpy>
  4078ec:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4078ee:	6869      	ldr	r1, [r5, #4]
  4078f0:	9b01      	ldr	r3, [sp, #4]
  4078f2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4078f6:	6028      	str	r0, [r5, #0]
  4078f8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4078fc:	463d      	mov	r5, r7
  4078fe:	e7de      	b.n	4078be <__multadd+0x3e>

00407900 <__hi0bits>:
  407900:	0c03      	lsrs	r3, r0, #16
  407902:	041b      	lsls	r3, r3, #16
  407904:	b9b3      	cbnz	r3, 407934 <__hi0bits+0x34>
  407906:	0400      	lsls	r0, r0, #16
  407908:	2310      	movs	r3, #16
  40790a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40790e:	bf04      	itt	eq
  407910:	0200      	lsleq	r0, r0, #8
  407912:	3308      	addeq	r3, #8
  407914:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407918:	bf04      	itt	eq
  40791a:	0100      	lsleq	r0, r0, #4
  40791c:	3304      	addeq	r3, #4
  40791e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407922:	bf04      	itt	eq
  407924:	0080      	lsleq	r0, r0, #2
  407926:	3302      	addeq	r3, #2
  407928:	2800      	cmp	r0, #0
  40792a:	db07      	blt.n	40793c <__hi0bits+0x3c>
  40792c:	0042      	lsls	r2, r0, #1
  40792e:	d403      	bmi.n	407938 <__hi0bits+0x38>
  407930:	2020      	movs	r0, #32
  407932:	4770      	bx	lr
  407934:	2300      	movs	r3, #0
  407936:	e7e8      	b.n	40790a <__hi0bits+0xa>
  407938:	1c58      	adds	r0, r3, #1
  40793a:	4770      	bx	lr
  40793c:	4618      	mov	r0, r3
  40793e:	4770      	bx	lr

00407940 <__lo0bits>:
  407940:	6803      	ldr	r3, [r0, #0]
  407942:	f013 0207 	ands.w	r2, r3, #7
  407946:	d007      	beq.n	407958 <__lo0bits+0x18>
  407948:	07d9      	lsls	r1, r3, #31
  40794a:	d420      	bmi.n	40798e <__lo0bits+0x4e>
  40794c:	079a      	lsls	r2, r3, #30
  40794e:	d420      	bmi.n	407992 <__lo0bits+0x52>
  407950:	089b      	lsrs	r3, r3, #2
  407952:	6003      	str	r3, [r0, #0]
  407954:	2002      	movs	r0, #2
  407956:	4770      	bx	lr
  407958:	b299      	uxth	r1, r3
  40795a:	b909      	cbnz	r1, 407960 <__lo0bits+0x20>
  40795c:	0c1b      	lsrs	r3, r3, #16
  40795e:	2210      	movs	r2, #16
  407960:	f013 0fff 	tst.w	r3, #255	; 0xff
  407964:	bf04      	itt	eq
  407966:	0a1b      	lsreq	r3, r3, #8
  407968:	3208      	addeq	r2, #8
  40796a:	0719      	lsls	r1, r3, #28
  40796c:	bf04      	itt	eq
  40796e:	091b      	lsreq	r3, r3, #4
  407970:	3204      	addeq	r2, #4
  407972:	0799      	lsls	r1, r3, #30
  407974:	bf04      	itt	eq
  407976:	089b      	lsreq	r3, r3, #2
  407978:	3202      	addeq	r2, #2
  40797a:	07d9      	lsls	r1, r3, #31
  40797c:	d404      	bmi.n	407988 <__lo0bits+0x48>
  40797e:	085b      	lsrs	r3, r3, #1
  407980:	d101      	bne.n	407986 <__lo0bits+0x46>
  407982:	2020      	movs	r0, #32
  407984:	4770      	bx	lr
  407986:	3201      	adds	r2, #1
  407988:	6003      	str	r3, [r0, #0]
  40798a:	4610      	mov	r0, r2
  40798c:	4770      	bx	lr
  40798e:	2000      	movs	r0, #0
  407990:	4770      	bx	lr
  407992:	085b      	lsrs	r3, r3, #1
  407994:	6003      	str	r3, [r0, #0]
  407996:	2001      	movs	r0, #1
  407998:	4770      	bx	lr
  40799a:	bf00      	nop

0040799c <__i2b>:
  40799c:	b510      	push	{r4, lr}
  40799e:	460c      	mov	r4, r1
  4079a0:	2101      	movs	r1, #1
  4079a2:	f7ff ff3d 	bl	407820 <_Balloc>
  4079a6:	2201      	movs	r2, #1
  4079a8:	6144      	str	r4, [r0, #20]
  4079aa:	6102      	str	r2, [r0, #16]
  4079ac:	bd10      	pop	{r4, pc}
  4079ae:	bf00      	nop

004079b0 <__multiply>:
  4079b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079b4:	690d      	ldr	r5, [r1, #16]
  4079b6:	6917      	ldr	r7, [r2, #16]
  4079b8:	42bd      	cmp	r5, r7
  4079ba:	b083      	sub	sp, #12
  4079bc:	460c      	mov	r4, r1
  4079be:	4616      	mov	r6, r2
  4079c0:	da04      	bge.n	4079cc <__multiply+0x1c>
  4079c2:	462a      	mov	r2, r5
  4079c4:	4634      	mov	r4, r6
  4079c6:	463d      	mov	r5, r7
  4079c8:	460e      	mov	r6, r1
  4079ca:	4617      	mov	r7, r2
  4079cc:	68a3      	ldr	r3, [r4, #8]
  4079ce:	6861      	ldr	r1, [r4, #4]
  4079d0:	eb05 0807 	add.w	r8, r5, r7
  4079d4:	4598      	cmp	r8, r3
  4079d6:	bfc8      	it	gt
  4079d8:	3101      	addgt	r1, #1
  4079da:	f7ff ff21 	bl	407820 <_Balloc>
  4079de:	f100 0c14 	add.w	ip, r0, #20
  4079e2:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  4079e6:	45cc      	cmp	ip, r9
  4079e8:	9000      	str	r0, [sp, #0]
  4079ea:	d205      	bcs.n	4079f8 <__multiply+0x48>
  4079ec:	4663      	mov	r3, ip
  4079ee:	2100      	movs	r1, #0
  4079f0:	f843 1b04 	str.w	r1, [r3], #4
  4079f4:	4599      	cmp	r9, r3
  4079f6:	d8fb      	bhi.n	4079f0 <__multiply+0x40>
  4079f8:	f106 0214 	add.w	r2, r6, #20
  4079fc:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407a00:	f104 0314 	add.w	r3, r4, #20
  407a04:	4552      	cmp	r2, sl
  407a06:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  407a0a:	d254      	bcs.n	407ab6 <__multiply+0x106>
  407a0c:	f8cd 9004 	str.w	r9, [sp, #4]
  407a10:	4699      	mov	r9, r3
  407a12:	f852 3b04 	ldr.w	r3, [r2], #4
  407a16:	fa1f fb83 	uxth.w	fp, r3
  407a1a:	f1bb 0f00 	cmp.w	fp, #0
  407a1e:	d020      	beq.n	407a62 <__multiply+0xb2>
  407a20:	2000      	movs	r0, #0
  407a22:	464f      	mov	r7, r9
  407a24:	4666      	mov	r6, ip
  407a26:	4605      	mov	r5, r0
  407a28:	e000      	b.n	407a2c <__multiply+0x7c>
  407a2a:	461e      	mov	r6, r3
  407a2c:	f857 4b04 	ldr.w	r4, [r7], #4
  407a30:	6830      	ldr	r0, [r6, #0]
  407a32:	b2a1      	uxth	r1, r4
  407a34:	b283      	uxth	r3, r0
  407a36:	fb0b 3101 	mla	r1, fp, r1, r3
  407a3a:	0c24      	lsrs	r4, r4, #16
  407a3c:	0c00      	lsrs	r0, r0, #16
  407a3e:	194b      	adds	r3, r1, r5
  407a40:	fb0b 0004 	mla	r0, fp, r4, r0
  407a44:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407a48:	b299      	uxth	r1, r3
  407a4a:	4633      	mov	r3, r6
  407a4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407a50:	45be      	cmp	lr, r7
  407a52:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407a56:	f843 1b04 	str.w	r1, [r3], #4
  407a5a:	d8e6      	bhi.n	407a2a <__multiply+0x7a>
  407a5c:	6075      	str	r5, [r6, #4]
  407a5e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407a62:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407a66:	d020      	beq.n	407aaa <__multiply+0xfa>
  407a68:	f8dc 3000 	ldr.w	r3, [ip]
  407a6c:	4667      	mov	r7, ip
  407a6e:	4618      	mov	r0, r3
  407a70:	464d      	mov	r5, r9
  407a72:	2100      	movs	r1, #0
  407a74:	e000      	b.n	407a78 <__multiply+0xc8>
  407a76:	4637      	mov	r7, r6
  407a78:	882c      	ldrh	r4, [r5, #0]
  407a7a:	0c00      	lsrs	r0, r0, #16
  407a7c:	fb0b 0004 	mla	r0, fp, r4, r0
  407a80:	4401      	add	r1, r0
  407a82:	b29c      	uxth	r4, r3
  407a84:	463e      	mov	r6, r7
  407a86:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  407a8a:	f846 3b04 	str.w	r3, [r6], #4
  407a8e:	6878      	ldr	r0, [r7, #4]
  407a90:	f855 4b04 	ldr.w	r4, [r5], #4
  407a94:	b283      	uxth	r3, r0
  407a96:	0c24      	lsrs	r4, r4, #16
  407a98:	fb0b 3404 	mla	r4, fp, r4, r3
  407a9c:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407aa0:	45ae      	cmp	lr, r5
  407aa2:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407aa6:	d8e6      	bhi.n	407a76 <__multiply+0xc6>
  407aa8:	607b      	str	r3, [r7, #4]
  407aaa:	4592      	cmp	sl, r2
  407aac:	f10c 0c04 	add.w	ip, ip, #4
  407ab0:	d8af      	bhi.n	407a12 <__multiply+0x62>
  407ab2:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407ab6:	f1b8 0f00 	cmp.w	r8, #0
  407aba:	dd0b      	ble.n	407ad4 <__multiply+0x124>
  407abc:	f859 3c04 	ldr.w	r3, [r9, #-4]
  407ac0:	f1a9 0904 	sub.w	r9, r9, #4
  407ac4:	b11b      	cbz	r3, 407ace <__multiply+0x11e>
  407ac6:	e005      	b.n	407ad4 <__multiply+0x124>
  407ac8:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  407acc:	b913      	cbnz	r3, 407ad4 <__multiply+0x124>
  407ace:	f1b8 0801 	subs.w	r8, r8, #1
  407ad2:	d1f9      	bne.n	407ac8 <__multiply+0x118>
  407ad4:	9800      	ldr	r0, [sp, #0]
  407ad6:	f8c0 8010 	str.w	r8, [r0, #16]
  407ada:	b003      	add	sp, #12
  407adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407ae0 <__pow5mult>:
  407ae0:	f012 0303 	ands.w	r3, r2, #3
  407ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ae8:	4614      	mov	r4, r2
  407aea:	4607      	mov	r7, r0
  407aec:	d12e      	bne.n	407b4c <__pow5mult+0x6c>
  407aee:	460e      	mov	r6, r1
  407af0:	10a4      	asrs	r4, r4, #2
  407af2:	d01c      	beq.n	407b2e <__pow5mult+0x4e>
  407af4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407af6:	b395      	cbz	r5, 407b5e <__pow5mult+0x7e>
  407af8:	07e3      	lsls	r3, r4, #31
  407afa:	f04f 0800 	mov.w	r8, #0
  407afe:	d406      	bmi.n	407b0e <__pow5mult+0x2e>
  407b00:	1064      	asrs	r4, r4, #1
  407b02:	d014      	beq.n	407b2e <__pow5mult+0x4e>
  407b04:	6828      	ldr	r0, [r5, #0]
  407b06:	b1a8      	cbz	r0, 407b34 <__pow5mult+0x54>
  407b08:	4605      	mov	r5, r0
  407b0a:	07e3      	lsls	r3, r4, #31
  407b0c:	d5f8      	bpl.n	407b00 <__pow5mult+0x20>
  407b0e:	462a      	mov	r2, r5
  407b10:	4631      	mov	r1, r6
  407b12:	4638      	mov	r0, r7
  407b14:	f7ff ff4c 	bl	4079b0 <__multiply>
  407b18:	b1b6      	cbz	r6, 407b48 <__pow5mult+0x68>
  407b1a:	6872      	ldr	r2, [r6, #4]
  407b1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407b1e:	1064      	asrs	r4, r4, #1
  407b20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407b24:	6031      	str	r1, [r6, #0]
  407b26:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407b2a:	4606      	mov	r6, r0
  407b2c:	d1ea      	bne.n	407b04 <__pow5mult+0x24>
  407b2e:	4630      	mov	r0, r6
  407b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b34:	462a      	mov	r2, r5
  407b36:	4629      	mov	r1, r5
  407b38:	4638      	mov	r0, r7
  407b3a:	f7ff ff39 	bl	4079b0 <__multiply>
  407b3e:	6028      	str	r0, [r5, #0]
  407b40:	f8c0 8000 	str.w	r8, [r0]
  407b44:	4605      	mov	r5, r0
  407b46:	e7e0      	b.n	407b0a <__pow5mult+0x2a>
  407b48:	4606      	mov	r6, r0
  407b4a:	e7d9      	b.n	407b00 <__pow5mult+0x20>
  407b4c:	1e5a      	subs	r2, r3, #1
  407b4e:	4d0b      	ldr	r5, [pc, #44]	; (407b7c <__pow5mult+0x9c>)
  407b50:	2300      	movs	r3, #0
  407b52:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407b56:	f7ff fe93 	bl	407880 <__multadd>
  407b5a:	4606      	mov	r6, r0
  407b5c:	e7c8      	b.n	407af0 <__pow5mult+0x10>
  407b5e:	2101      	movs	r1, #1
  407b60:	4638      	mov	r0, r7
  407b62:	f7ff fe5d 	bl	407820 <_Balloc>
  407b66:	f240 2171 	movw	r1, #625	; 0x271
  407b6a:	2201      	movs	r2, #1
  407b6c:	2300      	movs	r3, #0
  407b6e:	6141      	str	r1, [r0, #20]
  407b70:	6102      	str	r2, [r0, #16]
  407b72:	4605      	mov	r5, r0
  407b74:	64b8      	str	r0, [r7, #72]	; 0x48
  407b76:	6003      	str	r3, [r0, #0]
  407b78:	e7be      	b.n	407af8 <__pow5mult+0x18>
  407b7a:	bf00      	nop
  407b7c:	00408c88 	.word	0x00408c88

00407b80 <__lshift>:
  407b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407b84:	4691      	mov	r9, r2
  407b86:	690a      	ldr	r2, [r1, #16]
  407b88:	688b      	ldr	r3, [r1, #8]
  407b8a:	ea4f 1469 	mov.w	r4, r9, asr #5
  407b8e:	eb04 0802 	add.w	r8, r4, r2
  407b92:	f108 0501 	add.w	r5, r8, #1
  407b96:	429d      	cmp	r5, r3
  407b98:	460e      	mov	r6, r1
  407b9a:	4682      	mov	sl, r0
  407b9c:	6849      	ldr	r1, [r1, #4]
  407b9e:	dd04      	ble.n	407baa <__lshift+0x2a>
  407ba0:	005b      	lsls	r3, r3, #1
  407ba2:	429d      	cmp	r5, r3
  407ba4:	f101 0101 	add.w	r1, r1, #1
  407ba8:	dcfa      	bgt.n	407ba0 <__lshift+0x20>
  407baa:	4650      	mov	r0, sl
  407bac:	f7ff fe38 	bl	407820 <_Balloc>
  407bb0:	2c00      	cmp	r4, #0
  407bb2:	f100 0214 	add.w	r2, r0, #20
  407bb6:	dd38      	ble.n	407c2a <__lshift+0xaa>
  407bb8:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  407bbc:	2100      	movs	r1, #0
  407bbe:	f842 1b04 	str.w	r1, [r2], #4
  407bc2:	4293      	cmp	r3, r2
  407bc4:	d1fb      	bne.n	407bbe <__lshift+0x3e>
  407bc6:	6934      	ldr	r4, [r6, #16]
  407bc8:	f106 0114 	add.w	r1, r6, #20
  407bcc:	f019 091f 	ands.w	r9, r9, #31
  407bd0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407bd4:	d021      	beq.n	407c1a <__lshift+0x9a>
  407bd6:	f1c9 0220 	rsb	r2, r9, #32
  407bda:	2400      	movs	r4, #0
  407bdc:	680f      	ldr	r7, [r1, #0]
  407bde:	fa07 fc09 	lsl.w	ip, r7, r9
  407be2:	ea4c 0404 	orr.w	r4, ip, r4
  407be6:	469c      	mov	ip, r3
  407be8:	f843 4b04 	str.w	r4, [r3], #4
  407bec:	f851 4b04 	ldr.w	r4, [r1], #4
  407bf0:	458e      	cmp	lr, r1
  407bf2:	fa24 f402 	lsr.w	r4, r4, r2
  407bf6:	d8f1      	bhi.n	407bdc <__lshift+0x5c>
  407bf8:	f8cc 4004 	str.w	r4, [ip, #4]
  407bfc:	b10c      	cbz	r4, 407c02 <__lshift+0x82>
  407bfe:	f108 0502 	add.w	r5, r8, #2
  407c02:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  407c06:	6872      	ldr	r2, [r6, #4]
  407c08:	3d01      	subs	r5, #1
  407c0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407c0e:	6105      	str	r5, [r0, #16]
  407c10:	6031      	str	r1, [r6, #0]
  407c12:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407c1a:	3b04      	subs	r3, #4
  407c1c:	f851 2b04 	ldr.w	r2, [r1], #4
  407c20:	f843 2f04 	str.w	r2, [r3, #4]!
  407c24:	458e      	cmp	lr, r1
  407c26:	d8f9      	bhi.n	407c1c <__lshift+0x9c>
  407c28:	e7eb      	b.n	407c02 <__lshift+0x82>
  407c2a:	4613      	mov	r3, r2
  407c2c:	e7cb      	b.n	407bc6 <__lshift+0x46>
  407c2e:	bf00      	nop

00407c30 <__mcmp>:
  407c30:	6902      	ldr	r2, [r0, #16]
  407c32:	690b      	ldr	r3, [r1, #16]
  407c34:	1ad2      	subs	r2, r2, r3
  407c36:	d112      	bne.n	407c5e <__mcmp+0x2e>
  407c38:	009b      	lsls	r3, r3, #2
  407c3a:	3014      	adds	r0, #20
  407c3c:	3114      	adds	r1, #20
  407c3e:	4419      	add	r1, r3
  407c40:	b410      	push	{r4}
  407c42:	4403      	add	r3, r0
  407c44:	e001      	b.n	407c4a <__mcmp+0x1a>
  407c46:	4298      	cmp	r0, r3
  407c48:	d20b      	bcs.n	407c62 <__mcmp+0x32>
  407c4a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407c4e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407c52:	4294      	cmp	r4, r2
  407c54:	d0f7      	beq.n	407c46 <__mcmp+0x16>
  407c56:	d307      	bcc.n	407c68 <__mcmp+0x38>
  407c58:	2001      	movs	r0, #1
  407c5a:	bc10      	pop	{r4}
  407c5c:	4770      	bx	lr
  407c5e:	4610      	mov	r0, r2
  407c60:	4770      	bx	lr
  407c62:	2000      	movs	r0, #0
  407c64:	bc10      	pop	{r4}
  407c66:	4770      	bx	lr
  407c68:	f04f 30ff 	mov.w	r0, #4294967295
  407c6c:	e7f5      	b.n	407c5a <__mcmp+0x2a>
  407c6e:	bf00      	nop

00407c70 <__mdiff>:
  407c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407c74:	690b      	ldr	r3, [r1, #16]
  407c76:	460f      	mov	r7, r1
  407c78:	6911      	ldr	r1, [r2, #16]
  407c7a:	1a5b      	subs	r3, r3, r1
  407c7c:	2b00      	cmp	r3, #0
  407c7e:	4690      	mov	r8, r2
  407c80:	d117      	bne.n	407cb2 <__mdiff+0x42>
  407c82:	0089      	lsls	r1, r1, #2
  407c84:	f107 0214 	add.w	r2, r7, #20
  407c88:	f108 0514 	add.w	r5, r8, #20
  407c8c:	1853      	adds	r3, r2, r1
  407c8e:	4429      	add	r1, r5
  407c90:	e001      	b.n	407c96 <__mdiff+0x26>
  407c92:	429a      	cmp	r2, r3
  407c94:	d25e      	bcs.n	407d54 <__mdiff+0xe4>
  407c96:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  407c9a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407c9e:	42a6      	cmp	r6, r4
  407ca0:	d0f7      	beq.n	407c92 <__mdiff+0x22>
  407ca2:	d260      	bcs.n	407d66 <__mdiff+0xf6>
  407ca4:	463b      	mov	r3, r7
  407ca6:	4614      	mov	r4, r2
  407ca8:	4647      	mov	r7, r8
  407caa:	f04f 0901 	mov.w	r9, #1
  407cae:	4698      	mov	r8, r3
  407cb0:	e006      	b.n	407cc0 <__mdiff+0x50>
  407cb2:	db5d      	blt.n	407d70 <__mdiff+0x100>
  407cb4:	f107 0514 	add.w	r5, r7, #20
  407cb8:	f102 0414 	add.w	r4, r2, #20
  407cbc:	f04f 0900 	mov.w	r9, #0
  407cc0:	6879      	ldr	r1, [r7, #4]
  407cc2:	f7ff fdad 	bl	407820 <_Balloc>
  407cc6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407cca:	693e      	ldr	r6, [r7, #16]
  407ccc:	f8c0 900c 	str.w	r9, [r0, #12]
  407cd0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407cd4:	46a6      	mov	lr, r4
  407cd6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407cda:	f100 0414 	add.w	r4, r0, #20
  407cde:	2300      	movs	r3, #0
  407ce0:	f85e 1b04 	ldr.w	r1, [lr], #4
  407ce4:	f855 8b04 	ldr.w	r8, [r5], #4
  407ce8:	b28a      	uxth	r2, r1
  407cea:	fa13 f388 	uxtah	r3, r3, r8
  407cee:	0c09      	lsrs	r1, r1, #16
  407cf0:	1a9a      	subs	r2, r3, r2
  407cf2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407cf6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407cfa:	b292      	uxth	r2, r2
  407cfc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407d00:	45f4      	cmp	ip, lr
  407d02:	f844 2b04 	str.w	r2, [r4], #4
  407d06:	ea4f 4323 	mov.w	r3, r3, asr #16
  407d0a:	d8e9      	bhi.n	407ce0 <__mdiff+0x70>
  407d0c:	42af      	cmp	r7, r5
  407d0e:	d917      	bls.n	407d40 <__mdiff+0xd0>
  407d10:	46a4      	mov	ip, r4
  407d12:	4629      	mov	r1, r5
  407d14:	f851 eb04 	ldr.w	lr, [r1], #4
  407d18:	fa13 f28e 	uxtah	r2, r3, lr
  407d1c:	1413      	asrs	r3, r2, #16
  407d1e:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  407d22:	b292      	uxth	r2, r2
  407d24:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407d28:	428f      	cmp	r7, r1
  407d2a:	f84c 2b04 	str.w	r2, [ip], #4
  407d2e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407d32:	d8ef      	bhi.n	407d14 <__mdiff+0xa4>
  407d34:	43ed      	mvns	r5, r5
  407d36:	443d      	add	r5, r7
  407d38:	f025 0503 	bic.w	r5, r5, #3
  407d3c:	3504      	adds	r5, #4
  407d3e:	442c      	add	r4, r5
  407d40:	3c04      	subs	r4, #4
  407d42:	b922      	cbnz	r2, 407d4e <__mdiff+0xde>
  407d44:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407d48:	3e01      	subs	r6, #1
  407d4a:	2b00      	cmp	r3, #0
  407d4c:	d0fa      	beq.n	407d44 <__mdiff+0xd4>
  407d4e:	6106      	str	r6, [r0, #16]
  407d50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407d54:	2100      	movs	r1, #0
  407d56:	f7ff fd63 	bl	407820 <_Balloc>
  407d5a:	2201      	movs	r2, #1
  407d5c:	2300      	movs	r3, #0
  407d5e:	6102      	str	r2, [r0, #16]
  407d60:	6143      	str	r3, [r0, #20]
  407d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407d66:	462c      	mov	r4, r5
  407d68:	f04f 0900 	mov.w	r9, #0
  407d6c:	4615      	mov	r5, r2
  407d6e:	e7a7      	b.n	407cc0 <__mdiff+0x50>
  407d70:	463b      	mov	r3, r7
  407d72:	f107 0414 	add.w	r4, r7, #20
  407d76:	f108 0514 	add.w	r5, r8, #20
  407d7a:	4647      	mov	r7, r8
  407d7c:	f04f 0901 	mov.w	r9, #1
  407d80:	4698      	mov	r8, r3
  407d82:	e79d      	b.n	407cc0 <__mdiff+0x50>

00407d84 <__d2b>:
  407d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d88:	b082      	sub	sp, #8
  407d8a:	2101      	movs	r1, #1
  407d8c:	461c      	mov	r4, r3
  407d8e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407d92:	4615      	mov	r5, r2
  407d94:	9e08      	ldr	r6, [sp, #32]
  407d96:	f7ff fd43 	bl	407820 <_Balloc>
  407d9a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407d9e:	4680      	mov	r8, r0
  407da0:	b10f      	cbz	r7, 407da6 <__d2b+0x22>
  407da2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407da6:	9401      	str	r4, [sp, #4]
  407da8:	b31d      	cbz	r5, 407df2 <__d2b+0x6e>
  407daa:	a802      	add	r0, sp, #8
  407dac:	f840 5d08 	str.w	r5, [r0, #-8]!
  407db0:	f7ff fdc6 	bl	407940 <__lo0bits>
  407db4:	2800      	cmp	r0, #0
  407db6:	d134      	bne.n	407e22 <__d2b+0x9e>
  407db8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407dbc:	f8c8 2014 	str.w	r2, [r8, #20]
  407dc0:	2b00      	cmp	r3, #0
  407dc2:	bf0c      	ite	eq
  407dc4:	2101      	moveq	r1, #1
  407dc6:	2102      	movne	r1, #2
  407dc8:	f8c8 3018 	str.w	r3, [r8, #24]
  407dcc:	f8c8 1010 	str.w	r1, [r8, #16]
  407dd0:	b9df      	cbnz	r7, 407e0a <__d2b+0x86>
  407dd2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407dd6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407dda:	6030      	str	r0, [r6, #0]
  407ddc:	6918      	ldr	r0, [r3, #16]
  407dde:	f7ff fd8f 	bl	407900 <__hi0bits>
  407de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407de4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407de8:	6018      	str	r0, [r3, #0]
  407dea:	4640      	mov	r0, r8
  407dec:	b002      	add	sp, #8
  407dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407df2:	a801      	add	r0, sp, #4
  407df4:	f7ff fda4 	bl	407940 <__lo0bits>
  407df8:	9b01      	ldr	r3, [sp, #4]
  407dfa:	f8c8 3014 	str.w	r3, [r8, #20]
  407dfe:	2101      	movs	r1, #1
  407e00:	3020      	adds	r0, #32
  407e02:	f8c8 1010 	str.w	r1, [r8, #16]
  407e06:	2f00      	cmp	r7, #0
  407e08:	d0e3      	beq.n	407dd2 <__d2b+0x4e>
  407e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e0c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407e10:	4407      	add	r7, r0
  407e12:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407e16:	6037      	str	r7, [r6, #0]
  407e18:	6018      	str	r0, [r3, #0]
  407e1a:	4640      	mov	r0, r8
  407e1c:	b002      	add	sp, #8
  407e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e22:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407e26:	f1c0 0120 	rsb	r1, r0, #32
  407e2a:	fa03 f101 	lsl.w	r1, r3, r1
  407e2e:	430a      	orrs	r2, r1
  407e30:	40c3      	lsrs	r3, r0
  407e32:	9301      	str	r3, [sp, #4]
  407e34:	f8c8 2014 	str.w	r2, [r8, #20]
  407e38:	e7c2      	b.n	407dc0 <__d2b+0x3c>
  407e3a:	bf00      	nop

00407e3c <_realloc_r>:
  407e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e40:	4617      	mov	r7, r2
  407e42:	b083      	sub	sp, #12
  407e44:	2900      	cmp	r1, #0
  407e46:	f000 80c1 	beq.w	407fcc <_realloc_r+0x190>
  407e4a:	460e      	mov	r6, r1
  407e4c:	4681      	mov	r9, r0
  407e4e:	f107 050b 	add.w	r5, r7, #11
  407e52:	f7ff fce1 	bl	407818 <__malloc_lock>
  407e56:	f856 ec04 	ldr.w	lr, [r6, #-4]
  407e5a:	2d16      	cmp	r5, #22
  407e5c:	f02e 0403 	bic.w	r4, lr, #3
  407e60:	f1a6 0808 	sub.w	r8, r6, #8
  407e64:	d840      	bhi.n	407ee8 <_realloc_r+0xac>
  407e66:	2210      	movs	r2, #16
  407e68:	4615      	mov	r5, r2
  407e6a:	42af      	cmp	r7, r5
  407e6c:	d841      	bhi.n	407ef2 <_realloc_r+0xb6>
  407e6e:	4294      	cmp	r4, r2
  407e70:	da75      	bge.n	407f5e <_realloc_r+0x122>
  407e72:	4bc9      	ldr	r3, [pc, #804]	; (408198 <_realloc_r+0x35c>)
  407e74:	6899      	ldr	r1, [r3, #8]
  407e76:	eb08 0004 	add.w	r0, r8, r4
  407e7a:	4288      	cmp	r0, r1
  407e7c:	6841      	ldr	r1, [r0, #4]
  407e7e:	f000 80d9 	beq.w	408034 <_realloc_r+0x1f8>
  407e82:	f021 0301 	bic.w	r3, r1, #1
  407e86:	4403      	add	r3, r0
  407e88:	685b      	ldr	r3, [r3, #4]
  407e8a:	07db      	lsls	r3, r3, #31
  407e8c:	d57d      	bpl.n	407f8a <_realloc_r+0x14e>
  407e8e:	f01e 0f01 	tst.w	lr, #1
  407e92:	d035      	beq.n	407f00 <_realloc_r+0xc4>
  407e94:	4639      	mov	r1, r7
  407e96:	4648      	mov	r0, r9
  407e98:	f7ff f94c 	bl	407134 <_malloc_r>
  407e9c:	4607      	mov	r7, r0
  407e9e:	b1e0      	cbz	r0, 407eda <_realloc_r+0x9e>
  407ea0:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407ea4:	f023 0301 	bic.w	r3, r3, #1
  407ea8:	4443      	add	r3, r8
  407eaa:	f1a0 0208 	sub.w	r2, r0, #8
  407eae:	429a      	cmp	r2, r3
  407eb0:	f000 8144 	beq.w	40813c <_realloc_r+0x300>
  407eb4:	1f22      	subs	r2, r4, #4
  407eb6:	2a24      	cmp	r2, #36	; 0x24
  407eb8:	f200 8131 	bhi.w	40811e <_realloc_r+0x2e2>
  407ebc:	2a13      	cmp	r2, #19
  407ebe:	f200 8104 	bhi.w	4080ca <_realloc_r+0x28e>
  407ec2:	4603      	mov	r3, r0
  407ec4:	4632      	mov	r2, r6
  407ec6:	6811      	ldr	r1, [r2, #0]
  407ec8:	6019      	str	r1, [r3, #0]
  407eca:	6851      	ldr	r1, [r2, #4]
  407ecc:	6059      	str	r1, [r3, #4]
  407ece:	6892      	ldr	r2, [r2, #8]
  407ed0:	609a      	str	r2, [r3, #8]
  407ed2:	4631      	mov	r1, r6
  407ed4:	4648      	mov	r0, r9
  407ed6:	f7ff f841 	bl	406f5c <_free_r>
  407eda:	4648      	mov	r0, r9
  407edc:	f7ff fc9e 	bl	40781c <__malloc_unlock>
  407ee0:	4638      	mov	r0, r7
  407ee2:	b003      	add	sp, #12
  407ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ee8:	f025 0507 	bic.w	r5, r5, #7
  407eec:	2d00      	cmp	r5, #0
  407eee:	462a      	mov	r2, r5
  407ef0:	dabb      	bge.n	407e6a <_realloc_r+0x2e>
  407ef2:	230c      	movs	r3, #12
  407ef4:	2000      	movs	r0, #0
  407ef6:	f8c9 3000 	str.w	r3, [r9]
  407efa:	b003      	add	sp, #12
  407efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f00:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407f04:	ebc3 0a08 	rsb	sl, r3, r8
  407f08:	f8da 3004 	ldr.w	r3, [sl, #4]
  407f0c:	f023 0c03 	bic.w	ip, r3, #3
  407f10:	eb04 030c 	add.w	r3, r4, ip
  407f14:	4293      	cmp	r3, r2
  407f16:	dbbd      	blt.n	407e94 <_realloc_r+0x58>
  407f18:	4657      	mov	r7, sl
  407f1a:	f8da 100c 	ldr.w	r1, [sl, #12]
  407f1e:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407f22:	1f22      	subs	r2, r4, #4
  407f24:	2a24      	cmp	r2, #36	; 0x24
  407f26:	60c1      	str	r1, [r0, #12]
  407f28:	6088      	str	r0, [r1, #8]
  407f2a:	f200 8117 	bhi.w	40815c <_realloc_r+0x320>
  407f2e:	2a13      	cmp	r2, #19
  407f30:	f240 8112 	bls.w	408158 <_realloc_r+0x31c>
  407f34:	6831      	ldr	r1, [r6, #0]
  407f36:	f8ca 1008 	str.w	r1, [sl, #8]
  407f3a:	6871      	ldr	r1, [r6, #4]
  407f3c:	f8ca 100c 	str.w	r1, [sl, #12]
  407f40:	2a1b      	cmp	r2, #27
  407f42:	f200 812b 	bhi.w	40819c <_realloc_r+0x360>
  407f46:	3608      	adds	r6, #8
  407f48:	f10a 0210 	add.w	r2, sl, #16
  407f4c:	6831      	ldr	r1, [r6, #0]
  407f4e:	6011      	str	r1, [r2, #0]
  407f50:	6871      	ldr	r1, [r6, #4]
  407f52:	6051      	str	r1, [r2, #4]
  407f54:	68b1      	ldr	r1, [r6, #8]
  407f56:	6091      	str	r1, [r2, #8]
  407f58:	463e      	mov	r6, r7
  407f5a:	461c      	mov	r4, r3
  407f5c:	46d0      	mov	r8, sl
  407f5e:	1b63      	subs	r3, r4, r5
  407f60:	2b0f      	cmp	r3, #15
  407f62:	d81d      	bhi.n	407fa0 <_realloc_r+0x164>
  407f64:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407f68:	f003 0301 	and.w	r3, r3, #1
  407f6c:	4323      	orrs	r3, r4
  407f6e:	4444      	add	r4, r8
  407f70:	f8c8 3004 	str.w	r3, [r8, #4]
  407f74:	6863      	ldr	r3, [r4, #4]
  407f76:	f043 0301 	orr.w	r3, r3, #1
  407f7a:	6063      	str	r3, [r4, #4]
  407f7c:	4648      	mov	r0, r9
  407f7e:	f7ff fc4d 	bl	40781c <__malloc_unlock>
  407f82:	4630      	mov	r0, r6
  407f84:	b003      	add	sp, #12
  407f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f8a:	f021 0103 	bic.w	r1, r1, #3
  407f8e:	4421      	add	r1, r4
  407f90:	4291      	cmp	r1, r2
  407f92:	db21      	blt.n	407fd8 <_realloc_r+0x19c>
  407f94:	68c3      	ldr	r3, [r0, #12]
  407f96:	6882      	ldr	r2, [r0, #8]
  407f98:	460c      	mov	r4, r1
  407f9a:	60d3      	str	r3, [r2, #12]
  407f9c:	609a      	str	r2, [r3, #8]
  407f9e:	e7de      	b.n	407f5e <_realloc_r+0x122>
  407fa0:	f8d8 2004 	ldr.w	r2, [r8, #4]
  407fa4:	eb08 0105 	add.w	r1, r8, r5
  407fa8:	f002 0201 	and.w	r2, r2, #1
  407fac:	4315      	orrs	r5, r2
  407fae:	f043 0201 	orr.w	r2, r3, #1
  407fb2:	440b      	add	r3, r1
  407fb4:	f8c8 5004 	str.w	r5, [r8, #4]
  407fb8:	604a      	str	r2, [r1, #4]
  407fba:	685a      	ldr	r2, [r3, #4]
  407fbc:	f042 0201 	orr.w	r2, r2, #1
  407fc0:	3108      	adds	r1, #8
  407fc2:	605a      	str	r2, [r3, #4]
  407fc4:	4648      	mov	r0, r9
  407fc6:	f7fe ffc9 	bl	406f5c <_free_r>
  407fca:	e7d7      	b.n	407f7c <_realloc_r+0x140>
  407fcc:	4611      	mov	r1, r2
  407fce:	b003      	add	sp, #12
  407fd0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407fd4:	f7ff b8ae 	b.w	407134 <_malloc_r>
  407fd8:	f01e 0f01 	tst.w	lr, #1
  407fdc:	f47f af5a 	bne.w	407e94 <_realloc_r+0x58>
  407fe0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407fe4:	ebc3 0a08 	rsb	sl, r3, r8
  407fe8:	f8da 3004 	ldr.w	r3, [sl, #4]
  407fec:	f023 0c03 	bic.w	ip, r3, #3
  407ff0:	eb01 0e0c 	add.w	lr, r1, ip
  407ff4:	4596      	cmp	lr, r2
  407ff6:	db8b      	blt.n	407f10 <_realloc_r+0xd4>
  407ff8:	68c3      	ldr	r3, [r0, #12]
  407ffa:	6882      	ldr	r2, [r0, #8]
  407ffc:	4657      	mov	r7, sl
  407ffe:	60d3      	str	r3, [r2, #12]
  408000:	609a      	str	r2, [r3, #8]
  408002:	f857 1f08 	ldr.w	r1, [r7, #8]!
  408006:	f8da 300c 	ldr.w	r3, [sl, #12]
  40800a:	60cb      	str	r3, [r1, #12]
  40800c:	1f22      	subs	r2, r4, #4
  40800e:	2a24      	cmp	r2, #36	; 0x24
  408010:	6099      	str	r1, [r3, #8]
  408012:	f200 8099 	bhi.w	408148 <_realloc_r+0x30c>
  408016:	2a13      	cmp	r2, #19
  408018:	d962      	bls.n	4080e0 <_realloc_r+0x2a4>
  40801a:	6833      	ldr	r3, [r6, #0]
  40801c:	f8ca 3008 	str.w	r3, [sl, #8]
  408020:	6873      	ldr	r3, [r6, #4]
  408022:	f8ca 300c 	str.w	r3, [sl, #12]
  408026:	2a1b      	cmp	r2, #27
  408028:	f200 80a0 	bhi.w	40816c <_realloc_r+0x330>
  40802c:	3608      	adds	r6, #8
  40802e:	f10a 0310 	add.w	r3, sl, #16
  408032:	e056      	b.n	4080e2 <_realloc_r+0x2a6>
  408034:	f021 0b03 	bic.w	fp, r1, #3
  408038:	44a3      	add	fp, r4
  40803a:	f105 0010 	add.w	r0, r5, #16
  40803e:	4583      	cmp	fp, r0
  408040:	da59      	bge.n	4080f6 <_realloc_r+0x2ba>
  408042:	f01e 0f01 	tst.w	lr, #1
  408046:	f47f af25 	bne.w	407e94 <_realloc_r+0x58>
  40804a:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40804e:	ebc1 0a08 	rsb	sl, r1, r8
  408052:	f8da 1004 	ldr.w	r1, [sl, #4]
  408056:	f021 0c03 	bic.w	ip, r1, #3
  40805a:	44e3      	add	fp, ip
  40805c:	4558      	cmp	r0, fp
  40805e:	f73f af57 	bgt.w	407f10 <_realloc_r+0xd4>
  408062:	4657      	mov	r7, sl
  408064:	f8da 100c 	ldr.w	r1, [sl, #12]
  408068:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40806c:	1f22      	subs	r2, r4, #4
  40806e:	2a24      	cmp	r2, #36	; 0x24
  408070:	60c1      	str	r1, [r0, #12]
  408072:	6088      	str	r0, [r1, #8]
  408074:	f200 80b4 	bhi.w	4081e0 <_realloc_r+0x3a4>
  408078:	2a13      	cmp	r2, #19
  40807a:	f240 80a5 	bls.w	4081c8 <_realloc_r+0x38c>
  40807e:	6831      	ldr	r1, [r6, #0]
  408080:	f8ca 1008 	str.w	r1, [sl, #8]
  408084:	6871      	ldr	r1, [r6, #4]
  408086:	f8ca 100c 	str.w	r1, [sl, #12]
  40808a:	2a1b      	cmp	r2, #27
  40808c:	f200 80af 	bhi.w	4081ee <_realloc_r+0x3b2>
  408090:	3608      	adds	r6, #8
  408092:	f10a 0210 	add.w	r2, sl, #16
  408096:	6831      	ldr	r1, [r6, #0]
  408098:	6011      	str	r1, [r2, #0]
  40809a:	6871      	ldr	r1, [r6, #4]
  40809c:	6051      	str	r1, [r2, #4]
  40809e:	68b1      	ldr	r1, [r6, #8]
  4080a0:	6091      	str	r1, [r2, #8]
  4080a2:	eb0a 0105 	add.w	r1, sl, r5
  4080a6:	ebc5 020b 	rsb	r2, r5, fp
  4080aa:	f042 0201 	orr.w	r2, r2, #1
  4080ae:	6099      	str	r1, [r3, #8]
  4080b0:	604a      	str	r2, [r1, #4]
  4080b2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4080b6:	f003 0301 	and.w	r3, r3, #1
  4080ba:	431d      	orrs	r5, r3
  4080bc:	4648      	mov	r0, r9
  4080be:	f8ca 5004 	str.w	r5, [sl, #4]
  4080c2:	f7ff fbab 	bl	40781c <__malloc_unlock>
  4080c6:	4638      	mov	r0, r7
  4080c8:	e75c      	b.n	407f84 <_realloc_r+0x148>
  4080ca:	6833      	ldr	r3, [r6, #0]
  4080cc:	6003      	str	r3, [r0, #0]
  4080ce:	6873      	ldr	r3, [r6, #4]
  4080d0:	6043      	str	r3, [r0, #4]
  4080d2:	2a1b      	cmp	r2, #27
  4080d4:	d827      	bhi.n	408126 <_realloc_r+0x2ea>
  4080d6:	f100 0308 	add.w	r3, r0, #8
  4080da:	f106 0208 	add.w	r2, r6, #8
  4080de:	e6f2      	b.n	407ec6 <_realloc_r+0x8a>
  4080e0:	463b      	mov	r3, r7
  4080e2:	6832      	ldr	r2, [r6, #0]
  4080e4:	601a      	str	r2, [r3, #0]
  4080e6:	6872      	ldr	r2, [r6, #4]
  4080e8:	605a      	str	r2, [r3, #4]
  4080ea:	68b2      	ldr	r2, [r6, #8]
  4080ec:	609a      	str	r2, [r3, #8]
  4080ee:	463e      	mov	r6, r7
  4080f0:	4674      	mov	r4, lr
  4080f2:	46d0      	mov	r8, sl
  4080f4:	e733      	b.n	407f5e <_realloc_r+0x122>
  4080f6:	eb08 0105 	add.w	r1, r8, r5
  4080fa:	ebc5 0b0b 	rsb	fp, r5, fp
  4080fe:	f04b 0201 	orr.w	r2, fp, #1
  408102:	6099      	str	r1, [r3, #8]
  408104:	604a      	str	r2, [r1, #4]
  408106:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40810a:	f003 0301 	and.w	r3, r3, #1
  40810e:	431d      	orrs	r5, r3
  408110:	4648      	mov	r0, r9
  408112:	f846 5c04 	str.w	r5, [r6, #-4]
  408116:	f7ff fb81 	bl	40781c <__malloc_unlock>
  40811a:	4630      	mov	r0, r6
  40811c:	e732      	b.n	407f84 <_realloc_r+0x148>
  40811e:	4631      	mov	r1, r6
  408120:	f7ff fb16 	bl	407750 <memmove>
  408124:	e6d5      	b.n	407ed2 <_realloc_r+0x96>
  408126:	68b3      	ldr	r3, [r6, #8]
  408128:	6083      	str	r3, [r0, #8]
  40812a:	68f3      	ldr	r3, [r6, #12]
  40812c:	60c3      	str	r3, [r0, #12]
  40812e:	2a24      	cmp	r2, #36	; 0x24
  408130:	d028      	beq.n	408184 <_realloc_r+0x348>
  408132:	f100 0310 	add.w	r3, r0, #16
  408136:	f106 0210 	add.w	r2, r6, #16
  40813a:	e6c4      	b.n	407ec6 <_realloc_r+0x8a>
  40813c:	f850 3c04 	ldr.w	r3, [r0, #-4]
  408140:	f023 0303 	bic.w	r3, r3, #3
  408144:	441c      	add	r4, r3
  408146:	e70a      	b.n	407f5e <_realloc_r+0x122>
  408148:	4631      	mov	r1, r6
  40814a:	4638      	mov	r0, r7
  40814c:	4674      	mov	r4, lr
  40814e:	46d0      	mov	r8, sl
  408150:	f7ff fafe 	bl	407750 <memmove>
  408154:	463e      	mov	r6, r7
  408156:	e702      	b.n	407f5e <_realloc_r+0x122>
  408158:	463a      	mov	r2, r7
  40815a:	e6f7      	b.n	407f4c <_realloc_r+0x110>
  40815c:	4631      	mov	r1, r6
  40815e:	4638      	mov	r0, r7
  408160:	461c      	mov	r4, r3
  408162:	46d0      	mov	r8, sl
  408164:	f7ff faf4 	bl	407750 <memmove>
  408168:	463e      	mov	r6, r7
  40816a:	e6f8      	b.n	407f5e <_realloc_r+0x122>
  40816c:	68b3      	ldr	r3, [r6, #8]
  40816e:	f8ca 3010 	str.w	r3, [sl, #16]
  408172:	68f3      	ldr	r3, [r6, #12]
  408174:	f8ca 3014 	str.w	r3, [sl, #20]
  408178:	2a24      	cmp	r2, #36	; 0x24
  40817a:	d01b      	beq.n	4081b4 <_realloc_r+0x378>
  40817c:	3610      	adds	r6, #16
  40817e:	f10a 0318 	add.w	r3, sl, #24
  408182:	e7ae      	b.n	4080e2 <_realloc_r+0x2a6>
  408184:	6933      	ldr	r3, [r6, #16]
  408186:	6103      	str	r3, [r0, #16]
  408188:	6973      	ldr	r3, [r6, #20]
  40818a:	6143      	str	r3, [r0, #20]
  40818c:	f106 0218 	add.w	r2, r6, #24
  408190:	f100 0318 	add.w	r3, r0, #24
  408194:	e697      	b.n	407ec6 <_realloc_r+0x8a>
  408196:	bf00      	nop
  408198:	2040047c 	.word	0x2040047c
  40819c:	68b1      	ldr	r1, [r6, #8]
  40819e:	f8ca 1010 	str.w	r1, [sl, #16]
  4081a2:	68f1      	ldr	r1, [r6, #12]
  4081a4:	f8ca 1014 	str.w	r1, [sl, #20]
  4081a8:	2a24      	cmp	r2, #36	; 0x24
  4081aa:	d00f      	beq.n	4081cc <_realloc_r+0x390>
  4081ac:	3610      	adds	r6, #16
  4081ae:	f10a 0218 	add.w	r2, sl, #24
  4081b2:	e6cb      	b.n	407f4c <_realloc_r+0x110>
  4081b4:	6933      	ldr	r3, [r6, #16]
  4081b6:	f8ca 3018 	str.w	r3, [sl, #24]
  4081ba:	6973      	ldr	r3, [r6, #20]
  4081bc:	f8ca 301c 	str.w	r3, [sl, #28]
  4081c0:	3618      	adds	r6, #24
  4081c2:	f10a 0320 	add.w	r3, sl, #32
  4081c6:	e78c      	b.n	4080e2 <_realloc_r+0x2a6>
  4081c8:	463a      	mov	r2, r7
  4081ca:	e764      	b.n	408096 <_realloc_r+0x25a>
  4081cc:	6932      	ldr	r2, [r6, #16]
  4081ce:	f8ca 2018 	str.w	r2, [sl, #24]
  4081d2:	6972      	ldr	r2, [r6, #20]
  4081d4:	f8ca 201c 	str.w	r2, [sl, #28]
  4081d8:	3618      	adds	r6, #24
  4081da:	f10a 0220 	add.w	r2, sl, #32
  4081de:	e6b5      	b.n	407f4c <_realloc_r+0x110>
  4081e0:	4631      	mov	r1, r6
  4081e2:	4638      	mov	r0, r7
  4081e4:	9301      	str	r3, [sp, #4]
  4081e6:	f7ff fab3 	bl	407750 <memmove>
  4081ea:	9b01      	ldr	r3, [sp, #4]
  4081ec:	e759      	b.n	4080a2 <_realloc_r+0x266>
  4081ee:	68b1      	ldr	r1, [r6, #8]
  4081f0:	f8ca 1010 	str.w	r1, [sl, #16]
  4081f4:	68f1      	ldr	r1, [r6, #12]
  4081f6:	f8ca 1014 	str.w	r1, [sl, #20]
  4081fa:	2a24      	cmp	r2, #36	; 0x24
  4081fc:	d003      	beq.n	408206 <_realloc_r+0x3ca>
  4081fe:	3610      	adds	r6, #16
  408200:	f10a 0218 	add.w	r2, sl, #24
  408204:	e747      	b.n	408096 <_realloc_r+0x25a>
  408206:	6932      	ldr	r2, [r6, #16]
  408208:	f8ca 2018 	str.w	r2, [sl, #24]
  40820c:	6972      	ldr	r2, [r6, #20]
  40820e:	f8ca 201c 	str.w	r2, [sl, #28]
  408212:	3618      	adds	r6, #24
  408214:	f10a 0220 	add.w	r2, sl, #32
  408218:	e73d      	b.n	408096 <_realloc_r+0x25a>
  40821a:	bf00      	nop

0040821c <_sbrk_r>:
  40821c:	b538      	push	{r3, r4, r5, lr}
  40821e:	4c07      	ldr	r4, [pc, #28]	; (40823c <_sbrk_r+0x20>)
  408220:	2300      	movs	r3, #0
  408222:	4605      	mov	r5, r0
  408224:	4608      	mov	r0, r1
  408226:	6023      	str	r3, [r4, #0]
  408228:	f7fa fd76 	bl	402d18 <_sbrk>
  40822c:	1c43      	adds	r3, r0, #1
  40822e:	d000      	beq.n	408232 <_sbrk_r+0x16>
  408230:	bd38      	pop	{r3, r4, r5, pc}
  408232:	6823      	ldr	r3, [r4, #0]
  408234:	2b00      	cmp	r3, #0
  408236:	d0fb      	beq.n	408230 <_sbrk_r+0x14>
  408238:	602b      	str	r3, [r5, #0]
  40823a:	bd38      	pop	{r3, r4, r5, pc}
  40823c:	2040c490 	.word	0x2040c490

00408240 <__ssprint_r>:
  408240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408244:	6893      	ldr	r3, [r2, #8]
  408246:	b083      	sub	sp, #12
  408248:	4690      	mov	r8, r2
  40824a:	2b00      	cmp	r3, #0
  40824c:	d072      	beq.n	408334 <__ssprint_r+0xf4>
  40824e:	4683      	mov	fp, r0
  408250:	f04f 0900 	mov.w	r9, #0
  408254:	6816      	ldr	r6, [r2, #0]
  408256:	6808      	ldr	r0, [r1, #0]
  408258:	688b      	ldr	r3, [r1, #8]
  40825a:	460d      	mov	r5, r1
  40825c:	464c      	mov	r4, r9
  40825e:	2c00      	cmp	r4, #0
  408260:	d045      	beq.n	4082ee <__ssprint_r+0xae>
  408262:	429c      	cmp	r4, r3
  408264:	461f      	mov	r7, r3
  408266:	469a      	mov	sl, r3
  408268:	d346      	bcc.n	4082f8 <__ssprint_r+0xb8>
  40826a:	89ab      	ldrh	r3, [r5, #12]
  40826c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408270:	d02d      	beq.n	4082ce <__ssprint_r+0x8e>
  408272:	696f      	ldr	r7, [r5, #20]
  408274:	6929      	ldr	r1, [r5, #16]
  408276:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40827a:	ebc1 0a00 	rsb	sl, r1, r0
  40827e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  408282:	1c60      	adds	r0, r4, #1
  408284:	107f      	asrs	r7, r7, #1
  408286:	4450      	add	r0, sl
  408288:	42b8      	cmp	r0, r7
  40828a:	463a      	mov	r2, r7
  40828c:	bf84      	itt	hi
  40828e:	4607      	movhi	r7, r0
  408290:	463a      	movhi	r2, r7
  408292:	055b      	lsls	r3, r3, #21
  408294:	d533      	bpl.n	4082fe <__ssprint_r+0xbe>
  408296:	4611      	mov	r1, r2
  408298:	4658      	mov	r0, fp
  40829a:	f7fe ff4b 	bl	407134 <_malloc_r>
  40829e:	2800      	cmp	r0, #0
  4082a0:	d037      	beq.n	408312 <__ssprint_r+0xd2>
  4082a2:	4652      	mov	r2, sl
  4082a4:	6929      	ldr	r1, [r5, #16]
  4082a6:	9001      	str	r0, [sp, #4]
  4082a8:	f7fc f94e 	bl	404548 <memcpy>
  4082ac:	89aa      	ldrh	r2, [r5, #12]
  4082ae:	9b01      	ldr	r3, [sp, #4]
  4082b0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4082b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4082b8:	81aa      	strh	r2, [r5, #12]
  4082ba:	ebca 0207 	rsb	r2, sl, r7
  4082be:	eb03 000a 	add.w	r0, r3, sl
  4082c2:	616f      	str	r7, [r5, #20]
  4082c4:	612b      	str	r3, [r5, #16]
  4082c6:	6028      	str	r0, [r5, #0]
  4082c8:	60aa      	str	r2, [r5, #8]
  4082ca:	4627      	mov	r7, r4
  4082cc:	46a2      	mov	sl, r4
  4082ce:	4652      	mov	r2, sl
  4082d0:	4649      	mov	r1, r9
  4082d2:	f7ff fa3d 	bl	407750 <memmove>
  4082d6:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4082da:	68ab      	ldr	r3, [r5, #8]
  4082dc:	6828      	ldr	r0, [r5, #0]
  4082de:	1bdb      	subs	r3, r3, r7
  4082e0:	4450      	add	r0, sl
  4082e2:	1b14      	subs	r4, r2, r4
  4082e4:	60ab      	str	r3, [r5, #8]
  4082e6:	6028      	str	r0, [r5, #0]
  4082e8:	f8c8 4008 	str.w	r4, [r8, #8]
  4082ec:	b314      	cbz	r4, 408334 <__ssprint_r+0xf4>
  4082ee:	f8d6 9000 	ldr.w	r9, [r6]
  4082f2:	6874      	ldr	r4, [r6, #4]
  4082f4:	3608      	adds	r6, #8
  4082f6:	e7b2      	b.n	40825e <__ssprint_r+0x1e>
  4082f8:	4627      	mov	r7, r4
  4082fa:	46a2      	mov	sl, r4
  4082fc:	e7e7      	b.n	4082ce <__ssprint_r+0x8e>
  4082fe:	4658      	mov	r0, fp
  408300:	f7ff fd9c 	bl	407e3c <_realloc_r>
  408304:	4603      	mov	r3, r0
  408306:	2800      	cmp	r0, #0
  408308:	d1d7      	bne.n	4082ba <__ssprint_r+0x7a>
  40830a:	6929      	ldr	r1, [r5, #16]
  40830c:	4658      	mov	r0, fp
  40830e:	f7fe fe25 	bl	406f5c <_free_r>
  408312:	230c      	movs	r3, #12
  408314:	f8cb 3000 	str.w	r3, [fp]
  408318:	89ab      	ldrh	r3, [r5, #12]
  40831a:	2200      	movs	r2, #0
  40831c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408320:	f04f 30ff 	mov.w	r0, #4294967295
  408324:	81ab      	strh	r3, [r5, #12]
  408326:	f8c8 2008 	str.w	r2, [r8, #8]
  40832a:	f8c8 2004 	str.w	r2, [r8, #4]
  40832e:	b003      	add	sp, #12
  408330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408334:	2000      	movs	r0, #0
  408336:	f8c8 0004 	str.w	r0, [r8, #4]
  40833a:	b003      	add	sp, #12
  40833c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408340 <__register_exitproc>:
  408340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408344:	4c25      	ldr	r4, [pc, #148]	; (4083dc <__register_exitproc+0x9c>)
  408346:	6825      	ldr	r5, [r4, #0]
  408348:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40834c:	4606      	mov	r6, r0
  40834e:	4688      	mov	r8, r1
  408350:	4692      	mov	sl, r2
  408352:	4699      	mov	r9, r3
  408354:	b3c4      	cbz	r4, 4083c8 <__register_exitproc+0x88>
  408356:	6860      	ldr	r0, [r4, #4]
  408358:	281f      	cmp	r0, #31
  40835a:	dc17      	bgt.n	40838c <__register_exitproc+0x4c>
  40835c:	1c43      	adds	r3, r0, #1
  40835e:	b176      	cbz	r6, 40837e <__register_exitproc+0x3e>
  408360:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408364:	2201      	movs	r2, #1
  408366:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40836a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40836e:	4082      	lsls	r2, r0
  408370:	4311      	orrs	r1, r2
  408372:	2e02      	cmp	r6, #2
  408374:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  408378:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40837c:	d01e      	beq.n	4083bc <__register_exitproc+0x7c>
  40837e:	3002      	adds	r0, #2
  408380:	6063      	str	r3, [r4, #4]
  408382:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  408386:	2000      	movs	r0, #0
  408388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40838c:	4b14      	ldr	r3, [pc, #80]	; (4083e0 <__register_exitproc+0xa0>)
  40838e:	b303      	cbz	r3, 4083d2 <__register_exitproc+0x92>
  408390:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408394:	f3af 8000 	nop.w
  408398:	4604      	mov	r4, r0
  40839a:	b1d0      	cbz	r0, 4083d2 <__register_exitproc+0x92>
  40839c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4083a0:	2700      	movs	r7, #0
  4083a2:	e880 0088 	stmia.w	r0, {r3, r7}
  4083a6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4083aa:	4638      	mov	r0, r7
  4083ac:	2301      	movs	r3, #1
  4083ae:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4083b2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4083b6:	2e00      	cmp	r6, #0
  4083b8:	d0e1      	beq.n	40837e <__register_exitproc+0x3e>
  4083ba:	e7d1      	b.n	408360 <__register_exitproc+0x20>
  4083bc:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4083c0:	430a      	orrs	r2, r1
  4083c2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4083c6:	e7da      	b.n	40837e <__register_exitproc+0x3e>
  4083c8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4083cc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4083d0:	e7c1      	b.n	408356 <__register_exitproc+0x16>
  4083d2:	f04f 30ff 	mov.w	r0, #4294967295
  4083d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4083da:	bf00      	nop
  4083dc:	00408b10 	.word	0x00408b10
  4083e0:	00000000 	.word	0x00000000

004083e4 <_calloc_r>:
  4083e4:	b510      	push	{r4, lr}
  4083e6:	fb02 f101 	mul.w	r1, r2, r1
  4083ea:	f7fe fea3 	bl	407134 <_malloc_r>
  4083ee:	4604      	mov	r4, r0
  4083f0:	b1d8      	cbz	r0, 40842a <_calloc_r+0x46>
  4083f2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4083f6:	f022 0203 	bic.w	r2, r2, #3
  4083fa:	3a04      	subs	r2, #4
  4083fc:	2a24      	cmp	r2, #36	; 0x24
  4083fe:	d818      	bhi.n	408432 <_calloc_r+0x4e>
  408400:	2a13      	cmp	r2, #19
  408402:	d914      	bls.n	40842e <_calloc_r+0x4a>
  408404:	2300      	movs	r3, #0
  408406:	2a1b      	cmp	r2, #27
  408408:	6003      	str	r3, [r0, #0]
  40840a:	6043      	str	r3, [r0, #4]
  40840c:	d916      	bls.n	40843c <_calloc_r+0x58>
  40840e:	2a24      	cmp	r2, #36	; 0x24
  408410:	6083      	str	r3, [r0, #8]
  408412:	60c3      	str	r3, [r0, #12]
  408414:	bf11      	iteee	ne
  408416:	f100 0210 	addne.w	r2, r0, #16
  40841a:	6103      	streq	r3, [r0, #16]
  40841c:	6143      	streq	r3, [r0, #20]
  40841e:	f100 0218 	addeq.w	r2, r0, #24
  408422:	2300      	movs	r3, #0
  408424:	6013      	str	r3, [r2, #0]
  408426:	6053      	str	r3, [r2, #4]
  408428:	6093      	str	r3, [r2, #8]
  40842a:	4620      	mov	r0, r4
  40842c:	bd10      	pop	{r4, pc}
  40842e:	4602      	mov	r2, r0
  408430:	e7f7      	b.n	408422 <_calloc_r+0x3e>
  408432:	2100      	movs	r1, #0
  408434:	f7fc f922 	bl	40467c <memset>
  408438:	4620      	mov	r0, r4
  40843a:	bd10      	pop	{r4, pc}
  40843c:	f100 0208 	add.w	r2, r0, #8
  408440:	e7ef      	b.n	408422 <_calloc_r+0x3e>
  408442:	bf00      	nop

00408444 <__aeabi_uldivmod>:
  408444:	b953      	cbnz	r3, 40845c <__aeabi_uldivmod+0x18>
  408446:	b94a      	cbnz	r2, 40845c <__aeabi_uldivmod+0x18>
  408448:	2900      	cmp	r1, #0
  40844a:	bf08      	it	eq
  40844c:	2800      	cmpeq	r0, #0
  40844e:	bf1c      	itt	ne
  408450:	f04f 31ff 	movne.w	r1, #4294967295
  408454:	f04f 30ff 	movne.w	r0, #4294967295
  408458:	f000 b97e 	b.w	408758 <__aeabi_idiv0>
  40845c:	f1ad 0c08 	sub.w	ip, sp, #8
  408460:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408464:	f000 f806 	bl	408474 <__udivmoddi4>
  408468:	f8dd e004 	ldr.w	lr, [sp, #4]
  40846c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408470:	b004      	add	sp, #16
  408472:	4770      	bx	lr

00408474 <__udivmoddi4>:
  408474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408478:	468c      	mov	ip, r1
  40847a:	460e      	mov	r6, r1
  40847c:	4604      	mov	r4, r0
  40847e:	9d08      	ldr	r5, [sp, #32]
  408480:	2b00      	cmp	r3, #0
  408482:	d150      	bne.n	408526 <__udivmoddi4+0xb2>
  408484:	428a      	cmp	r2, r1
  408486:	4617      	mov	r7, r2
  408488:	d96c      	bls.n	408564 <__udivmoddi4+0xf0>
  40848a:	fab2 fe82 	clz	lr, r2
  40848e:	f1be 0f00 	cmp.w	lr, #0
  408492:	d00b      	beq.n	4084ac <__udivmoddi4+0x38>
  408494:	f1ce 0420 	rsb	r4, lr, #32
  408498:	fa20 f404 	lsr.w	r4, r0, r4
  40849c:	fa01 f60e 	lsl.w	r6, r1, lr
  4084a0:	ea44 0c06 	orr.w	ip, r4, r6
  4084a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4084a8:	fa00 f40e 	lsl.w	r4, r0, lr
  4084ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4084b0:	0c22      	lsrs	r2, r4, #16
  4084b2:	fbbc f0f9 	udiv	r0, ip, r9
  4084b6:	fa1f f887 	uxth.w	r8, r7
  4084ba:	fb09 c610 	mls	r6, r9, r0, ip
  4084be:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4084c2:	fb00 f308 	mul.w	r3, r0, r8
  4084c6:	42b3      	cmp	r3, r6
  4084c8:	d909      	bls.n	4084de <__udivmoddi4+0x6a>
  4084ca:	19f6      	adds	r6, r6, r7
  4084cc:	f100 32ff 	add.w	r2, r0, #4294967295
  4084d0:	f080 8122 	bcs.w	408718 <__udivmoddi4+0x2a4>
  4084d4:	42b3      	cmp	r3, r6
  4084d6:	f240 811f 	bls.w	408718 <__udivmoddi4+0x2a4>
  4084da:	3802      	subs	r0, #2
  4084dc:	443e      	add	r6, r7
  4084de:	1af6      	subs	r6, r6, r3
  4084e0:	b2a2      	uxth	r2, r4
  4084e2:	fbb6 f3f9 	udiv	r3, r6, r9
  4084e6:	fb09 6613 	mls	r6, r9, r3, r6
  4084ea:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4084ee:	fb03 f808 	mul.w	r8, r3, r8
  4084f2:	45a0      	cmp	r8, r4
  4084f4:	d909      	bls.n	40850a <__udivmoddi4+0x96>
  4084f6:	19e4      	adds	r4, r4, r7
  4084f8:	f103 32ff 	add.w	r2, r3, #4294967295
  4084fc:	f080 810a 	bcs.w	408714 <__udivmoddi4+0x2a0>
  408500:	45a0      	cmp	r8, r4
  408502:	f240 8107 	bls.w	408714 <__udivmoddi4+0x2a0>
  408506:	3b02      	subs	r3, #2
  408508:	443c      	add	r4, r7
  40850a:	ebc8 0404 	rsb	r4, r8, r4
  40850e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408512:	2100      	movs	r1, #0
  408514:	2d00      	cmp	r5, #0
  408516:	d062      	beq.n	4085de <__udivmoddi4+0x16a>
  408518:	fa24 f40e 	lsr.w	r4, r4, lr
  40851c:	2300      	movs	r3, #0
  40851e:	602c      	str	r4, [r5, #0]
  408520:	606b      	str	r3, [r5, #4]
  408522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408526:	428b      	cmp	r3, r1
  408528:	d907      	bls.n	40853a <__udivmoddi4+0xc6>
  40852a:	2d00      	cmp	r5, #0
  40852c:	d055      	beq.n	4085da <__udivmoddi4+0x166>
  40852e:	2100      	movs	r1, #0
  408530:	e885 0041 	stmia.w	r5, {r0, r6}
  408534:	4608      	mov	r0, r1
  408536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40853a:	fab3 f183 	clz	r1, r3
  40853e:	2900      	cmp	r1, #0
  408540:	f040 8090 	bne.w	408664 <__udivmoddi4+0x1f0>
  408544:	42b3      	cmp	r3, r6
  408546:	d302      	bcc.n	40854e <__udivmoddi4+0xda>
  408548:	4282      	cmp	r2, r0
  40854a:	f200 80f8 	bhi.w	40873e <__udivmoddi4+0x2ca>
  40854e:	1a84      	subs	r4, r0, r2
  408550:	eb66 0603 	sbc.w	r6, r6, r3
  408554:	2001      	movs	r0, #1
  408556:	46b4      	mov	ip, r6
  408558:	2d00      	cmp	r5, #0
  40855a:	d040      	beq.n	4085de <__udivmoddi4+0x16a>
  40855c:	e885 1010 	stmia.w	r5, {r4, ip}
  408560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408564:	b912      	cbnz	r2, 40856c <__udivmoddi4+0xf8>
  408566:	2701      	movs	r7, #1
  408568:	fbb7 f7f2 	udiv	r7, r7, r2
  40856c:	fab7 fe87 	clz	lr, r7
  408570:	f1be 0f00 	cmp.w	lr, #0
  408574:	d135      	bne.n	4085e2 <__udivmoddi4+0x16e>
  408576:	1bf3      	subs	r3, r6, r7
  408578:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40857c:	fa1f fc87 	uxth.w	ip, r7
  408580:	2101      	movs	r1, #1
  408582:	fbb3 f0f8 	udiv	r0, r3, r8
  408586:	0c22      	lsrs	r2, r4, #16
  408588:	fb08 3610 	mls	r6, r8, r0, r3
  40858c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  408590:	fb0c f300 	mul.w	r3, ip, r0
  408594:	42b3      	cmp	r3, r6
  408596:	d907      	bls.n	4085a8 <__udivmoddi4+0x134>
  408598:	19f6      	adds	r6, r6, r7
  40859a:	f100 32ff 	add.w	r2, r0, #4294967295
  40859e:	d202      	bcs.n	4085a6 <__udivmoddi4+0x132>
  4085a0:	42b3      	cmp	r3, r6
  4085a2:	f200 80ce 	bhi.w	408742 <__udivmoddi4+0x2ce>
  4085a6:	4610      	mov	r0, r2
  4085a8:	1af6      	subs	r6, r6, r3
  4085aa:	b2a2      	uxth	r2, r4
  4085ac:	fbb6 f3f8 	udiv	r3, r6, r8
  4085b0:	fb08 6613 	mls	r6, r8, r3, r6
  4085b4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4085b8:	fb0c fc03 	mul.w	ip, ip, r3
  4085bc:	45a4      	cmp	ip, r4
  4085be:	d907      	bls.n	4085d0 <__udivmoddi4+0x15c>
  4085c0:	19e4      	adds	r4, r4, r7
  4085c2:	f103 32ff 	add.w	r2, r3, #4294967295
  4085c6:	d202      	bcs.n	4085ce <__udivmoddi4+0x15a>
  4085c8:	45a4      	cmp	ip, r4
  4085ca:	f200 80b5 	bhi.w	408738 <__udivmoddi4+0x2c4>
  4085ce:	4613      	mov	r3, r2
  4085d0:	ebcc 0404 	rsb	r4, ip, r4
  4085d4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4085d8:	e79c      	b.n	408514 <__udivmoddi4+0xa0>
  4085da:	4629      	mov	r1, r5
  4085dc:	4628      	mov	r0, r5
  4085de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4085e2:	f1ce 0120 	rsb	r1, lr, #32
  4085e6:	fa06 f30e 	lsl.w	r3, r6, lr
  4085ea:	fa07 f70e 	lsl.w	r7, r7, lr
  4085ee:	fa20 f901 	lsr.w	r9, r0, r1
  4085f2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4085f6:	40ce      	lsrs	r6, r1
  4085f8:	ea49 0903 	orr.w	r9, r9, r3
  4085fc:	fbb6 faf8 	udiv	sl, r6, r8
  408600:	ea4f 4419 	mov.w	r4, r9, lsr #16
  408604:	fb08 661a 	mls	r6, r8, sl, r6
  408608:	fa1f fc87 	uxth.w	ip, r7
  40860c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  408610:	fb0a f20c 	mul.w	r2, sl, ip
  408614:	429a      	cmp	r2, r3
  408616:	fa00 f40e 	lsl.w	r4, r0, lr
  40861a:	d90a      	bls.n	408632 <__udivmoddi4+0x1be>
  40861c:	19db      	adds	r3, r3, r7
  40861e:	f10a 31ff 	add.w	r1, sl, #4294967295
  408622:	f080 8087 	bcs.w	408734 <__udivmoddi4+0x2c0>
  408626:	429a      	cmp	r2, r3
  408628:	f240 8084 	bls.w	408734 <__udivmoddi4+0x2c0>
  40862c:	f1aa 0a02 	sub.w	sl, sl, #2
  408630:	443b      	add	r3, r7
  408632:	1a9b      	subs	r3, r3, r2
  408634:	fa1f f989 	uxth.w	r9, r9
  408638:	fbb3 f1f8 	udiv	r1, r3, r8
  40863c:	fb08 3311 	mls	r3, r8, r1, r3
  408640:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  408644:	fb01 f60c 	mul.w	r6, r1, ip
  408648:	429e      	cmp	r6, r3
  40864a:	d907      	bls.n	40865c <__udivmoddi4+0x1e8>
  40864c:	19db      	adds	r3, r3, r7
  40864e:	f101 32ff 	add.w	r2, r1, #4294967295
  408652:	d26b      	bcs.n	40872c <__udivmoddi4+0x2b8>
  408654:	429e      	cmp	r6, r3
  408656:	d969      	bls.n	40872c <__udivmoddi4+0x2b8>
  408658:	3902      	subs	r1, #2
  40865a:	443b      	add	r3, r7
  40865c:	1b9b      	subs	r3, r3, r6
  40865e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  408662:	e78e      	b.n	408582 <__udivmoddi4+0x10e>
  408664:	f1c1 0e20 	rsb	lr, r1, #32
  408668:	fa22 f40e 	lsr.w	r4, r2, lr
  40866c:	408b      	lsls	r3, r1
  40866e:	4323      	orrs	r3, r4
  408670:	fa20 f70e 	lsr.w	r7, r0, lr
  408674:	fa06 f401 	lsl.w	r4, r6, r1
  408678:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40867c:	fa26 f60e 	lsr.w	r6, r6, lr
  408680:	433c      	orrs	r4, r7
  408682:	fbb6 f9fc 	udiv	r9, r6, ip
  408686:	0c27      	lsrs	r7, r4, #16
  408688:	fb0c 6619 	mls	r6, ip, r9, r6
  40868c:	fa1f f883 	uxth.w	r8, r3
  408690:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  408694:	fb09 f708 	mul.w	r7, r9, r8
  408698:	42b7      	cmp	r7, r6
  40869a:	fa02 f201 	lsl.w	r2, r2, r1
  40869e:	fa00 fa01 	lsl.w	sl, r0, r1
  4086a2:	d908      	bls.n	4086b6 <__udivmoddi4+0x242>
  4086a4:	18f6      	adds	r6, r6, r3
  4086a6:	f109 30ff 	add.w	r0, r9, #4294967295
  4086aa:	d241      	bcs.n	408730 <__udivmoddi4+0x2bc>
  4086ac:	42b7      	cmp	r7, r6
  4086ae:	d93f      	bls.n	408730 <__udivmoddi4+0x2bc>
  4086b0:	f1a9 0902 	sub.w	r9, r9, #2
  4086b4:	441e      	add	r6, r3
  4086b6:	1bf6      	subs	r6, r6, r7
  4086b8:	b2a0      	uxth	r0, r4
  4086ba:	fbb6 f4fc 	udiv	r4, r6, ip
  4086be:	fb0c 6614 	mls	r6, ip, r4, r6
  4086c2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4086c6:	fb04 f808 	mul.w	r8, r4, r8
  4086ca:	45b8      	cmp	r8, r7
  4086cc:	d907      	bls.n	4086de <__udivmoddi4+0x26a>
  4086ce:	18ff      	adds	r7, r7, r3
  4086d0:	f104 30ff 	add.w	r0, r4, #4294967295
  4086d4:	d228      	bcs.n	408728 <__udivmoddi4+0x2b4>
  4086d6:	45b8      	cmp	r8, r7
  4086d8:	d926      	bls.n	408728 <__udivmoddi4+0x2b4>
  4086da:	3c02      	subs	r4, #2
  4086dc:	441f      	add	r7, r3
  4086de:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4086e2:	ebc8 0707 	rsb	r7, r8, r7
  4086e6:	fba0 8902 	umull	r8, r9, r0, r2
  4086ea:	454f      	cmp	r7, r9
  4086ec:	4644      	mov	r4, r8
  4086ee:	464e      	mov	r6, r9
  4086f0:	d314      	bcc.n	40871c <__udivmoddi4+0x2a8>
  4086f2:	d029      	beq.n	408748 <__udivmoddi4+0x2d4>
  4086f4:	b365      	cbz	r5, 408750 <__udivmoddi4+0x2dc>
  4086f6:	ebba 0304 	subs.w	r3, sl, r4
  4086fa:	eb67 0706 	sbc.w	r7, r7, r6
  4086fe:	fa07 fe0e 	lsl.w	lr, r7, lr
  408702:	40cb      	lsrs	r3, r1
  408704:	40cf      	lsrs	r7, r1
  408706:	ea4e 0303 	orr.w	r3, lr, r3
  40870a:	e885 0088 	stmia.w	r5, {r3, r7}
  40870e:	2100      	movs	r1, #0
  408710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408714:	4613      	mov	r3, r2
  408716:	e6f8      	b.n	40850a <__udivmoddi4+0x96>
  408718:	4610      	mov	r0, r2
  40871a:	e6e0      	b.n	4084de <__udivmoddi4+0x6a>
  40871c:	ebb8 0402 	subs.w	r4, r8, r2
  408720:	eb69 0603 	sbc.w	r6, r9, r3
  408724:	3801      	subs	r0, #1
  408726:	e7e5      	b.n	4086f4 <__udivmoddi4+0x280>
  408728:	4604      	mov	r4, r0
  40872a:	e7d8      	b.n	4086de <__udivmoddi4+0x26a>
  40872c:	4611      	mov	r1, r2
  40872e:	e795      	b.n	40865c <__udivmoddi4+0x1e8>
  408730:	4681      	mov	r9, r0
  408732:	e7c0      	b.n	4086b6 <__udivmoddi4+0x242>
  408734:	468a      	mov	sl, r1
  408736:	e77c      	b.n	408632 <__udivmoddi4+0x1be>
  408738:	3b02      	subs	r3, #2
  40873a:	443c      	add	r4, r7
  40873c:	e748      	b.n	4085d0 <__udivmoddi4+0x15c>
  40873e:	4608      	mov	r0, r1
  408740:	e70a      	b.n	408558 <__udivmoddi4+0xe4>
  408742:	3802      	subs	r0, #2
  408744:	443e      	add	r6, r7
  408746:	e72f      	b.n	4085a8 <__udivmoddi4+0x134>
  408748:	45c2      	cmp	sl, r8
  40874a:	d3e7      	bcc.n	40871c <__udivmoddi4+0x2a8>
  40874c:	463e      	mov	r6, r7
  40874e:	e7d1      	b.n	4086f4 <__udivmoddi4+0x280>
  408750:	4629      	mov	r1, r5
  408752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408756:	bf00      	nop

00408758 <__aeabi_idiv0>:
  408758:	4770      	bx	lr
  40875a:	bf00      	nop
  40875c:	454c4449 	.word	0x454c4449
  408760:	00000000 	.word	0x00000000
  408764:	09632509 	.word	0x09632509
  408768:	25097525 	.word	0x25097525
  40876c:	75250975 	.word	0x75250975
  408770:	00000a0d 	.word	0x00000a0d
  408774:	51726d54 	.word	0x51726d54
  408778:	00000000 	.word	0x00000000
  40877c:	20726d54 	.word	0x20726d54
  408780:	00637653 	.word	0x00637653
  408784:	00002580 	.word	0x00002580
  408788:	000000c0 	.word	0x000000c0
  40878c:	00000800 	.word	0x00000800
  408790:	4c4c454d 	.word	0x4c4c454d
  408794:	4f525441 	.word	0x4f525441
  408798:	3030394e 	.word	0x3030394e
  40879c:	4f422030 	.word	0x4f422030
  4087a0:	5320544f 	.word	0x5320544f
  4087a4:	45555145 	.word	0x45555145
  4087a8:	0a45434e 	.word	0x0a45434e
  4087ac:	54524155 	.word	0x54524155
  4087b0:	4e4f4320 	.word	0x4e4f4320
  4087b4:	454c4f53 	.word	0x454c4f53
  4087b8:	41545320 	.word	0x41545320
  4087bc:	44455452 	.word	0x44455452
  4087c0:	204e4f20 	.word	0x204e4f20
  4087c4:	54524155 	.word	0x54524155
  4087c8:	61420a34 	.word	0x61420a34
  4087cc:	61526475 	.word	0x61526475
  4087d0:	203a6574 	.word	0x203a6574
  4087d4:	32353131 	.word	0x32353131
  4087d8:	420a3030 	.word	0x420a3030
  4087dc:	3a737469 	.word	0x3a737469
  4087e0:	4e0a3820 	.word	0x4e0a3820
  4087e4:	7473206f 	.word	0x7473206f
  4087e8:	6220706f 	.word	0x6220706f
  4087ec:	20737469 	.word	0x20737469
  4087f0:	0000000a 	.word	0x0000000a
  4087f4:	20495053 	.word	0x20495053
  4087f8:	54494e49 	.word	0x54494e49
  4087fc:	494c4149 	.word	0x494c4149
  408800:	4954415a 	.word	0x4954415a
  408804:	2d204e4f 	.word	0x2d204e4f
  408808:	41545320 	.word	0x41545320
  40880c:	44455452 	.word	0x44455452
  408810:	0000000a 	.word	0x0000000a
  408814:	20495053 	.word	0x20495053
  408818:	54494e49 	.word	0x54494e49
  40881c:	494c4149 	.word	0x494c4149
  408820:	4954415a 	.word	0x4954415a
  408824:	2d204e4f 	.word	0x2d204e4f
  408828:	4e494620 	.word	0x4e494620
  40882c:	45485349 	.word	0x45485349
  408830:	00000a44 	.word	0x00000a44
  408834:	314d5744 	.word	0x314d5744
  408838:	20303030 	.word	0x20303030
  40883c:	54494e49 	.word	0x54494e49
  408840:	494c4149 	.word	0x494c4149
  408844:	4954415a 	.word	0x4954415a
  408848:	2d204e4f 	.word	0x2d204e4f
  40884c:	41545320 	.word	0x41545320
  408850:	44455452 	.word	0x44455452
  408854:	0000000a 	.word	0x0000000a
  408858:	314d5744 	.word	0x314d5744
  40885c:	20303030 	.word	0x20303030
  408860:	54494e49 	.word	0x54494e49
  408864:	494c4149 	.word	0x494c4149
  408868:	4954415a 	.word	0x4954415a
  40886c:	2d204e4f 	.word	0x2d204e4f
  408870:	4e494620 	.word	0x4e494620
  408874:	45485349 	.word	0x45485349
  408878:	00000a44 	.word	0x00000a44
  40887c:	43544157 	.word	0x43544157
  408880:	474f4448 	.word	0x474f4448
  408884:	494e4920 	.word	0x494e4920
  408888:	4c414954 	.word	0x4c414954
  40888c:	54415a49 	.word	0x54415a49
  408890:	204e4f49 	.word	0x204e4f49
  408894:	5453202d 	.word	0x5453202d
  408898:	45545241 	.word	0x45545241
  40889c:	00000a44 	.word	0x00000a44
  4088a0:	43544157 	.word	0x43544157
  4088a4:	474f4448 	.word	0x474f4448
  4088a8:	494e4920 	.word	0x494e4920
  4088ac:	4c414954 	.word	0x4c414954
  4088b0:	54415a49 	.word	0x54415a49
  4088b4:	204e4f49 	.word	0x204e4f49
  4088b8:	4946202d 	.word	0x4946202d
  4088bc:	4853494e 	.word	0x4853494e
  4088c0:	000a4445 	.word	0x000a4445
  4088c4:	424f4c47 	.word	0x424f4c47
  4088c8:	49204c41 	.word	0x49204c41
  4088cc:	49205152 	.word	0x49205152
  4088d0:	4954494e 	.word	0x4954494e
  4088d4:	5a494c41 	.word	0x5a494c41
  4088d8:	4f495441 	.word	0x4f495441
  4088dc:	202d204e 	.word	0x202d204e
  4088e0:	52415453 	.word	0x52415453
  4088e4:	0a444554 	.word	0x0a444554
  4088e8:	00000000 	.word	0x00000000
  4088ec:	424f4c47 	.word	0x424f4c47
  4088f0:	49204c41 	.word	0x49204c41
  4088f4:	49205152 	.word	0x49205152
  4088f8:	4954494e 	.word	0x4954494e
  4088fc:	5a494c41 	.word	0x5a494c41
  408900:	4f495441 	.word	0x4f495441
  408904:	202d204e 	.word	0x202d204e
  408908:	494e4946 	.word	0x494e4946
  40890c:	44454853 	.word	0x44454853
  408910:	0000000a 	.word	0x0000000a
  408914:	49524550 	.word	0x49524550
  408918:	52454850 	.word	0x52454850
  40891c:	49204c41 	.word	0x49204c41
  408920:	49205152 	.word	0x49205152
  408924:	4954494e 	.word	0x4954494e
  408928:	5a494c41 	.word	0x5a494c41
  40892c:	4f495441 	.word	0x4f495441
  408930:	202d204e 	.word	0x202d204e
  408934:	52415453 	.word	0x52415453
  408938:	0a444554 	.word	0x0a444554
  40893c:	00000000 	.word	0x00000000
  408940:	49524550 	.word	0x49524550
  408944:	52454850 	.word	0x52454850
  408948:	49204c41 	.word	0x49204c41
  40894c:	49205152 	.word	0x49205152
  408950:	4954494e 	.word	0x4954494e
  408954:	5a494c41 	.word	0x5a494c41
  408958:	4f495441 	.word	0x4f495441
  40895c:	202d204e 	.word	0x202d204e
  408960:	494e4946 	.word	0x494e4946
  408964:	44454853 	.word	0x44454853
  408968:	0000000a 	.word	0x0000000a
  40896c:	4b534154 	.word	0x4b534154
  408970:	00000031 	.word	0x00000031
  408974:	54545542 	.word	0x54545542
  408978:	41544e4f 	.word	0x41544e4f
  40897c:	00004b53 	.word	0x00004b53
  408980:	444e4553 	.word	0x444e4553
  408984:	4d415246 	.word	0x4d415246
  408988:	53415445 	.word	0x53415445
  40898c:	0000004b 	.word	0x0000004b
  408990:	6867694c 	.word	0x6867694c
  408994:	6f207374 	.word	0x6f207374
  408998:	48200a6e 	.word	0x48200a6e
  40899c:	68532069 	.word	0x68532069
  4089a0:	6c65766f 	.word	0x6c65766f
  4089a4:	726f4c20 	.word	0x726f4c20
  4089a8:	00000a64 	.word	0x00000a64
  4089ac:	65747962 	.word	0x65747962
  4089b0:	3a642520 	.word	0x3a642520
  4089b4:	0a782520 	.word	0x0a782520
  4089b8:	00000000 	.word	0x00000000
  4089bc:	68737550 	.word	0x68737550
  4089c0:	69775320 	.word	0x69775320
  4089c4:	20686374 	.word	0x20686374
  4089c8:	00000a31 	.word	0x00000a31
  4089cc:	68737550 	.word	0x68737550
  4089d0:	69775320 	.word	0x69775320
  4089d4:	20686374 	.word	0x20686374
  4089d8:	00000a32 	.word	0x00000a32
  4089dc:	74736554 	.word	0x74736554
  4089e0:	49766544 	.word	0x49766544
  4089e4:	30203a44 	.word	0x30203a44
  4089e8:	0a782578 	.word	0x0a782578
  4089ec:	00000000 	.word	0x00000000
  4089f0:	53737953 	.word	0x53737953
  4089f4:	75746174 	.word	0x75746174
  4089f8:	30203a73 	.word	0x30203a73
  4089fc:	0a782578 	.word	0x0a782578
  408a00:	00000000 	.word	0x00000000
  408a04:	57204449 	.word	0x57204449
  408a08:	54544952 	.word	0x54544952
  408a0c:	520a4e45 	.word	0x520a4e45
  408a10:	20444145 	.word	0x20444145
  408a14:	4b434142 	.word	0x4b434142
  408a18:	7830203a 	.word	0x7830203a
  408a1c:	000a7825 	.word	0x000a7825
  408a20:	3456414e 	.word	0x3456414e
  408a24:	66654c20 	.word	0x66654c20
  408a28:	00000a74 	.word	0x00000a74
  408a2c:	616f6c66 	.word	0x616f6c66
  408a30:	61686374 	.word	0x61686374
  408a34:	2065676e 	.word	0x2065676e
  408a38:	3a786568 	.word	0x3a786568
  408a3c:	0a782520 	.word	0x0a782520
  408a40:	00000000 	.word	0x00000000
  408a44:	616f6c66 	.word	0x616f6c66
  408a48:	61686374 	.word	0x61686374
  408a4c:	2065676e 	.word	0x2065676e
  408a50:	616f6c66 	.word	0x616f6c66
  408a54:	25203a74 	.word	0x25203a74
  408a58:	00000a66 	.word	0x00000a66
  408a5c:	616f6c66 	.word	0x616f6c66
  408a60:	726f2074 	.word	0x726f2074
  408a64:	203a6769 	.word	0x203a6769
  408a68:	000a7825 	.word	0x000a7825
  408a6c:	3456414e 	.word	0x3456414e
  408a70:	67695220 	.word	0x67695220
  408a74:	000a7468 	.word	0x000a7468
  408a78:	3456414e 	.word	0x3456414e
  408a7c:	20705520 	.word	0x20705520
  408a80:	000a6e4f 	.word	0x000a6e4f
  408a84:	3456414e 	.word	0x3456414e
  408a88:	20705520 	.word	0x20705520
  408a8c:	0a66664f 	.word	0x0a66664f
  408a90:	00000000 	.word	0x00000000
  408a94:	3456414e 	.word	0x3456414e
  408a98:	776f4420 	.word	0x776f4420
  408a9c:	00000a6e 	.word	0x00000a6e
  408aa0:	3456414e 	.word	0x3456414e
  408aa4:	73755020 	.word	0x73755020
  408aa8:	00000a68 	.word	0x00000a68
  408aac:	3556414e 	.word	0x3556414e
  408ab0:	66654c20 	.word	0x66654c20
  408ab4:	00000a74 	.word	0x00000a74
  408ab8:	3556414e 	.word	0x3556414e
  408abc:	67695220 	.word	0x67695220
  408ac0:	000a7468 	.word	0x000a7468
  408ac4:	3556414e 	.word	0x3556414e
  408ac8:	0a705520 	.word	0x0a705520
  408acc:	00000000 	.word	0x00000000
  408ad0:	3556414e 	.word	0x3556414e
  408ad4:	776f4420 	.word	0x776f4420
  408ad8:	00000a6e 	.word	0x00000a6e
  408adc:	3556414e 	.word	0x3556414e
  408ae0:	73755020 	.word	0x73755020
  408ae4:	00000a68 	.word	0x00000a68
  408ae8:	4c414e41 	.word	0x4c414e41
  408aec:	4555474f 	.word	0x4555474f
  408af0:	54494220 	.word	0x54494220
  408af4:	0a214843 	.word	0x0a214843
  408af8:	00000000 	.word	0x00000000
  408afc:	25203a79 	.word	0x25203a79
  408b00:	00000a66 	.word	0x00000a66
  408b04:	25203a78 	.word	0x25203a78
  408b08:	00000a66 	.word	0x00000a66
  408b0c:	00000043 	.word	0x00000043

00408b10 <_global_impure_ptr>:
  408b10:	20400018                                ..@ 

00408b14 <zeroes.7035>:
  408b14:	30303030 30303030 30303030 30303030     0000000000000000
  408b24:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  408b34:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  408b44:	00000000 33323130 37363534 62613938     ....0123456789ab
  408b54:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  408b64:	00000030                                0...

00408b68 <blanks.7034>:
  408b68:	20202020 20202020 20202020 20202020                     
  408b78:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408b88:	49534f50 00000058 0000002e 00000000     POSIX...........

00408b98 <__mprec_tens>:
  408b98:	00000000 3ff00000 00000000 40240000     .......?......$@
  408ba8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408bb8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408bc8:	00000000 412e8480 00000000 416312d0     .......A......cA
  408bd8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408be8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408bf8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408c08:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408c18:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408c28:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408c38:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408c48:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408c58:	79d99db4 44ea7843                       ...yCx.D

00408c60 <__mprec_bigtens>:
  408c60:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408c70:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408c80:	7f73bf3c 75154fdd                       <.s..O.u

00408c88 <p05.5373>:
  408c88:	00000005 00000019 0000007d              ........}...

00408c94 <_init>:
  408c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c96:	bf00      	nop
  408c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c9a:	bc08      	pop	{r3}
  408c9c:	469e      	mov	lr, r3
  408c9e:	4770      	bx	lr

00408ca0 <__init_array_start>:
  408ca0:	00405ef9 	.word	0x00405ef9

00408ca4 <__frame_dummy_init_array_entry>:
  408ca4:	00400165                                e.@.

00408ca8 <_fini>:
  408ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408caa:	bf00      	nop
  408cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408cae:	bc08      	pop	{r3}
  408cb0:	469e      	mov	lr, r3
  408cb2:	4770      	bx	lr

00408cb4 <__fini_array_start>:
  408cb4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <uxCriticalNesting>:
2040000c:	aaaa aaaa                                   ....

20400010 <g_interrupt_enabled>:
20400010:	0001 0000                                   ....

20400014 <SystemCoreClock>:
20400014:	0900 003d                                   ..=.

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	8b0c 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	8b90 0040 8af8 0040 8af8 0040 8af8 0040     ..@...@...@...@.
20400454:	8af8 0040 8af8 0040 8af8 0040 8af8 0040     ..@...@...@...@.
20400464:	8af8 0040 8af8 0040 ffff ffff ffff ffff     ..@...@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <__malloc_av_>:
	...
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 

20400884 <__malloc_trim_threshold>:
20400884:	0000 0002                                   ....

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....
