 
****************************************
Report : power
        -net
        -cell
        -analysis_effort medium
        -verbose
        -flat
        -sort_mode dynamic_power
Design : processor
Version: J-2014.09-SP4
Date   : Fri Mar 11 14:08:24 2016
****************************************


Library(s) Used:

    No libraries used.


Operating Conditions: tt1p05vn40c   Library: saed32lvt_tt1p05vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
processor              ForQA             saed32lvt_tt1p05vn40c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW



  Attributes
  ----------
      a  -  Switching activity information annotated on net
      d  -  Default switching activity information on net

                             Total      Static   Toggle   Switching
Net                          Net Load   Prob.    Rate     Power      Attrs
--------------------------------------------------------------------------------
ALUOutW[7]                     0.000    0.000    0.0000      0.0000  d
ALUOutW[8]                     0.000    0.000    0.0000      0.0000  d
ALUOutW[9]                     0.000    0.000    0.0000      0.0000  d
ALUOutW[10]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[11]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[12]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[13]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[14]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[15]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[16]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[17]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[18]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[19]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[20]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[21]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[22]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[23]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[24]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[25]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[26]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[27]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[28]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[29]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[30]                    0.000    0.000    0.0000      0.0000  d
ALUOutW[31]                    0.000    0.000    0.0000      0.0000  d
out_b[0]                       0.000    1.000    0.0000      0.0000  d
out_b[1]                       0.000    0.000    0.0000      0.0000  d
out_b[2]                       0.000    1.000    0.0000      0.0000  d
out_b[3]                       0.000    0.000    0.0000      0.0000  d
out_b[4]                       0.000    0.000    0.0000      0.0000  d
out_b[5]                       0.000    0.000    0.0000      0.0000  d
out_b[6]                       0.000    0.000    0.0000      0.0000  d
--------------------------------------------------------------------------------
Total (32 nets)                                              0.0000 uW



  Attributes
  ----------
      a  -  Switching activity information annotated on net
      d  -  Default switching activity information on net
      m  -  Multiply-driven net

                          Net         Driver     Tot Dynamic     Driver
                          Switching   Internal   Power           Leakage
Net                       Power       Power      (% Net/Tot)     Power    Attrs
--------------------------------------------------------------------------------
ALUOutW[7]                   0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[8]                   0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[9]                   0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[10]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[11]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[12]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[13]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[14]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[15]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[16]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[17]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[18]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[19]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[20]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[21]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[22]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[23]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[24]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[25]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[26]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[27]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[28]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[29]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[30]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
ALUOutW[31]                  0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[0]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[1]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[2]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[3]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[4]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[5]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
out_b[6]                     0.0000     0.0000     0.000 (N/A)     0.0000   d
--------------------------------------------------------------------------------
Totals (32 nets)             0.000uW    0.000uW    0.000uW (N/A)   0.000pW


  Attributes
  ----------
      h  -  Hierarchical cell

                        Cell      Driven Net  Tot Dynamic      Cell
                        Internal  Switching   Power            Leakage
Cell                    Power     Power       (% Cell/Tot)     Power      Attrs
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Totals (0 cells)           0.000uW   0.000uW     0.000uW (N/A)    0.000pW
1
