
ADC_challenge.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002884  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000116  00800060  00002884  00002918  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800176  00800176  00002a2e  2**0
                  ALLOC
  3 .stab         00001f8c  00000000  00000000  00002a30  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f70  00000000  00000000  000049bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000592c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00005acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00005cbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000080c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000944f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000a628  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000a7e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000aade  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b44c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 17 07 	jmp	0xe2e	; 0xe2e <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e8       	ldi	r30, 0x84	; 132
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 37       	cpi	r26, 0x7E	; 126
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 b8 12 	call	0x2570	; 0x2570 <main>
      8a:	0c 94 40 14 	jmp	0x2880	; 0x2880 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d8 13 	jmp	0x27b0	; 0x27b0 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a7 e6       	ldi	r26, 0x67	; 103
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f4 13 	jmp	0x27e8	; 0x27e8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e4 13 	jmp	0x27c8	; 0x27c8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e4 13 	jmp	0x27c8	; 0x27c8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d8 13 	jmp	0x27b0	; 0x27b0 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	87 e6       	ldi	r24, 0x67	; 103
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f4 13 	jmp	0x27e8	; 0x27e8 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	67 e6       	ldi	r22, 0x67	; 103
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e4 13 	jmp	0x27c8	; 0x27c8 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e4 13 	jmp	0x27c8	; 0x27c8 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e4 13 	jmp	0x27c8	; 0x27c8 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e1 59       	subi	r30, 0x91	; 145
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <__vector_16>:
#include "ADC.h"

volatile uint32 g_adcResult = 0;

ISR(ADC_vect)
{
     e2e:	1f 92       	push	r1
     e30:	0f 92       	push	r0
     e32:	0f b6       	in	r0, 0x3f	; 63
     e34:	0f 92       	push	r0
     e36:	11 24       	eor	r1, r1
     e38:	8f 93       	push	r24
     e3a:	9f 93       	push	r25
     e3c:	af 93       	push	r26
     e3e:	bf 93       	push	r27
     e40:	ef 93       	push	r30
     e42:	ff 93       	push	r31
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
	if(ADC_Config.Adjustment == LEFT_ADJUSTMENT)
     e4c:	80 91 70 01 	lds	r24, 0x0170
     e50:	81 30       	cpi	r24, 0x01	; 1
     e52:	c9 f4       	brne	.+50     	; 0xe86 <__vector_16+0x58>
	{
		g_adcResult = (ADC>>6);
     e54:	e4 e2       	ldi	r30, 0x24	; 36
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	91 81       	ldd	r25, Z+1	; 0x01
     e5c:	00 24       	eor	r0, r0
     e5e:	88 0f       	add	r24, r24
     e60:	99 1f       	adc	r25, r25
     e62:	00 1c       	adc	r0, r0
     e64:	88 0f       	add	r24, r24
     e66:	99 1f       	adc	r25, r25
     e68:	00 1c       	adc	r0, r0
     e6a:	89 2f       	mov	r24, r25
     e6c:	90 2d       	mov	r25, r0
     e6e:	cc 01       	movw	r24, r24
     e70:	a0 e0       	ldi	r26, 0x00	; 0
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	80 93 76 01 	sts	0x0176, r24
     e78:	90 93 77 01 	sts	0x0177, r25
     e7c:	a0 93 78 01 	sts	0x0178, r26
     e80:	b0 93 79 01 	sts	0x0179, r27
     e84:	0f c0       	rjmp	.+30     	; 0xea4 <__vector_16+0x76>
	}
	else
	{
		g_adcResult = ADC;
     e86:	e4 e2       	ldi	r30, 0x24	; 36
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	91 81       	ldd	r25, Z+1	; 0x01
     e8e:	cc 01       	movw	r24, r24
     e90:	a0 e0       	ldi	r26, 0x00	; 0
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	80 93 76 01 	sts	0x0176, r24
     e98:	90 93 77 01 	sts	0x0177, r25
     e9c:	a0 93 78 01 	sts	0x0178, r26
     ea0:	b0 93 79 01 	sts	0x0179, r27
	}

}
     ea4:	cf 91       	pop	r28
     ea6:	df 91       	pop	r29
     ea8:	ff 91       	pop	r31
     eaa:	ef 91       	pop	r30
     eac:	bf 91       	pop	r27
     eae:	af 91       	pop	r26
     eb0:	9f 91       	pop	r25
     eb2:	8f 91       	pop	r24
     eb4:	0f 90       	pop	r0
     eb6:	0f be       	out	0x3f, r0	; 63
     eb8:	0f 90       	pop	r0
     eba:	1f 90       	pop	r1
     ebc:	18 95       	reti

00000ebe <ADC_Init>:
 * Outputs:			NULL
 *
 * Return:			NULL
 *******************************************************************************/
void ADC_Init(void)
{
     ebe:	df 93       	push	r29
     ec0:	cf 93       	push	r28
     ec2:	cd b7       	in	r28, 0x3d	; 61
     ec4:	de b7       	in	r29, 0x3e	; 62
     ec6:	2c 97       	sbiw	r28, 0x0c	; 12
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	f8 94       	cli
     ecc:	de bf       	out	0x3e, r29	; 62
     ece:	0f be       	out	0x3f, r0	; 63
     ed0:	cd bf       	out	0x3d, r28	; 61
	switch(ADC_Config.Reference)
     ed2:	80 91 6f 01 	lds	r24, 0x016F
     ed6:	28 2f       	mov	r18, r24
     ed8:	30 e0       	ldi	r19, 0x00	; 0
     eda:	3c 87       	std	Y+12, r19	; 0x0c
     edc:	2b 87       	std	Y+11, r18	; 0x0b
     ede:	8b 85       	ldd	r24, Y+11	; 0x0b
     ee0:	9c 85       	ldd	r25, Y+12	; 0x0c
     ee2:	81 30       	cpi	r24, 0x01	; 1
     ee4:	91 05       	cpc	r25, r1
     ee6:	c1 f0       	breq	.+48     	; 0xf18 <ADC_Init+0x5a>
     ee8:	2b 85       	ldd	r18, Y+11	; 0x0b
     eea:	3c 85       	ldd	r19, Y+12	; 0x0c
     eec:	22 30       	cpi	r18, 0x02	; 2
     eee:	31 05       	cpc	r19, r1
     ef0:	11 f1       	breq	.+68     	; 0xf36 <ADC_Init+0x78>
     ef2:	8b 85       	ldd	r24, Y+11	; 0x0b
     ef4:	9c 85       	ldd	r25, Y+12	; 0x0c
     ef6:	00 97       	sbiw	r24, 0x00	; 0
     ef8:	69 f5       	brne	.+90     	; 0xf54 <ADC_Init+0x96>
	{
	case AREF_INTERNAL_VREF_OFF:
		CLEAR_BIT(ADC_ADMUX,ADC_REFS1);
     efa:	a7 e2       	ldi	r26, 0x27	; 39
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	e7 e2       	ldi	r30, 0x27	; 39
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8f 77       	andi	r24, 0x7F	; 127
     f06:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_REFS0);
     f08:	a7 e2       	ldi	r26, 0x27	; 39
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	e7 e2       	ldi	r30, 0x27	; 39
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	8f 7b       	andi	r24, 0xBF	; 191
     f14:	8c 93       	st	X, r24
     f16:	2c c0       	rjmp	.+88     	; 0xf70 <ADC_Init+0xb2>
		break;
	case AVCC:
		CLEAR_BIT(ADC_ADMUX,ADC_REFS1);
     f18:	a7 e2       	ldi	r26, 0x27	; 39
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e7 e2       	ldi	r30, 0x27	; 39
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	8f 77       	andi	r24, 0x7F	; 127
     f24:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_REFS0);
     f26:	a7 e2       	ldi	r26, 0x27	; 39
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e7 e2       	ldi	r30, 0x27	; 39
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	80 64       	ori	r24, 0x40	; 64
     f32:	8c 93       	st	X, r24
     f34:	1d c0       	rjmp	.+58     	; 0xf70 <ADC_Init+0xb2>
		break;
	case INTERNAL_VREF:
		SET_BIT(ADC_ADMUX,ADC_REFS1);
     f36:	a7 e2       	ldi	r26, 0x27	; 39
     f38:	b0 e0       	ldi	r27, 0x00	; 0
     f3a:	e7 e2       	ldi	r30, 0x27	; 39
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	80 68       	ori	r24, 0x80	; 128
     f42:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_REFS0);
     f44:	a7 e2       	ldi	r26, 0x27	; 39
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e7 e2       	ldi	r30, 0x27	; 39
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	80 64       	ori	r24, 0x40	; 64
     f50:	8c 93       	st	X, r24
     f52:	0e c0       	rjmp	.+28     	; 0xf70 <ADC_Init+0xb2>
		break;
	default:
		CLEAR_BIT(ADC_ADMUX,ADC_REFS1);
     f54:	a7 e2       	ldi	r26, 0x27	; 39
     f56:	b0 e0       	ldi	r27, 0x00	; 0
     f58:	e7 e2       	ldi	r30, 0x27	; 39
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	80 81       	ld	r24, Z
     f5e:	8f 77       	andi	r24, 0x7F	; 127
     f60:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_REFS0);
     f62:	a7 e2       	ldi	r26, 0x27	; 39
     f64:	b0 e0       	ldi	r27, 0x00	; 0
     f66:	e7 e2       	ldi	r30, 0x27	; 39
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	8f 7b       	andi	r24, 0xBF	; 191
     f6e:	8c 93       	st	X, r24
		break;
	}

	switch(ADC_Config.Adjustment)
     f70:	80 91 70 01 	lds	r24, 0x0170
     f74:	28 2f       	mov	r18, r24
     f76:	30 e0       	ldi	r19, 0x00	; 0
     f78:	3a 87       	std	Y+10, r19	; 0x0a
     f7a:	29 87       	std	Y+9, r18	; 0x09
     f7c:	89 85       	ldd	r24, Y+9	; 0x09
     f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
     f80:	00 97       	sbiw	r24, 0x00	; 0
     f82:	31 f0       	breq	.+12     	; 0xf90 <ADC_Init+0xd2>
     f84:	29 85       	ldd	r18, Y+9	; 0x09
     f86:	3a 85       	ldd	r19, Y+10	; 0x0a
     f88:	21 30       	cpi	r18, 0x01	; 1
     f8a:	31 05       	cpc	r19, r1
     f8c:	49 f0       	breq	.+18     	; 0xfa0 <ADC_Init+0xe2>
     f8e:	10 c0       	rjmp	.+32     	; 0xfb0 <ADC_Init+0xf2>
	{
	case RIGHT_ADJUSTMENT:
		CLEAR_BIT(ADC_ADMUX,ADC_ADLAR);
     f90:	a7 e2       	ldi	r26, 0x27	; 39
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	e7 e2       	ldi	r30, 0x27	; 39
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	8f 7d       	andi	r24, 0xDF	; 223
     f9c:	8c 93       	st	X, r24
     f9e:	0f c0       	rjmp	.+30     	; 0xfbe <ADC_Init+0x100>
		break;
	case LEFT_ADJUSTMENT:
		SET_BIT(ADC_ADMUX,ADC_ADLAR);
     fa0:	a7 e2       	ldi	r26, 0x27	; 39
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	e7 e2       	ldi	r30, 0x27	; 39
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	80 62       	ori	r24, 0x20	; 32
     fac:	8c 93       	st	X, r24
     fae:	07 c0       	rjmp	.+14     	; 0xfbe <ADC_Init+0x100>
		break;
	default:
		CLEAR_BIT(ADC_ADMUX,ADC_ADLAR);
     fb0:	a7 e2       	ldi	r26, 0x27	; 39
     fb2:	b0 e0       	ldi	r27, 0x00	; 0
     fb4:	e7 e2       	ldi	r30, 0x27	; 39
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	80 81       	ld	r24, Z
     fba:	8f 7d       	andi	r24, 0xDF	; 223
     fbc:	8c 93       	st	X, r24
		break;
	}

	switch(ADC_Config.Channel)
     fbe:	80 91 71 01 	lds	r24, 0x0171
     fc2:	28 2f       	mov	r18, r24
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	38 87       	std	Y+8, r19	; 0x08
     fc8:	2f 83       	std	Y+7, r18	; 0x07
     fca:	8f 81       	ldd	r24, Y+7	; 0x07
     fcc:	98 85       	ldd	r25, Y+8	; 0x08
     fce:	83 30       	cpi	r24, 0x03	; 3
     fd0:	91 05       	cpc	r25, r1
     fd2:	09 f4       	brne	.+2      	; 0xfd6 <ADC_Init+0x118>
     fd4:	9b c0       	rjmp	.+310    	; 0x110c <ADC_Init+0x24e>
     fd6:	2f 81       	ldd	r18, Y+7	; 0x07
     fd8:	38 85       	ldd	r19, Y+8	; 0x08
     fda:	24 30       	cpi	r18, 0x04	; 4
     fdc:	31 05       	cpc	r19, r1
     fde:	8c f4       	brge	.+34     	; 0x1002 <ADC_Init+0x144>
     fe0:	8f 81       	ldd	r24, Y+7	; 0x07
     fe2:	98 85       	ldd	r25, Y+8	; 0x08
     fe4:	81 30       	cpi	r24, 0x01	; 1
     fe6:	91 05       	cpc	r25, r1
     fe8:	09 f4       	brne	.+2      	; 0xfec <ADC_Init+0x12e>
     fea:	48 c0       	rjmp	.+144    	; 0x107c <ADC_Init+0x1be>
     fec:	2f 81       	ldd	r18, Y+7	; 0x07
     fee:	38 85       	ldd	r19, Y+8	; 0x08
     ff0:	22 30       	cpi	r18, 0x02	; 2
     ff2:	31 05       	cpc	r19, r1
     ff4:	0c f0       	brlt	.+2      	; 0xff8 <ADC_Init+0x13a>
     ff6:	66 c0       	rjmp	.+204    	; 0x10c4 <ADC_Init+0x206>
     ff8:	8f 81       	ldd	r24, Y+7	; 0x07
     ffa:	98 85       	ldd	r25, Y+8	; 0x08
     ffc:	00 97       	sbiw	r24, 0x00	; 0
     ffe:	d1 f0       	breq	.+52     	; 0x1034 <ADC_Init+0x176>
    1000:	38 c1       	rjmp	.+624    	; 0x1272 <ADC_Init+0x3b4>
    1002:	2f 81       	ldd	r18, Y+7	; 0x07
    1004:	38 85       	ldd	r19, Y+8	; 0x08
    1006:	25 30       	cpi	r18, 0x05	; 5
    1008:	31 05       	cpc	r19, r1
    100a:	09 f4       	brne	.+2      	; 0x100e <ADC_Init+0x150>
    100c:	c7 c0       	rjmp	.+398    	; 0x119c <ADC_Init+0x2de>
    100e:	8f 81       	ldd	r24, Y+7	; 0x07
    1010:	98 85       	ldd	r25, Y+8	; 0x08
    1012:	85 30       	cpi	r24, 0x05	; 5
    1014:	91 05       	cpc	r25, r1
    1016:	0c f4       	brge	.+2      	; 0x101a <ADC_Init+0x15c>
    1018:	9d c0       	rjmp	.+314    	; 0x1154 <ADC_Init+0x296>
    101a:	2f 81       	ldd	r18, Y+7	; 0x07
    101c:	38 85       	ldd	r19, Y+8	; 0x08
    101e:	26 30       	cpi	r18, 0x06	; 6
    1020:	31 05       	cpc	r19, r1
    1022:	09 f4       	brne	.+2      	; 0x1026 <ADC_Init+0x168>
    1024:	df c0       	rjmp	.+446    	; 0x11e4 <ADC_Init+0x326>
    1026:	8f 81       	ldd	r24, Y+7	; 0x07
    1028:	98 85       	ldd	r25, Y+8	; 0x08
    102a:	87 30       	cpi	r24, 0x07	; 7
    102c:	91 05       	cpc	r25, r1
    102e:	09 f4       	brne	.+2      	; 0x1032 <ADC_Init+0x174>
    1030:	fd c0       	rjmp	.+506    	; 0x122c <ADC_Init+0x36e>
    1032:	1f c1       	rjmp	.+574    	; 0x1272 <ADC_Init+0x3b4>
	{
	case ADC0:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    1034:	a7 e2       	ldi	r26, 0x27	; 39
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	e7 e2       	ldi	r30, 0x27	; 39
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	8f 7e       	andi	r24, 0xEF	; 239
    1040:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    1042:	a7 e2       	ldi	r26, 0x27	; 39
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	e7 e2       	ldi	r30, 0x27	; 39
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	87 7f       	andi	r24, 0xF7	; 247
    104e:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX2);
    1050:	a7 e2       	ldi	r26, 0x27	; 39
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	e7 e2       	ldi	r30, 0x27	; 39
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	8b 7f       	andi	r24, 0xFB	; 251
    105c:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX1);
    105e:	a7 e2       	ldi	r26, 0x27	; 39
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	e7 e2       	ldi	r30, 0x27	; 39
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	80 81       	ld	r24, Z
    1068:	8d 7f       	andi	r24, 0xFD	; 253
    106a:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX0);
    106c:	a7 e2       	ldi	r26, 0x27	; 39
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	e7 e2       	ldi	r30, 0x27	; 39
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	8e 7f       	andi	r24, 0xFE	; 254
    1078:	8c 93       	st	X, r24
    107a:	fb c0       	rjmp	.+502    	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC1:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    107c:	a7 e2       	ldi	r26, 0x27	; 39
    107e:	b0 e0       	ldi	r27, 0x00	; 0
    1080:	e7 e2       	ldi	r30, 0x27	; 39
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	80 81       	ld	r24, Z
    1086:	8f 7e       	andi	r24, 0xEF	; 239
    1088:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    108a:	a7 e2       	ldi	r26, 0x27	; 39
    108c:	b0 e0       	ldi	r27, 0x00	; 0
    108e:	e7 e2       	ldi	r30, 0x27	; 39
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	80 81       	ld	r24, Z
    1094:	87 7f       	andi	r24, 0xF7	; 247
    1096:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX2);
    1098:	a7 e2       	ldi	r26, 0x27	; 39
    109a:	b0 e0       	ldi	r27, 0x00	; 0
    109c:	e7 e2       	ldi	r30, 0x27	; 39
    109e:	f0 e0       	ldi	r31, 0x00	; 0
    10a0:	80 81       	ld	r24, Z
    10a2:	8b 7f       	andi	r24, 0xFB	; 251
    10a4:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX1);
    10a6:	a7 e2       	ldi	r26, 0x27	; 39
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	e7 e2       	ldi	r30, 0x27	; 39
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	8d 7f       	andi	r24, 0xFD	; 253
    10b2:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX0);
    10b4:	a7 e2       	ldi	r26, 0x27	; 39
    10b6:	b0 e0       	ldi	r27, 0x00	; 0
    10b8:	e7 e2       	ldi	r30, 0x27	; 39
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	81 60       	ori	r24, 0x01	; 1
    10c0:	8c 93       	st	X, r24
    10c2:	d7 c0       	rjmp	.+430    	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC2:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    10c4:	a7 e2       	ldi	r26, 0x27	; 39
    10c6:	b0 e0       	ldi	r27, 0x00	; 0
    10c8:	e7 e2       	ldi	r30, 0x27	; 39
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	8f 7e       	andi	r24, 0xEF	; 239
    10d0:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    10d2:	a7 e2       	ldi	r26, 0x27	; 39
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e7 e2       	ldi	r30, 0x27	; 39
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	87 7f       	andi	r24, 0xF7	; 247
    10de:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX2);
    10e0:	a7 e2       	ldi	r26, 0x27	; 39
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	e7 e2       	ldi	r30, 0x27	; 39
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	8b 7f       	andi	r24, 0xFB	; 251
    10ec:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX1);
    10ee:	a7 e2       	ldi	r26, 0x27	; 39
    10f0:	b0 e0       	ldi	r27, 0x00	; 0
    10f2:	e7 e2       	ldi	r30, 0x27	; 39
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	80 81       	ld	r24, Z
    10f8:	82 60       	ori	r24, 0x02	; 2
    10fa:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX0);
    10fc:	a7 e2       	ldi	r26, 0x27	; 39
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	e7 e2       	ldi	r30, 0x27	; 39
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	8e 7f       	andi	r24, 0xFE	; 254
    1108:	8c 93       	st	X, r24
    110a:	b3 c0       	rjmp	.+358    	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC3:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    110c:	a7 e2       	ldi	r26, 0x27	; 39
    110e:	b0 e0       	ldi	r27, 0x00	; 0
    1110:	e7 e2       	ldi	r30, 0x27	; 39
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	8f 7e       	andi	r24, 0xEF	; 239
    1118:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    111a:	a7 e2       	ldi	r26, 0x27	; 39
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	e7 e2       	ldi	r30, 0x27	; 39
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	87 7f       	andi	r24, 0xF7	; 247
    1126:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX2);
    1128:	a7 e2       	ldi	r26, 0x27	; 39
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	e7 e2       	ldi	r30, 0x27	; 39
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	8b 7f       	andi	r24, 0xFB	; 251
    1134:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX1);
    1136:	a7 e2       	ldi	r26, 0x27	; 39
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	e7 e2       	ldi	r30, 0x27	; 39
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	82 60       	ori	r24, 0x02	; 2
    1142:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX0);
    1144:	a7 e2       	ldi	r26, 0x27	; 39
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	e7 e2       	ldi	r30, 0x27	; 39
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	81 60       	ori	r24, 0x01	; 1
    1150:	8c 93       	st	X, r24
    1152:	8f c0       	rjmp	.+286    	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC4:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    1154:	a7 e2       	ldi	r26, 0x27	; 39
    1156:	b0 e0       	ldi	r27, 0x00	; 0
    1158:	e7 e2       	ldi	r30, 0x27	; 39
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	80 81       	ld	r24, Z
    115e:	8f 7e       	andi	r24, 0xEF	; 239
    1160:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    1162:	a7 e2       	ldi	r26, 0x27	; 39
    1164:	b0 e0       	ldi	r27, 0x00	; 0
    1166:	e7 e2       	ldi	r30, 0x27	; 39
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	87 7f       	andi	r24, 0xF7	; 247
    116e:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX2);
    1170:	a7 e2       	ldi	r26, 0x27	; 39
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	e7 e2       	ldi	r30, 0x27	; 39
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	84 60       	ori	r24, 0x04	; 4
    117c:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX1);
    117e:	a7 e2       	ldi	r26, 0x27	; 39
    1180:	b0 e0       	ldi	r27, 0x00	; 0
    1182:	e7 e2       	ldi	r30, 0x27	; 39
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	80 81       	ld	r24, Z
    1188:	8d 7f       	andi	r24, 0xFD	; 253
    118a:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX0);
    118c:	a7 e2       	ldi	r26, 0x27	; 39
    118e:	b0 e0       	ldi	r27, 0x00	; 0
    1190:	e7 e2       	ldi	r30, 0x27	; 39
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	80 81       	ld	r24, Z
    1196:	8e 7f       	andi	r24, 0xFE	; 254
    1198:	8c 93       	st	X, r24
    119a:	6b c0       	rjmp	.+214    	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC5:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    119c:	a7 e2       	ldi	r26, 0x27	; 39
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e7 e2       	ldi	r30, 0x27	; 39
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	8f 7e       	andi	r24, 0xEF	; 239
    11a8:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    11aa:	a7 e2       	ldi	r26, 0x27	; 39
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	e7 e2       	ldi	r30, 0x27	; 39
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	87 7f       	andi	r24, 0xF7	; 247
    11b6:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX2);
    11b8:	a7 e2       	ldi	r26, 0x27	; 39
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	e7 e2       	ldi	r30, 0x27	; 39
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	84 60       	ori	r24, 0x04	; 4
    11c4:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX1);
    11c6:	a7 e2       	ldi	r26, 0x27	; 39
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e7 e2       	ldi	r30, 0x27	; 39
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	8d 7f       	andi	r24, 0xFD	; 253
    11d2:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX0);
    11d4:	a7 e2       	ldi	r26, 0x27	; 39
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e7 e2       	ldi	r30, 0x27	; 39
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	81 60       	ori	r24, 0x01	; 1
    11e0:	8c 93       	st	X, r24
    11e2:	47 c0       	rjmp	.+142    	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC6:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    11e4:	a7 e2       	ldi	r26, 0x27	; 39
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	e7 e2       	ldi	r30, 0x27	; 39
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	8f 7e       	andi	r24, 0xEF	; 239
    11f0:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    11f2:	a7 e2       	ldi	r26, 0x27	; 39
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	e7 e2       	ldi	r30, 0x27	; 39
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	87 7f       	andi	r24, 0xF7	; 247
    11fe:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX2);
    1200:	a7 e2       	ldi	r26, 0x27	; 39
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e7 e2       	ldi	r30, 0x27	; 39
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	84 60       	ori	r24, 0x04	; 4
    120c:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX1);
    120e:	a7 e2       	ldi	r26, 0x27	; 39
    1210:	b0 e0       	ldi	r27, 0x00	; 0
    1212:	e7 e2       	ldi	r30, 0x27	; 39
    1214:	f0 e0       	ldi	r31, 0x00	; 0
    1216:	80 81       	ld	r24, Z
    1218:	82 60       	ori	r24, 0x02	; 2
    121a:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX0);
    121c:	a7 e2       	ldi	r26, 0x27	; 39
    121e:	b0 e0       	ldi	r27, 0x00	; 0
    1220:	e7 e2       	ldi	r30, 0x27	; 39
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	80 81       	ld	r24, Z
    1226:	8e 7f       	andi	r24, 0xFE	; 254
    1228:	8c 93       	st	X, r24
    122a:	23 c0       	rjmp	.+70     	; 0x1272 <ADC_Init+0x3b4>
		break;
	case ADC7:
		CLEAR_BIT(ADC_ADMUX,ADC_MUX4);
    122c:	a7 e2       	ldi	r26, 0x27	; 39
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e7 e2       	ldi	r30, 0x27	; 39
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	8f 7e       	andi	r24, 0xEF	; 239
    1238:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADMUX,ADC_MUX3);
    123a:	a7 e2       	ldi	r26, 0x27	; 39
    123c:	b0 e0       	ldi	r27, 0x00	; 0
    123e:	e7 e2       	ldi	r30, 0x27	; 39
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	80 81       	ld	r24, Z
    1244:	87 7f       	andi	r24, 0xF7	; 247
    1246:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX2);
    1248:	a7 e2       	ldi	r26, 0x27	; 39
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	e7 e2       	ldi	r30, 0x27	; 39
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	84 60       	ori	r24, 0x04	; 4
    1254:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX1);
    1256:	a7 e2       	ldi	r26, 0x27	; 39
    1258:	b0 e0       	ldi	r27, 0x00	; 0
    125a:	e7 e2       	ldi	r30, 0x27	; 39
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	82 60       	ori	r24, 0x02	; 2
    1262:	8c 93       	st	X, r24
		SET_BIT(ADC_ADMUX,ADC_MUX0);
    1264:	a7 e2       	ldi	r26, 0x27	; 39
    1266:	b0 e0       	ldi	r27, 0x00	; 0
    1268:	e7 e2       	ldi	r30, 0x27	; 39
    126a:	f0 e0       	ldi	r31, 0x00	; 0
    126c:	80 81       	ld	r24, Z
    126e:	81 60       	ori	r24, 0x01	; 1
    1270:	8c 93       	st	X, r24
	default:
		/*Do Nothing*/
		break;
	}

	SET_BIT(ADC_ADCSRA,ADC_ADEN);
    1272:	a6 e2       	ldi	r26, 0x26	; 38
    1274:	b0 e0       	ldi	r27, 0x00	; 0
    1276:	e6 e2       	ldi	r30, 0x26	; 38
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	80 81       	ld	r24, Z
    127c:	80 68       	ori	r24, 0x80	; 128
    127e:	8c 93       	st	X, r24
	CLEAR_BIT(ADC_ADCSRA,ADC_ADSC);
    1280:	a6 e2       	ldi	r26, 0x26	; 38
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	e6 e2       	ldi	r30, 0x26	; 38
    1286:	f0 e0       	ldi	r31, 0x00	; 0
    1288:	80 81       	ld	r24, Z
    128a:	8f 7b       	andi	r24, 0xBF	; 191
    128c:	8c 93       	st	X, r24

	switch(ADC_Config.IntConfig)
    128e:	80 91 74 01 	lds	r24, 0x0174
    1292:	28 2f       	mov	r18, r24
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	3e 83       	std	Y+6, r19	; 0x06
    1298:	2d 83       	std	Y+5, r18	; 0x05
    129a:	8d 81       	ldd	r24, Y+5	; 0x05
    129c:	9e 81       	ldd	r25, Y+6	; 0x06
    129e:	00 97       	sbiw	r24, 0x00	; 0
    12a0:	31 f0       	breq	.+12     	; 0x12ae <ADC_Init+0x3f0>
    12a2:	2d 81       	ldd	r18, Y+5	; 0x05
    12a4:	3e 81       	ldd	r19, Y+6	; 0x06
    12a6:	21 30       	cpi	r18, 0x01	; 1
    12a8:	31 05       	cpc	r19, r1
    12aa:	49 f0       	breq	.+18     	; 0x12be <ADC_Init+0x400>
    12ac:	0f c0       	rjmp	.+30     	; 0x12cc <ADC_Init+0x40e>
	{
	case ADC_INTERRUPT_DISABLE:
		CLEAR_BIT(ADC_ADCSRA,ADC_ADIE);
    12ae:	a6 e2       	ldi	r26, 0x26	; 38
    12b0:	b0 e0       	ldi	r27, 0x00	; 0
    12b2:	e6 e2       	ldi	r30, 0x26	; 38
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	87 7f       	andi	r24, 0xF7	; 247
    12ba:	8c 93       	st	X, r24
    12bc:	07 c0       	rjmp	.+14     	; 0x12cc <ADC_Init+0x40e>
		break;
	case ADC_INTERRUPT_ENABLE:
		SET_BIT(ADC_ADCSRA,ADC_ADIE);
    12be:	a6 e2       	ldi	r26, 0x26	; 38
    12c0:	b0 e0       	ldi	r27, 0x00	; 0
    12c2:	e6 e2       	ldi	r30, 0x26	; 38
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	80 81       	ld	r24, Z
    12c8:	88 60       	ori	r24, 0x08	; 8
    12ca:	8c 93       	st	X, r24
	default:
		/*Do Nothing*/
		break;
	}

	switch(ADC_Config.Prescaler)
    12cc:	80 91 72 01 	lds	r24, 0x0172
    12d0:	28 2f       	mov	r18, r24
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	3c 83       	std	Y+4, r19	; 0x04
    12d6:	2b 83       	std	Y+3, r18	; 0x03
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	9c 81       	ldd	r25, Y+4	; 0x04
    12dc:	83 30       	cpi	r24, 0x03	; 3
    12de:	91 05       	cpc	r25, r1
    12e0:	09 f4       	brne	.+2      	; 0x12e4 <ADC_Init+0x426>
    12e2:	70 c0       	rjmp	.+224    	; 0x13c4 <ADC_Init+0x506>
    12e4:	2b 81       	ldd	r18, Y+3	; 0x03
    12e6:	3c 81       	ldd	r19, Y+4	; 0x04
    12e8:	24 30       	cpi	r18, 0x04	; 4
    12ea:	31 05       	cpc	r19, r1
    12ec:	84 f4       	brge	.+32     	; 0x130e <ADC_Init+0x450>
    12ee:	8b 81       	ldd	r24, Y+3	; 0x03
    12f0:	9c 81       	ldd	r25, Y+4	; 0x04
    12f2:	81 30       	cpi	r24, 0x01	; 1
    12f4:	91 05       	cpc	r25, r1
    12f6:	d1 f1       	breq	.+116    	; 0x136c <ADC_Init+0x4ae>
    12f8:	2b 81       	ldd	r18, Y+3	; 0x03
    12fa:	3c 81       	ldd	r19, Y+4	; 0x04
    12fc:	22 30       	cpi	r18, 0x02	; 2
    12fe:	31 05       	cpc	r19, r1
    1300:	0c f0       	brlt	.+2      	; 0x1304 <ADC_Init+0x446>
    1302:	4a c0       	rjmp	.+148    	; 0x1398 <ADC_Init+0x4da>
    1304:	8b 81       	ldd	r24, Y+3	; 0x03
    1306:	9c 81       	ldd	r25, Y+4	; 0x04
    1308:	00 97       	sbiw	r24, 0x00	; 0
    130a:	d1 f0       	breq	.+52     	; 0x1340 <ADC_Init+0x482>
    130c:	c9 c0       	rjmp	.+402    	; 0x14a0 <ADC_Init+0x5e2>
    130e:	2b 81       	ldd	r18, Y+3	; 0x03
    1310:	3c 81       	ldd	r19, Y+4	; 0x04
    1312:	25 30       	cpi	r18, 0x05	; 5
    1314:	31 05       	cpc	r19, r1
    1316:	09 f4       	brne	.+2      	; 0x131a <ADC_Init+0x45c>
    1318:	81 c0       	rjmp	.+258    	; 0x141c <ADC_Init+0x55e>
    131a:	8b 81       	ldd	r24, Y+3	; 0x03
    131c:	9c 81       	ldd	r25, Y+4	; 0x04
    131e:	85 30       	cpi	r24, 0x05	; 5
    1320:	91 05       	cpc	r25, r1
    1322:	0c f4       	brge	.+2      	; 0x1326 <ADC_Init+0x468>
    1324:	65 c0       	rjmp	.+202    	; 0x13f0 <ADC_Init+0x532>
    1326:	2b 81       	ldd	r18, Y+3	; 0x03
    1328:	3c 81       	ldd	r19, Y+4	; 0x04
    132a:	26 30       	cpi	r18, 0x06	; 6
    132c:	31 05       	cpc	r19, r1
    132e:	09 f4       	brne	.+2      	; 0x1332 <ADC_Init+0x474>
    1330:	8b c0       	rjmp	.+278    	; 0x1448 <ADC_Init+0x58a>
    1332:	8b 81       	ldd	r24, Y+3	; 0x03
    1334:	9c 81       	ldd	r25, Y+4	; 0x04
    1336:	87 30       	cpi	r24, 0x07	; 7
    1338:	91 05       	cpc	r25, r1
    133a:	09 f4       	brne	.+2      	; 0x133e <ADC_Init+0x480>
    133c:	9b c0       	rjmp	.+310    	; 0x1474 <ADC_Init+0x5b6>
    133e:	b0 c0       	rjmp	.+352    	; 0x14a0 <ADC_Init+0x5e2>
	{
	case PRESCALER_2A:
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS2);
    1340:	a6 e2       	ldi	r26, 0x26	; 38
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	e6 e2       	ldi	r30, 0x26	; 38
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	80 81       	ld	r24, Z
    134a:	8b 7f       	andi	r24, 0xFB	; 251
    134c:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS1);
    134e:	a6 e2       	ldi	r26, 0x26	; 38
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e6 e2       	ldi	r30, 0x26	; 38
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	8d 7f       	andi	r24, 0xFD	; 253
    135a:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS0);
    135c:	a6 e2       	ldi	r26, 0x26	; 38
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	e6 e2       	ldi	r30, 0x26	; 38
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	8e 7f       	andi	r24, 0xFE	; 254
    1368:	8c 93       	st	X, r24
    136a:	af c0       	rjmp	.+350    	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_2B:
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS2);
    136c:	a6 e2       	ldi	r26, 0x26	; 38
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e6 e2       	ldi	r30, 0x26	; 38
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	8b 7f       	andi	r24, 0xFB	; 251
    1378:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS1);
    137a:	a6 e2       	ldi	r26, 0x26	; 38
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e6 e2       	ldi	r30, 0x26	; 38
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	8d 7f       	andi	r24, 0xFD	; 253
    1386:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS0);
    1388:	a6 e2       	ldi	r26, 0x26	; 38
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	e6 e2       	ldi	r30, 0x26	; 38
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	80 81       	ld	r24, Z
    1392:	81 60       	ori	r24, 0x01	; 1
    1394:	8c 93       	st	X, r24
    1396:	99 c0       	rjmp	.+306    	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_4:
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS2);
    1398:	a6 e2       	ldi	r26, 0x26	; 38
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	e6 e2       	ldi	r30, 0x26	; 38
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	8b 7f       	andi	r24, 0xFB	; 251
    13a4:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS1);
    13a6:	a6 e2       	ldi	r26, 0x26	; 38
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e6 e2       	ldi	r30, 0x26	; 38
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	82 60       	ori	r24, 0x02	; 2
    13b2:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS0);
    13b4:	a6 e2       	ldi	r26, 0x26	; 38
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e6 e2       	ldi	r30, 0x26	; 38
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	8e 7f       	andi	r24, 0xFE	; 254
    13c0:	8c 93       	st	X, r24
    13c2:	83 c0       	rjmp	.+262    	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_8:
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS2);
    13c4:	a6 e2       	ldi	r26, 0x26	; 38
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	e6 e2       	ldi	r30, 0x26	; 38
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 81       	ld	r24, Z
    13ce:	8b 7f       	andi	r24, 0xFB	; 251
    13d0:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS1);
    13d2:	a6 e2       	ldi	r26, 0x26	; 38
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	e6 e2       	ldi	r30, 0x26	; 38
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	82 60       	ori	r24, 0x02	; 2
    13de:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS0);
    13e0:	a6 e2       	ldi	r26, 0x26	; 38
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	e6 e2       	ldi	r30, 0x26	; 38
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	81 60       	ori	r24, 0x01	; 1
    13ec:	8c 93       	st	X, r24
    13ee:	6d c0       	rjmp	.+218    	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_16:
		SET_BIT(ADC_ADCSRA,ADC_ADPS2);
    13f0:	a6 e2       	ldi	r26, 0x26	; 38
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e6 e2       	ldi	r30, 0x26	; 38
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	84 60       	ori	r24, 0x04	; 4
    13fc:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS1);
    13fe:	a6 e2       	ldi	r26, 0x26	; 38
    1400:	b0 e0       	ldi	r27, 0x00	; 0
    1402:	e6 e2       	ldi	r30, 0x26	; 38
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	8d 7f       	andi	r24, 0xFD	; 253
    140a:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS0);
    140c:	a6 e2       	ldi	r26, 0x26	; 38
    140e:	b0 e0       	ldi	r27, 0x00	; 0
    1410:	e6 e2       	ldi	r30, 0x26	; 38
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	80 81       	ld	r24, Z
    1416:	8e 7f       	andi	r24, 0xFE	; 254
    1418:	8c 93       	st	X, r24
    141a:	57 c0       	rjmp	.+174    	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_32:
		SET_BIT(ADC_ADCSRA,ADC_ADPS2);
    141c:	a6 e2       	ldi	r26, 0x26	; 38
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	e6 e2       	ldi	r30, 0x26	; 38
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	80 81       	ld	r24, Z
    1426:	84 60       	ori	r24, 0x04	; 4
    1428:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS1);
    142a:	a6 e2       	ldi	r26, 0x26	; 38
    142c:	b0 e0       	ldi	r27, 0x00	; 0
    142e:	e6 e2       	ldi	r30, 0x26	; 38
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	8d 7f       	andi	r24, 0xFD	; 253
    1436:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS0);
    1438:	a6 e2       	ldi	r26, 0x26	; 38
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	e6 e2       	ldi	r30, 0x26	; 38
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	81 60       	ori	r24, 0x01	; 1
    1444:	8c 93       	st	X, r24
    1446:	41 c0       	rjmp	.+130    	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_64:
		SET_BIT(ADC_ADCSRA,ADC_ADPS2);
    1448:	a6 e2       	ldi	r26, 0x26	; 38
    144a:	b0 e0       	ldi	r27, 0x00	; 0
    144c:	e6 e2       	ldi	r30, 0x26	; 38
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	80 81       	ld	r24, Z
    1452:	84 60       	ori	r24, 0x04	; 4
    1454:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS1);
    1456:	a6 e2       	ldi	r26, 0x26	; 38
    1458:	b0 e0       	ldi	r27, 0x00	; 0
    145a:	e6 e2       	ldi	r30, 0x26	; 38
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	80 81       	ld	r24, Z
    1460:	82 60       	ori	r24, 0x02	; 2
    1462:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS0);
    1464:	a6 e2       	ldi	r26, 0x26	; 38
    1466:	b0 e0       	ldi	r27, 0x00	; 0
    1468:	e6 e2       	ldi	r30, 0x26	; 38
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	80 81       	ld	r24, Z
    146e:	8e 7f       	andi	r24, 0xFE	; 254
    1470:	8c 93       	st	X, r24
    1472:	2b c0       	rjmp	.+86     	; 0x14ca <ADC_Init+0x60c>
		break;
	case PRESCALER_128:
		SET_BIT(ADC_ADCSRA,ADC_ADPS2);
    1474:	a6 e2       	ldi	r26, 0x26	; 38
    1476:	b0 e0       	ldi	r27, 0x00	; 0
    1478:	e6 e2       	ldi	r30, 0x26	; 38
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	80 81       	ld	r24, Z
    147e:	84 60       	ori	r24, 0x04	; 4
    1480:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS1);
    1482:	a6 e2       	ldi	r26, 0x26	; 38
    1484:	b0 e0       	ldi	r27, 0x00	; 0
    1486:	e6 e2       	ldi	r30, 0x26	; 38
    1488:	f0 e0       	ldi	r31, 0x00	; 0
    148a:	80 81       	ld	r24, Z
    148c:	82 60       	ori	r24, 0x02	; 2
    148e:	8c 93       	st	X, r24
		SET_BIT(ADC_ADCSRA,ADC_ADPS0);
    1490:	a6 e2       	ldi	r26, 0x26	; 38
    1492:	b0 e0       	ldi	r27, 0x00	; 0
    1494:	e6 e2       	ldi	r30, 0x26	; 38
    1496:	f0 e0       	ldi	r31, 0x00	; 0
    1498:	80 81       	ld	r24, Z
    149a:	81 60       	ori	r24, 0x01	; 1
    149c:	8c 93       	st	X, r24
    149e:	15 c0       	rjmp	.+42     	; 0x14ca <ADC_Init+0x60c>
		break;
	default:
		SET_BIT(ADC_ADCSRA,ADC_ADPS2);
    14a0:	a6 e2       	ldi	r26, 0x26	; 38
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	e6 e2       	ldi	r30, 0x26	; 38
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	84 60       	ori	r24, 0x04	; 4
    14ac:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS1);
    14ae:	a6 e2       	ldi	r26, 0x26	; 38
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	e6 e2       	ldi	r30, 0x26	; 38
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	8d 7f       	andi	r24, 0xFD	; 253
    14ba:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_ADCSRA,ADC_ADPS0);
    14bc:	a6 e2       	ldi	r26, 0x26	; 38
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e6 e2       	ldi	r30, 0x26	; 38
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	8e 7f       	andi	r24, 0xFE	; 254
    14c8:	8c 93       	st	X, r24
		break;
	}

	switch(ADC_Config.TriggerSource)
    14ca:	80 91 73 01 	lds	r24, 0x0173
    14ce:	28 2f       	mov	r18, r24
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	3a 83       	std	Y+2, r19	; 0x02
    14d4:	29 83       	std	Y+1, r18	; 0x01
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	9a 81       	ldd	r25, Y+2	; 0x02
    14da:	82 30       	cpi	r24, 0x02	; 2
    14dc:	91 05       	cpc	r25, r1
    14de:	a1 f1       	breq	.+104    	; 0x1548 <ADC_Init+0x68a>
    14e0:	29 81       	ldd	r18, Y+1	; 0x01
    14e2:	3a 81       	ldd	r19, Y+2	; 0x02
    14e4:	23 30       	cpi	r18, 0x03	; 3
    14e6:	31 05       	cpc	r19, r1
    14e8:	2c f4       	brge	.+10     	; 0x14f4 <ADC_Init+0x636>
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	9a 81       	ldd	r25, Y+2	; 0x02
    14ee:	00 97       	sbiw	r24, 0x00	; 0
    14f0:	71 f0       	breq	.+28     	; 0x150e <ADC_Init+0x650>
    14f2:	6b c0       	rjmp	.+214    	; 0x15ca <ADC_Init+0x70c>
    14f4:	29 81       	ldd	r18, Y+1	; 0x01
    14f6:	3a 81       	ldd	r19, Y+2	; 0x02
    14f8:	23 30       	cpi	r18, 0x03	; 3
    14fa:	31 05       	cpc	r19, r1
    14fc:	09 f4       	brne	.+2      	; 0x1500 <ADC_Init+0x642>
    14fe:	41 c0       	rjmp	.+130    	; 0x1582 <ADC_Init+0x6c4>
    1500:	89 81       	ldd	r24, Y+1	; 0x01
    1502:	9a 81       	ldd	r25, Y+2	; 0x02
    1504:	84 30       	cpi	r24, 0x04	; 4
    1506:	91 05       	cpc	r25, r1
    1508:	09 f4       	brne	.+2      	; 0x150c <ADC_Init+0x64e>
    150a:	58 c0       	rjmp	.+176    	; 0x15bc <ADC_Init+0x6fe>
    150c:	5e c0       	rjmp	.+188    	; 0x15ca <ADC_Init+0x70c>
	{
	case FREE_RUNNING_MODE:
		SET_BIT(ADC_ADCSRA,ADC_ADATE);
    150e:	a6 e2       	ldi	r26, 0x26	; 38
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	e6 e2       	ldi	r30, 0x26	; 38
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	80 81       	ld	r24, Z
    1518:	80 62       	ori	r24, 0x20	; 32
    151a:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_SFIOR,ADC_ADTS2);
    151c:	a0 e5       	ldi	r26, 0x50	; 80
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	e0 e5       	ldi	r30, 0x50	; 80
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	8f 77       	andi	r24, 0x7F	; 127
    1528:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_SFIOR,ADC_ADTS1);
    152a:	a0 e5       	ldi	r26, 0x50	; 80
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	e0 e5       	ldi	r30, 0x50	; 80
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	8f 7b       	andi	r24, 0xBF	; 191
    1536:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_SFIOR,ADC_ADTS0);
    1538:	a0 e5       	ldi	r26, 0x50	; 80
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	e0 e5       	ldi	r30, 0x50	; 80
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	8f 7d       	andi	r24, 0xDF	; 223
    1544:	8c 93       	st	X, r24
    1546:	41 c0       	rjmp	.+130    	; 0x15ca <ADC_Init+0x70c>
		break;
	case EXTERNAL_INTRRUPT_0:
		SET_BIT(ADC_ADCSRA,ADC_ADATE);
    1548:	a6 e2       	ldi	r26, 0x26	; 38
    154a:	b0 e0       	ldi	r27, 0x00	; 0
    154c:	e6 e2       	ldi	r30, 0x26	; 38
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	80 62       	ori	r24, 0x20	; 32
    1554:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_SFIOR,ADC_ADTS2);
    1556:	a0 e5       	ldi	r26, 0x50	; 80
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	e0 e5       	ldi	r30, 0x50	; 80
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	80 81       	ld	r24, Z
    1560:	8f 77       	andi	r24, 0x7F	; 127
    1562:	8c 93       	st	X, r24
		SET_BIT(ADC_SFIOR,ADC_ADTS1);
    1564:	a0 e5       	ldi	r26, 0x50	; 80
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	e0 e5       	ldi	r30, 0x50	; 80
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	80 64       	ori	r24, 0x40	; 64
    1570:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_SFIOR,ADC_ADTS0);
    1572:	a0 e5       	ldi	r26, 0x50	; 80
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	e0 e5       	ldi	r30, 0x50	; 80
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	8f 7d       	andi	r24, 0xDF	; 223
    157e:	8c 93       	st	X, r24
    1580:	24 c0       	rjmp	.+72     	; 0x15ca <ADC_Init+0x70c>
		break;
	case TIMER0_COMPARE_MATCH:
		SET_BIT(ADC_ADCSRA,ADC_ADATE);
    1582:	a6 e2       	ldi	r26, 0x26	; 38
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e6 e2       	ldi	r30, 0x26	; 38
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	80 62       	ori	r24, 0x20	; 32
    158e:	8c 93       	st	X, r24
		CLEAR_BIT(ADC_SFIOR,ADC_ADTS2);
    1590:	a0 e5       	ldi	r26, 0x50	; 80
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	e0 e5       	ldi	r30, 0x50	; 80
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	80 81       	ld	r24, Z
    159a:	8f 77       	andi	r24, 0x7F	; 127
    159c:	8c 93       	st	X, r24
		SET_BIT(ADC_SFIOR,ADC_ADTS1);
    159e:	a0 e5       	ldi	r26, 0x50	; 80
    15a0:	b0 e0       	ldi	r27, 0x00	; 0
    15a2:	e0 e5       	ldi	r30, 0x50	; 80
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	80 81       	ld	r24, Z
    15a8:	80 64       	ori	r24, 0x40	; 64
    15aa:	8c 93       	st	X, r24
		SET_BIT(ADC_SFIOR,ADC_ADTS0);
    15ac:	a0 e5       	ldi	r26, 0x50	; 80
    15ae:	b0 e0       	ldi	r27, 0x00	; 0
    15b0:	e0 e5       	ldi	r30, 0x50	; 80
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	80 62       	ori	r24, 0x20	; 32
    15b8:	8c 93       	st	X, r24
    15ba:	07 c0       	rjmp	.+14     	; 0x15ca <ADC_Init+0x70c>
		break;
	case SINGLE_MODE:
		CLEAR_BIT(ADC_ADCSRA,ADC_ADATE);
    15bc:	a6 e2       	ldi	r26, 0x26	; 38
    15be:	b0 e0       	ldi	r27, 0x00	; 0
    15c0:	e6 e2       	ldi	r30, 0x26	; 38
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	80 81       	ld	r24, Z
    15c6:	8f 7d       	andi	r24, 0xDF	; 223
    15c8:	8c 93       	st	X, r24
	default:
		/*Do Nothing*/
		break;
	}

}
    15ca:	2c 96       	adiw	r28, 0x0c	; 12
    15cc:	0f b6       	in	r0, 0x3f	; 63
    15ce:	f8 94       	cli
    15d0:	de bf       	out	0x3e, r29	; 62
    15d2:	0f be       	out	0x3f, r0	; 63
    15d4:	cd bf       	out	0x3d, r28	; 61
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <ADC_SelectChannel>:
 * Outputs:			Digital uint16 Data
 *
 * Return:			NULL
 *******************************************************************************/
void ADC_SelectChannel(EnmADCAnalogChannel_t a_ChannelNumber)
{
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	0f 92       	push	r0
    15e2:	cd b7       	in	r28, 0x3d	; 61
    15e4:	de b7       	in	r29, 0x3e	; 62
    15e6:	89 83       	std	Y+1, r24	; 0x01
	/* channel number must be from 0 --> 7 */
	/* clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
	/* choose the correct channel by setting the channel number in MUX4:0 bits */
	ADC_ADMUX = (ADC_ADMUX & 0xE0)|(a_ChannelNumber);
    15e8:	a7 e2       	ldi	r26, 0x27	; 39
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	e7 e2       	ldi	r30, 0x27	; 39
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	98 2f       	mov	r25, r24
    15f4:	90 7e       	andi	r25, 0xE0	; 224
    15f6:	89 81       	ldd	r24, Y+1	; 0x01
    15f8:	89 2b       	or	r24, r25
    15fa:	8c 93       	st	X, r24
}
    15fc:	0f 90       	pop	r0
    15fe:	cf 91       	pop	r28
    1600:	df 91       	pop	r29
    1602:	08 95       	ret

00001604 <ADC_StartConversion>:

void ADC_StartConversion(void)
{
    1604:	df 93       	push	r29
    1606:	cf 93       	push	r28
    1608:	cd b7       	in	r28, 0x3d	; 61
    160a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADC_ADCSRA,ADC_ADSC); /* start conversion write '1' to ADSC */
    160c:	a6 e2       	ldi	r26, 0x26	; 38
    160e:	b0 e0       	ldi	r27, 0x00	; 0
    1610:	e6 e2       	ldi	r30, 0x26	; 38
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	80 64       	ori	r24, 0x40	; 64
    1618:	8c 93       	st	X, r24
	switch(ADC_Config.IntConfig)
    161a:	80 91 74 01 	lds	r24, 0x0174
    161e:	88 2f       	mov	r24, r24
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	00 97       	sbiw	r24, 0x00	; 0
    1624:	91 f4       	brne	.+36     	; 0x164a <ADC_StartConversion+0x46>
	{
	case ADC_INTERRUPT_DISABLE:
		while(GET_BIT(ADC_ADCSRA,ADC_ADIF)==LOW);
    1626:	e6 e2       	ldi	r30, 0x26	; 38
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	82 95       	swap	r24
    162e:	8f 70       	andi	r24, 0x0F	; 15
    1630:	88 2f       	mov	r24, r24
    1632:	90 e0       	ldi	r25, 0x00	; 0
    1634:	81 70       	andi	r24, 0x01	; 1
    1636:	90 70       	andi	r25, 0x00	; 0
    1638:	00 97       	sbiw	r24, 0x00	; 0
    163a:	a9 f3       	breq	.-22     	; 0x1626 <ADC_StartConversion+0x22>
		SET_BIT(ADC_ADCSRA,ADC_ADIF); /* clear ADIF by write '1' to it :) */
    163c:	a6 e2       	ldi	r26, 0x26	; 38
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	e6 e2       	ldi	r30, 0x26	; 38
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	80 61       	ori	r24, 0x10	; 16
    1648:	8c 93       	st	X, r24
		break;
	default:
		/*DO Nothing*/
		break;
	}
}
    164a:	cf 91       	pop	r28
    164c:	df 91       	pop	r29
    164e:	08 95       	ret

00001650 <ADC_ReadChannel>:

uint16 ADC_ReadChannel(void)
{
    1650:	df 93       	push	r29
    1652:	cf 93       	push	r28
    1654:	cd b7       	in	r28, 0x3d	; 61
    1656:	de b7       	in	r29, 0x3e	; 62
	if(ADC_Config.Adjustment == LEFT_ADJUSTMENT)
    1658:	80 91 70 01 	lds	r24, 0x0170
    165c:	81 30       	cpi	r24, 0x01	; 1
    165e:	91 f4       	brne	.+36     	; 0x1684 <ADC_ReadChannel+0x34>
	{
		ADC = (ADC>>6);
    1660:	a4 e2       	ldi	r26, 0x24	; 36
    1662:	b0 e0       	ldi	r27, 0x00	; 0
    1664:	e4 e2       	ldi	r30, 0x24	; 36
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	80 81       	ld	r24, Z
    166a:	91 81       	ldd	r25, Z+1	; 0x01
    166c:	00 24       	eor	r0, r0
    166e:	88 0f       	add	r24, r24
    1670:	99 1f       	adc	r25, r25
    1672:	00 1c       	adc	r0, r0
    1674:	88 0f       	add	r24, r24
    1676:	99 1f       	adc	r25, r25
    1678:	00 1c       	adc	r0, r0
    167a:	89 2f       	mov	r24, r25
    167c:	90 2d       	mov	r25, r0
    167e:	11 96       	adiw	r26, 0x01	; 1
    1680:	9c 93       	st	X, r25
    1682:	8e 93       	st	-X, r24
	}
	else
	{
		/*Do nothing*/
	}
	return ADC;
    1684:	e4 e2       	ldi	r30, 0x24	; 36
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	91 81       	ldd	r25, Z+1	; 0x01
}
    168c:	cf 91       	pop	r28
    168e:	df 91       	pop	r29
    1690:	08 95       	ret

00001692 <ADC_DeInit>:
 * Outputs:			NULL
 *
 * Return:			NULL
 *******************************************************************************/
void ADC_DeInit(void)
{
    1692:	df 93       	push	r29
    1694:	cf 93       	push	r28
    1696:	cd b7       	in	r28, 0x3d	; 61
    1698:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(ADC_ADCSRA,ADC_ADEN);
    169a:	a6 e2       	ldi	r26, 0x26	; 38
    169c:	b0 e0       	ldi	r27, 0x00	; 0
    169e:	e6 e2       	ldi	r30, 0x26	; 38
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	8f 77       	andi	r24, 0x7F	; 127
    16a6:	8c 93       	st	X, r24
	CLEAR_BIT(ADC_ADCSRA,ADC_ADIE);
    16a8:	a6 e2       	ldi	r26, 0x26	; 38
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	e6 e2       	ldi	r30, 0x26	; 38
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	80 81       	ld	r24, Z
    16b2:	87 7f       	andi	r24, 0xF7	; 247
    16b4:	8c 93       	st	X, r24
}
    16b6:	cf 91       	pop	r28
    16b8:	df 91       	pop	r29
    16ba:	08 95       	ret

000016bc <DIO_WritePin>:

#include "DIO.h"


void DIO_WritePin(uint8 PinNum,uint8 PinValue)
{
    16bc:	df 93       	push	r29
    16be:	cf 93       	push	r28
    16c0:	00 d0       	rcall	.+0      	; 0x16c2 <DIO_WritePin+0x6>
    16c2:	cd b7       	in	r28, 0x3d	; 61
    16c4:	de b7       	in	r29, 0x3e	; 62
    16c6:	89 83       	std	Y+1, r24	; 0x01
    16c8:	6a 83       	std	Y+2, r22	; 0x02
	if(PinValue==HIGH)
    16ca:	8a 81       	ldd	r24, Y+2	; 0x02
    16cc:	81 30       	cpi	r24, 0x01	; 1
    16ce:	09 f0       	breq	.+2      	; 0x16d2 <DIO_WritePin+0x16>
    16d0:	6d c0       	rjmp	.+218    	; 0x17ac <DIO_WritePin+0xf0>
	{
		if((PinNum>=DIO_PIN0)&&(PinNum<=DIO_PIN7))
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	88 30       	cpi	r24, 0x08	; 8
    16d6:	a0 f4       	brcc	.+40     	; 0x1700 <DIO_WritePin+0x44>
		{
			SET_BIT(DIO_PORTA,PinNum);
    16d8:	ab e3       	ldi	r26, 0x3B	; 59
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	eb e3       	ldi	r30, 0x3B	; 59
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	48 2f       	mov	r20, r24
    16e4:	89 81       	ldd	r24, Y+1	; 0x01
    16e6:	28 2f       	mov	r18, r24
    16e8:	30 e0       	ldi	r19, 0x00	; 0
    16ea:	81 e0       	ldi	r24, 0x01	; 1
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	02 2e       	mov	r0, r18
    16f0:	02 c0       	rjmp	.+4      	; 0x16f6 <DIO_WritePin+0x3a>
    16f2:	88 0f       	add	r24, r24
    16f4:	99 1f       	adc	r25, r25
    16f6:	0a 94       	dec	r0
    16f8:	e2 f7       	brpl	.-8      	; 0x16f2 <DIO_WritePin+0x36>
    16fa:	84 2b       	or	r24, r20
    16fc:	8c 93       	st	X, r24
    16fe:	c8 c0       	rjmp	.+400    	; 0x1890 <DIO_WritePin+0x1d4>
		}
		else if((PinNum>=DIO_PIN8)&&(PinNum<=DIO_PIN15))
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	88 30       	cpi	r24, 0x08	; 8
    1704:	c8 f0       	brcs	.+50     	; 0x1738 <DIO_WritePin+0x7c>
    1706:	89 81       	ldd	r24, Y+1	; 0x01
    1708:	80 31       	cpi	r24, 0x10	; 16
    170a:	b0 f4       	brcc	.+44     	; 0x1738 <DIO_WritePin+0x7c>
		{
			SET_BIT(DIO_PORTB,(PinNum-DIO_PIN8));
    170c:	a8 e3       	ldi	r26, 0x38	; 56
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	e8 e3       	ldi	r30, 0x38	; 56
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	48 2f       	mov	r20, r24
    1718:	89 81       	ldd	r24, Y+1	; 0x01
    171a:	88 2f       	mov	r24, r24
    171c:	90 e0       	ldi	r25, 0x00	; 0
    171e:	08 97       	sbiw	r24, 0x08	; 8
    1720:	9c 01       	movw	r18, r24
    1722:	81 e0       	ldi	r24, 0x01	; 1
    1724:	90 e0       	ldi	r25, 0x00	; 0
    1726:	02 2e       	mov	r0, r18
    1728:	02 c0       	rjmp	.+4      	; 0x172e <DIO_WritePin+0x72>
    172a:	88 0f       	add	r24, r24
    172c:	99 1f       	adc	r25, r25
    172e:	0a 94       	dec	r0
    1730:	e2 f7       	brpl	.-8      	; 0x172a <DIO_WritePin+0x6e>
    1732:	84 2b       	or	r24, r20
    1734:	8c 93       	st	X, r24
    1736:	ac c0       	rjmp	.+344    	; 0x1890 <DIO_WritePin+0x1d4>
		}
		else if((PinNum>=DIO_PIN16)&&(PinNum<=DIO_PIN23))
    1738:	89 81       	ldd	r24, Y+1	; 0x01
    173a:	80 31       	cpi	r24, 0x10	; 16
    173c:	c8 f0       	brcs	.+50     	; 0x1770 <DIO_WritePin+0xb4>
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	88 31       	cpi	r24, 0x18	; 24
    1742:	b0 f4       	brcc	.+44     	; 0x1770 <DIO_WritePin+0xb4>
		{
			SET_BIT(DIO_PORTC,(PinNum-DIO_PIN16));
    1744:	a5 e3       	ldi	r26, 0x35	; 53
    1746:	b0 e0       	ldi	r27, 0x00	; 0
    1748:	e5 e3       	ldi	r30, 0x35	; 53
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	80 81       	ld	r24, Z
    174e:	48 2f       	mov	r20, r24
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	88 2f       	mov	r24, r24
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	40 97       	sbiw	r24, 0x10	; 16
    1758:	9c 01       	movw	r18, r24
    175a:	81 e0       	ldi	r24, 0x01	; 1
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	02 2e       	mov	r0, r18
    1760:	02 c0       	rjmp	.+4      	; 0x1766 <DIO_WritePin+0xaa>
    1762:	88 0f       	add	r24, r24
    1764:	99 1f       	adc	r25, r25
    1766:	0a 94       	dec	r0
    1768:	e2 f7       	brpl	.-8      	; 0x1762 <DIO_WritePin+0xa6>
    176a:	84 2b       	or	r24, r20
    176c:	8c 93       	st	X, r24
    176e:	90 c0       	rjmp	.+288    	; 0x1890 <DIO_WritePin+0x1d4>
		}
		else if((PinNum>=DIO_PIN24)&&(PinNum<=DIO_PIN31))
    1770:	89 81       	ldd	r24, Y+1	; 0x01
    1772:	88 31       	cpi	r24, 0x18	; 24
    1774:	08 f4       	brcc	.+2      	; 0x1778 <DIO_WritePin+0xbc>
    1776:	8c c0       	rjmp	.+280    	; 0x1890 <DIO_WritePin+0x1d4>
    1778:	89 81       	ldd	r24, Y+1	; 0x01
    177a:	80 32       	cpi	r24, 0x20	; 32
    177c:	08 f0       	brcs	.+2      	; 0x1780 <DIO_WritePin+0xc4>
    177e:	88 c0       	rjmp	.+272    	; 0x1890 <DIO_WritePin+0x1d4>
		{
			SET_BIT(DIO_PORTD,(PinNum-DIO_PIN24));
    1780:	a2 e3       	ldi	r26, 0x32	; 50
    1782:	b0 e0       	ldi	r27, 0x00	; 0
    1784:	e2 e3       	ldi	r30, 0x32	; 50
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	80 81       	ld	r24, Z
    178a:	48 2f       	mov	r20, r24
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	88 2f       	mov	r24, r24
    1790:	90 e0       	ldi	r25, 0x00	; 0
    1792:	48 97       	sbiw	r24, 0x18	; 24
    1794:	9c 01       	movw	r18, r24
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	02 2e       	mov	r0, r18
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <DIO_WritePin+0xe6>
    179e:	88 0f       	add	r24, r24
    17a0:	99 1f       	adc	r25, r25
    17a2:	0a 94       	dec	r0
    17a4:	e2 f7       	brpl	.-8      	; 0x179e <DIO_WritePin+0xe2>
    17a6:	84 2b       	or	r24, r20
    17a8:	8c 93       	st	X, r24
    17aa:	72 c0       	rjmp	.+228    	; 0x1890 <DIO_WritePin+0x1d4>
		}
	}
	else if(PinValue==DIO_PIN0)
    17ac:	8a 81       	ldd	r24, Y+2	; 0x02
    17ae:	88 23       	and	r24, r24
    17b0:	09 f0       	breq	.+2      	; 0x17b4 <DIO_WritePin+0xf8>
    17b2:	6e c0       	rjmp	.+220    	; 0x1890 <DIO_WritePin+0x1d4>
	{

		if((PinNum>=DIO_PIN0)&&(PinNum<=DIO_PIN7))
    17b4:	89 81       	ldd	r24, Y+1	; 0x01
    17b6:	88 30       	cpi	r24, 0x08	; 8
    17b8:	a8 f4       	brcc	.+42     	; 0x17e4 <DIO_WritePin+0x128>
		{
			CLEAR_BIT(DIO_PORTA,PinNum);
    17ba:	ab e3       	ldi	r26, 0x3B	; 59
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	eb e3       	ldi	r30, 0x3B	; 59
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	48 2f       	mov	r20, r24
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	28 2f       	mov	r18, r24
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	81 e0       	ldi	r24, 0x01	; 1
    17ce:	90 e0       	ldi	r25, 0x00	; 0
    17d0:	02 2e       	mov	r0, r18
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <DIO_WritePin+0x11c>
    17d4:	88 0f       	add	r24, r24
    17d6:	99 1f       	adc	r25, r25
    17d8:	0a 94       	dec	r0
    17da:	e2 f7       	brpl	.-8      	; 0x17d4 <DIO_WritePin+0x118>
    17dc:	80 95       	com	r24
    17de:	84 23       	and	r24, r20
    17e0:	8c 93       	st	X, r24
    17e2:	56 c0       	rjmp	.+172    	; 0x1890 <DIO_WritePin+0x1d4>
		}
		else if((PinNum>=DIO_PIN8)&&(PinNum<=DIO_PIN15))
    17e4:	89 81       	ldd	r24, Y+1	; 0x01
    17e6:	88 30       	cpi	r24, 0x08	; 8
    17e8:	d0 f0       	brcs	.+52     	; 0x181e <DIO_WritePin+0x162>
    17ea:	89 81       	ldd	r24, Y+1	; 0x01
    17ec:	80 31       	cpi	r24, 0x10	; 16
    17ee:	b8 f4       	brcc	.+46     	; 0x181e <DIO_WritePin+0x162>
		{
			CLEAR_BIT(DIO_PORTB,(PinNum-DIO_PIN8));
    17f0:	a8 e3       	ldi	r26, 0x38	; 56
    17f2:	b0 e0       	ldi	r27, 0x00	; 0
    17f4:	e8 e3       	ldi	r30, 0x38	; 56
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	48 2f       	mov	r20, r24
    17fc:	89 81       	ldd	r24, Y+1	; 0x01
    17fe:	88 2f       	mov	r24, r24
    1800:	90 e0       	ldi	r25, 0x00	; 0
    1802:	08 97       	sbiw	r24, 0x08	; 8
    1804:	9c 01       	movw	r18, r24
    1806:	81 e0       	ldi	r24, 0x01	; 1
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	02 2e       	mov	r0, r18
    180c:	02 c0       	rjmp	.+4      	; 0x1812 <DIO_WritePin+0x156>
    180e:	88 0f       	add	r24, r24
    1810:	99 1f       	adc	r25, r25
    1812:	0a 94       	dec	r0
    1814:	e2 f7       	brpl	.-8      	; 0x180e <DIO_WritePin+0x152>
    1816:	80 95       	com	r24
    1818:	84 23       	and	r24, r20
    181a:	8c 93       	st	X, r24
    181c:	39 c0       	rjmp	.+114    	; 0x1890 <DIO_WritePin+0x1d4>
		}
		else if((PinNum>=DIO_PIN16)&&(PinNum<=DIO_PIN23))
    181e:	89 81       	ldd	r24, Y+1	; 0x01
    1820:	80 31       	cpi	r24, 0x10	; 16
    1822:	d0 f0       	brcs	.+52     	; 0x1858 <DIO_WritePin+0x19c>
    1824:	89 81       	ldd	r24, Y+1	; 0x01
    1826:	88 31       	cpi	r24, 0x18	; 24
    1828:	b8 f4       	brcc	.+46     	; 0x1858 <DIO_WritePin+0x19c>
		{
			CLEAR_BIT(DIO_PORTC,(PinNum-DIO_PIN16));
    182a:	a5 e3       	ldi	r26, 0x35	; 53
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	e5 e3       	ldi	r30, 0x35	; 53
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	48 2f       	mov	r20, r24
    1836:	89 81       	ldd	r24, Y+1	; 0x01
    1838:	88 2f       	mov	r24, r24
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	40 97       	sbiw	r24, 0x10	; 16
    183e:	9c 01       	movw	r18, r24
    1840:	81 e0       	ldi	r24, 0x01	; 1
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	02 2e       	mov	r0, r18
    1846:	02 c0       	rjmp	.+4      	; 0x184c <DIO_WritePin+0x190>
    1848:	88 0f       	add	r24, r24
    184a:	99 1f       	adc	r25, r25
    184c:	0a 94       	dec	r0
    184e:	e2 f7       	brpl	.-8      	; 0x1848 <DIO_WritePin+0x18c>
    1850:	80 95       	com	r24
    1852:	84 23       	and	r24, r20
    1854:	8c 93       	st	X, r24
    1856:	1c c0       	rjmp	.+56     	; 0x1890 <DIO_WritePin+0x1d4>
		}
		else if((PinNum>=DIO_PIN24)&&(PinNum<=DIO_PIN31))
    1858:	89 81       	ldd	r24, Y+1	; 0x01
    185a:	88 31       	cpi	r24, 0x18	; 24
    185c:	c8 f0       	brcs	.+50     	; 0x1890 <DIO_WritePin+0x1d4>
    185e:	89 81       	ldd	r24, Y+1	; 0x01
    1860:	80 32       	cpi	r24, 0x20	; 32
    1862:	b0 f4       	brcc	.+44     	; 0x1890 <DIO_WritePin+0x1d4>
		{
			CLEAR_BIT(DIO_PORTD,(PinNum-DIO_PIN24));
    1864:	a2 e3       	ldi	r26, 0x32	; 50
    1866:	b0 e0       	ldi	r27, 0x00	; 0
    1868:	e2 e3       	ldi	r30, 0x32	; 50
    186a:	f0 e0       	ldi	r31, 0x00	; 0
    186c:	80 81       	ld	r24, Z
    186e:	48 2f       	mov	r20, r24
    1870:	89 81       	ldd	r24, Y+1	; 0x01
    1872:	88 2f       	mov	r24, r24
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	48 97       	sbiw	r24, 0x18	; 24
    1878:	9c 01       	movw	r18, r24
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	02 2e       	mov	r0, r18
    1880:	02 c0       	rjmp	.+4      	; 0x1886 <DIO_WritePin+0x1ca>
    1882:	88 0f       	add	r24, r24
    1884:	99 1f       	adc	r25, r25
    1886:	0a 94       	dec	r0
    1888:	e2 f7       	brpl	.-8      	; 0x1882 <DIO_WritePin+0x1c6>
    188a:	80 95       	com	r24
    188c:	84 23       	and	r24, r20
    188e:	8c 93       	st	X, r24

		}
	}

}
    1890:	0f 90       	pop	r0
    1892:	0f 90       	pop	r0
    1894:	cf 91       	pop	r28
    1896:	df 91       	pop	r29
    1898:	08 95       	ret

0000189a <DIO_ReadPin>:
uint8 DIO_ReadPin(uint8 PinNum)
{
    189a:	df 93       	push	r29
    189c:	cf 93       	push	r28
    189e:	00 d0       	rcall	.+0      	; 0x18a0 <DIO_ReadPin+0x6>
    18a0:	cd b7       	in	r28, 0x3d	; 61
    18a2:	de b7       	in	r29, 0x3e	; 62
    18a4:	89 83       	std	Y+1, r24	; 0x01
	if((PinNum>=DIO_PIN0)&&(PinNum<=DIO_PIN7))
    18a6:	89 81       	ldd	r24, Y+1	; 0x01
    18a8:	88 30       	cpi	r24, 0x08	; 8
    18aa:	98 f4       	brcc	.+38     	; 0x18d2 <DIO_ReadPin+0x38>
	{
		return GET_BIT(DIO_PINA,PinNum);
    18ac:	e9 e3       	ldi	r30, 0x39	; 57
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	28 2f       	mov	r18, r24
    18b4:	30 e0       	ldi	r19, 0x00	; 0
    18b6:	89 81       	ldd	r24, Y+1	; 0x01
    18b8:	88 2f       	mov	r24, r24
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	a9 01       	movw	r20, r18
    18be:	02 c0       	rjmp	.+4      	; 0x18c4 <DIO_ReadPin+0x2a>
    18c0:	55 95       	asr	r21
    18c2:	47 95       	ror	r20
    18c4:	8a 95       	dec	r24
    18c6:	e2 f7       	brpl	.-8      	; 0x18c0 <DIO_ReadPin+0x26>
    18c8:	ca 01       	movw	r24, r20
    18ca:	58 2f       	mov	r21, r24
    18cc:	51 70       	andi	r21, 0x01	; 1
    18ce:	5a 83       	std	Y+2, r21	; 0x02
    18d0:	50 c0       	rjmp	.+160    	; 0x1972 <DIO_ReadPin+0xd8>
	}
	else if((PinNum>=DIO_PIN8)&&(PinNum<=DIO_PIN15))
    18d2:	89 81       	ldd	r24, Y+1	; 0x01
    18d4:	88 30       	cpi	r24, 0x08	; 8
    18d6:	b8 f0       	brcs	.+46     	; 0x1906 <DIO_ReadPin+0x6c>
    18d8:	89 81       	ldd	r24, Y+1	; 0x01
    18da:	80 31       	cpi	r24, 0x10	; 16
    18dc:	a0 f4       	brcc	.+40     	; 0x1906 <DIO_ReadPin+0x6c>
	{
		return GET_BIT(DIO_PINB,(PinNum-DIO_PIN8));
    18de:	e6 e3       	ldi	r30, 0x36	; 54
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	28 2f       	mov	r18, r24
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	89 81       	ldd	r24, Y+1	; 0x01
    18ea:	88 2f       	mov	r24, r24
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	08 97       	sbiw	r24, 0x08	; 8
    18f0:	a9 01       	movw	r20, r18
    18f2:	02 c0       	rjmp	.+4      	; 0x18f8 <DIO_ReadPin+0x5e>
    18f4:	55 95       	asr	r21
    18f6:	47 95       	ror	r20
    18f8:	8a 95       	dec	r24
    18fa:	e2 f7       	brpl	.-8      	; 0x18f4 <DIO_ReadPin+0x5a>
    18fc:	ca 01       	movw	r24, r20
    18fe:	58 2f       	mov	r21, r24
    1900:	51 70       	andi	r21, 0x01	; 1
    1902:	5a 83       	std	Y+2, r21	; 0x02
    1904:	36 c0       	rjmp	.+108    	; 0x1972 <DIO_ReadPin+0xd8>
	}
	else if((PinNum>=DIO_PIN16)&&(PinNum<=DIO_PIN23))
    1906:	89 81       	ldd	r24, Y+1	; 0x01
    1908:	80 31       	cpi	r24, 0x10	; 16
    190a:	b8 f0       	brcs	.+46     	; 0x193a <DIO_ReadPin+0xa0>
    190c:	89 81       	ldd	r24, Y+1	; 0x01
    190e:	88 31       	cpi	r24, 0x18	; 24
    1910:	a0 f4       	brcc	.+40     	; 0x193a <DIO_ReadPin+0xa0>
	{
		return GET_BIT(DIO_PINC,(PinNum-DIO_PIN16));
    1912:	e3 e3       	ldi	r30, 0x33	; 51
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	28 2f       	mov	r18, r24
    191a:	30 e0       	ldi	r19, 0x00	; 0
    191c:	89 81       	ldd	r24, Y+1	; 0x01
    191e:	88 2f       	mov	r24, r24
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	40 97       	sbiw	r24, 0x10	; 16
    1924:	a9 01       	movw	r20, r18
    1926:	02 c0       	rjmp	.+4      	; 0x192c <DIO_ReadPin+0x92>
    1928:	55 95       	asr	r21
    192a:	47 95       	ror	r20
    192c:	8a 95       	dec	r24
    192e:	e2 f7       	brpl	.-8      	; 0x1928 <DIO_ReadPin+0x8e>
    1930:	ca 01       	movw	r24, r20
    1932:	58 2f       	mov	r21, r24
    1934:	51 70       	andi	r21, 0x01	; 1
    1936:	5a 83       	std	Y+2, r21	; 0x02
    1938:	1c c0       	rjmp	.+56     	; 0x1972 <DIO_ReadPin+0xd8>
	}
	else if((PinNum>=DIO_PIN24)&&(PinNum<=DIO_PIN31))
    193a:	89 81       	ldd	r24, Y+1	; 0x01
    193c:	88 31       	cpi	r24, 0x18	; 24
    193e:	b8 f0       	brcs	.+46     	; 0x196e <DIO_ReadPin+0xd4>
    1940:	89 81       	ldd	r24, Y+1	; 0x01
    1942:	80 32       	cpi	r24, 0x20	; 32
    1944:	a0 f4       	brcc	.+40     	; 0x196e <DIO_ReadPin+0xd4>
	{
		return GET_BIT(DIO_PIND,(PinNum-DIO_PIN24));
    1946:	e0 e3       	ldi	r30, 0x30	; 48
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	28 2f       	mov	r18, r24
    194e:	30 e0       	ldi	r19, 0x00	; 0
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	88 2f       	mov	r24, r24
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	48 97       	sbiw	r24, 0x18	; 24
    1958:	a9 01       	movw	r20, r18
    195a:	02 c0       	rjmp	.+4      	; 0x1960 <DIO_ReadPin+0xc6>
    195c:	55 95       	asr	r21
    195e:	47 95       	ror	r20
    1960:	8a 95       	dec	r24
    1962:	e2 f7       	brpl	.-8      	; 0x195c <DIO_ReadPin+0xc2>
    1964:	ca 01       	movw	r24, r20
    1966:	58 2f       	mov	r21, r24
    1968:	51 70       	andi	r21, 0x01	; 1
    196a:	5a 83       	std	Y+2, r21	; 0x02
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <DIO_ReadPin+0xd8>
	}
	return DIO_PIN8;
    196e:	88 e0       	ldi	r24, 0x08	; 8
    1970:	8a 83       	std	Y+2, r24	; 0x02
    1972:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1974:	0f 90       	pop	r0
    1976:	0f 90       	pop	r0
    1978:	cf 91       	pop	r28
    197a:	df 91       	pop	r29
    197c:	08 95       	ret

0000197e <DIO_SetPinDirection>:
void DIO_SetPinDirection(uint8 PinNum,uint8 PinDirection)
{
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	00 d0       	rcall	.+0      	; 0x1984 <DIO_SetPinDirection+0x6>
    1984:	cd b7       	in	r28, 0x3d	; 61
    1986:	de b7       	in	r29, 0x3e	; 62
    1988:	89 83       	std	Y+1, r24	; 0x01
    198a:	6a 83       	std	Y+2, r22	; 0x02
	if(PinDirection==INPUT)
    198c:	8a 81       	ldd	r24, Y+2	; 0x02
    198e:	88 23       	and	r24, r24
    1990:	09 f0       	breq	.+2      	; 0x1994 <DIO_SetPinDirection+0x16>
    1992:	71 c0       	rjmp	.+226    	; 0x1a76 <DIO_SetPinDirection+0xf8>
	{
		if((PinNum>=DIO_PIN0)&&(PinNum<=DIO_PIN7))
    1994:	89 81       	ldd	r24, Y+1	; 0x01
    1996:	88 30       	cpi	r24, 0x08	; 8
    1998:	a8 f4       	brcc	.+42     	; 0x19c4 <DIO_SetPinDirection+0x46>
		{
			CLEAR_BIT(DIO_DDRA,PinNum);
    199a:	aa e3       	ldi	r26, 0x3A	; 58
    199c:	b0 e0       	ldi	r27, 0x00	; 0
    199e:	ea e3       	ldi	r30, 0x3A	; 58
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	48 2f       	mov	r20, r24
    19a6:	89 81       	ldd	r24, Y+1	; 0x01
    19a8:	28 2f       	mov	r18, r24
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	81 e0       	ldi	r24, 0x01	; 1
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	02 2e       	mov	r0, r18
    19b2:	02 c0       	rjmp	.+4      	; 0x19b8 <DIO_SetPinDirection+0x3a>
    19b4:	88 0f       	add	r24, r24
    19b6:	99 1f       	adc	r25, r25
    19b8:	0a 94       	dec	r0
    19ba:	e2 f7       	brpl	.-8      	; 0x19b4 <DIO_SetPinDirection+0x36>
    19bc:	80 95       	com	r24
    19be:	84 23       	and	r24, r20
    19c0:	8c 93       	st	X, r24
    19c2:	c7 c0       	rjmp	.+398    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
		else if((PinNum>=DIO_PIN8)&&(PinNum<=DIO_PIN15))
    19c4:	89 81       	ldd	r24, Y+1	; 0x01
    19c6:	88 30       	cpi	r24, 0x08	; 8
    19c8:	d0 f0       	brcs	.+52     	; 0x19fe <DIO_SetPinDirection+0x80>
    19ca:	89 81       	ldd	r24, Y+1	; 0x01
    19cc:	80 31       	cpi	r24, 0x10	; 16
    19ce:	b8 f4       	brcc	.+46     	; 0x19fe <DIO_SetPinDirection+0x80>
		{
			CLEAR_BIT(DIO_DDRB,(PinNum-DIO_PIN8));
    19d0:	a7 e3       	ldi	r26, 0x37	; 55
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	e7 e3       	ldi	r30, 0x37	; 55
    19d6:	f0 e0       	ldi	r31, 0x00	; 0
    19d8:	80 81       	ld	r24, Z
    19da:	48 2f       	mov	r20, r24
    19dc:	89 81       	ldd	r24, Y+1	; 0x01
    19de:	88 2f       	mov	r24, r24
    19e0:	90 e0       	ldi	r25, 0x00	; 0
    19e2:	08 97       	sbiw	r24, 0x08	; 8
    19e4:	9c 01       	movw	r18, r24
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	02 2e       	mov	r0, r18
    19ec:	02 c0       	rjmp	.+4      	; 0x19f2 <DIO_SetPinDirection+0x74>
    19ee:	88 0f       	add	r24, r24
    19f0:	99 1f       	adc	r25, r25
    19f2:	0a 94       	dec	r0
    19f4:	e2 f7       	brpl	.-8      	; 0x19ee <DIO_SetPinDirection+0x70>
    19f6:	80 95       	com	r24
    19f8:	84 23       	and	r24, r20
    19fa:	8c 93       	st	X, r24
    19fc:	aa c0       	rjmp	.+340    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
		else if((PinNum>=DIO_PIN16)&&(PinNum<=DIO_PIN23))
    19fe:	89 81       	ldd	r24, Y+1	; 0x01
    1a00:	80 31       	cpi	r24, 0x10	; 16
    1a02:	d0 f0       	brcs	.+52     	; 0x1a38 <DIO_SetPinDirection+0xba>
    1a04:	89 81       	ldd	r24, Y+1	; 0x01
    1a06:	88 31       	cpi	r24, 0x18	; 24
    1a08:	b8 f4       	brcc	.+46     	; 0x1a38 <DIO_SetPinDirection+0xba>
		{
			CLEAR_BIT(DIO_DDRC,(PinNum-DIO_PIN16));
    1a0a:	a4 e3       	ldi	r26, 0x34	; 52
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	e4 e3       	ldi	r30, 0x34	; 52
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	80 81       	ld	r24, Z
    1a14:	48 2f       	mov	r20, r24
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
    1a18:	88 2f       	mov	r24, r24
    1a1a:	90 e0       	ldi	r25, 0x00	; 0
    1a1c:	40 97       	sbiw	r24, 0x10	; 16
    1a1e:	9c 01       	movw	r18, r24
    1a20:	81 e0       	ldi	r24, 0x01	; 1
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	02 2e       	mov	r0, r18
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <DIO_SetPinDirection+0xae>
    1a28:	88 0f       	add	r24, r24
    1a2a:	99 1f       	adc	r25, r25
    1a2c:	0a 94       	dec	r0
    1a2e:	e2 f7       	brpl	.-8      	; 0x1a28 <DIO_SetPinDirection+0xaa>
    1a30:	80 95       	com	r24
    1a32:	84 23       	and	r24, r20
    1a34:	8c 93       	st	X, r24
    1a36:	8d c0       	rjmp	.+282    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
		else if((PinNum>=DIO_PIN24)&&(PinNum<=DIO_PIN31))
    1a38:	89 81       	ldd	r24, Y+1	; 0x01
    1a3a:	88 31       	cpi	r24, 0x18	; 24
    1a3c:	08 f4       	brcc	.+2      	; 0x1a40 <DIO_SetPinDirection+0xc2>
    1a3e:	89 c0       	rjmp	.+274    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
    1a40:	89 81       	ldd	r24, Y+1	; 0x01
    1a42:	80 32       	cpi	r24, 0x20	; 32
    1a44:	08 f0       	brcs	.+2      	; 0x1a48 <DIO_SetPinDirection+0xca>
    1a46:	85 c0       	rjmp	.+266    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		{
			CLEAR_BIT(DIO_DDRD,(PinNum-DIO_PIN24));
    1a48:	a1 e3       	ldi	r26, 0x31	; 49
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	e1 e3       	ldi	r30, 0x31	; 49
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	48 2f       	mov	r20, r24
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	88 2f       	mov	r24, r24
    1a58:	90 e0       	ldi	r25, 0x00	; 0
    1a5a:	48 97       	sbiw	r24, 0x18	; 24
    1a5c:	9c 01       	movw	r18, r24
    1a5e:	81 e0       	ldi	r24, 0x01	; 1
    1a60:	90 e0       	ldi	r25, 0x00	; 0
    1a62:	02 2e       	mov	r0, r18
    1a64:	02 c0       	rjmp	.+4      	; 0x1a6a <DIO_SetPinDirection+0xec>
    1a66:	88 0f       	add	r24, r24
    1a68:	99 1f       	adc	r25, r25
    1a6a:	0a 94       	dec	r0
    1a6c:	e2 f7       	brpl	.-8      	; 0x1a66 <DIO_SetPinDirection+0xe8>
    1a6e:	80 95       	com	r24
    1a70:	84 23       	and	r24, r20
    1a72:	8c 93       	st	X, r24
    1a74:	6e c0       	rjmp	.+220    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
	}
	else if(PinDirection==OUTPUT)
    1a76:	8a 81       	ldd	r24, Y+2	; 0x02
    1a78:	81 30       	cpi	r24, 0x01	; 1
    1a7a:	09 f0       	breq	.+2      	; 0x1a7e <DIO_SetPinDirection+0x100>
    1a7c:	6a c0       	rjmp	.+212    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
	{
		if((PinNum>=DIO_PIN0)&&(PinNum<=DIO_PIN7))
    1a7e:	89 81       	ldd	r24, Y+1	; 0x01
    1a80:	88 30       	cpi	r24, 0x08	; 8
    1a82:	a0 f4       	brcc	.+40     	; 0x1aac <DIO_SetPinDirection+0x12e>
		{
			SET_BIT(DIO_DDRA,PinNum);
    1a84:	aa e3       	ldi	r26, 0x3A	; 58
    1a86:	b0 e0       	ldi	r27, 0x00	; 0
    1a88:	ea e3       	ldi	r30, 0x3A	; 58
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	80 81       	ld	r24, Z
    1a8e:	48 2f       	mov	r20, r24
    1a90:	89 81       	ldd	r24, Y+1	; 0x01
    1a92:	28 2f       	mov	r18, r24
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	81 e0       	ldi	r24, 0x01	; 1
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	02 2e       	mov	r0, r18
    1a9c:	02 c0       	rjmp	.+4      	; 0x1aa2 <DIO_SetPinDirection+0x124>
    1a9e:	88 0f       	add	r24, r24
    1aa0:	99 1f       	adc	r25, r25
    1aa2:	0a 94       	dec	r0
    1aa4:	e2 f7       	brpl	.-8      	; 0x1a9e <DIO_SetPinDirection+0x120>
    1aa6:	84 2b       	or	r24, r20
    1aa8:	8c 93       	st	X, r24
    1aaa:	53 c0       	rjmp	.+166    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
		else if((PinNum>=DIO_PIN8)&&(PinNum<=DIO_PIN15))
    1aac:	89 81       	ldd	r24, Y+1	; 0x01
    1aae:	88 30       	cpi	r24, 0x08	; 8
    1ab0:	c8 f0       	brcs	.+50     	; 0x1ae4 <DIO_SetPinDirection+0x166>
    1ab2:	89 81       	ldd	r24, Y+1	; 0x01
    1ab4:	80 31       	cpi	r24, 0x10	; 16
    1ab6:	b0 f4       	brcc	.+44     	; 0x1ae4 <DIO_SetPinDirection+0x166>
		{
			SET_BIT(DIO_DDRB,(PinNum-DIO_PIN8));
    1ab8:	a7 e3       	ldi	r26, 0x37	; 55
    1aba:	b0 e0       	ldi	r27, 0x00	; 0
    1abc:	e7 e3       	ldi	r30, 0x37	; 55
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	80 81       	ld	r24, Z
    1ac2:	48 2f       	mov	r20, r24
    1ac4:	89 81       	ldd	r24, Y+1	; 0x01
    1ac6:	88 2f       	mov	r24, r24
    1ac8:	90 e0       	ldi	r25, 0x00	; 0
    1aca:	08 97       	sbiw	r24, 0x08	; 8
    1acc:	9c 01       	movw	r18, r24
    1ace:	81 e0       	ldi	r24, 0x01	; 1
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	02 2e       	mov	r0, r18
    1ad4:	02 c0       	rjmp	.+4      	; 0x1ada <DIO_SetPinDirection+0x15c>
    1ad6:	88 0f       	add	r24, r24
    1ad8:	99 1f       	adc	r25, r25
    1ada:	0a 94       	dec	r0
    1adc:	e2 f7       	brpl	.-8      	; 0x1ad6 <DIO_SetPinDirection+0x158>
    1ade:	84 2b       	or	r24, r20
    1ae0:	8c 93       	st	X, r24
    1ae2:	37 c0       	rjmp	.+110    	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
		else if((PinNum>=DIO_PIN16)&&(PinNum<=DIO_PIN23))
    1ae4:	89 81       	ldd	r24, Y+1	; 0x01
    1ae6:	80 31       	cpi	r24, 0x10	; 16
    1ae8:	c8 f0       	brcs	.+50     	; 0x1b1c <DIO_SetPinDirection+0x19e>
    1aea:	89 81       	ldd	r24, Y+1	; 0x01
    1aec:	88 31       	cpi	r24, 0x18	; 24
    1aee:	b0 f4       	brcc	.+44     	; 0x1b1c <DIO_SetPinDirection+0x19e>
		{
			SET_BIT(DIO_DDRC,(PinNum-DIO_PIN16));
    1af0:	a4 e3       	ldi	r26, 0x34	; 52
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	e4 e3       	ldi	r30, 0x34	; 52
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	80 81       	ld	r24, Z
    1afa:	48 2f       	mov	r20, r24
    1afc:	89 81       	ldd	r24, Y+1	; 0x01
    1afe:	88 2f       	mov	r24, r24
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	40 97       	sbiw	r24, 0x10	; 16
    1b04:	9c 01       	movw	r18, r24
    1b06:	81 e0       	ldi	r24, 0x01	; 1
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	02 2e       	mov	r0, r18
    1b0c:	02 c0       	rjmp	.+4      	; 0x1b12 <DIO_SetPinDirection+0x194>
    1b0e:	88 0f       	add	r24, r24
    1b10:	99 1f       	adc	r25, r25
    1b12:	0a 94       	dec	r0
    1b14:	e2 f7       	brpl	.-8      	; 0x1b0e <DIO_SetPinDirection+0x190>
    1b16:	84 2b       	or	r24, r20
    1b18:	8c 93       	st	X, r24
    1b1a:	1b c0       	rjmp	.+54     	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		}
		else if((PinNum>=DIO_PIN24)&&(PinNum<=DIO_PIN31))
    1b1c:	89 81       	ldd	r24, Y+1	; 0x01
    1b1e:	88 31       	cpi	r24, 0x18	; 24
    1b20:	c0 f0       	brcs	.+48     	; 0x1b52 <DIO_SetPinDirection+0x1d4>
    1b22:	89 81       	ldd	r24, Y+1	; 0x01
    1b24:	80 32       	cpi	r24, 0x20	; 32
    1b26:	a8 f4       	brcc	.+42     	; 0x1b52 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DIO_DDRD,(PinNum-DIO_PIN24));
    1b28:	a1 e3       	ldi	r26, 0x31	; 49
    1b2a:	b0 e0       	ldi	r27, 0x00	; 0
    1b2c:	e1 e3       	ldi	r30, 0x31	; 49
    1b2e:	f0 e0       	ldi	r31, 0x00	; 0
    1b30:	80 81       	ld	r24, Z
    1b32:	48 2f       	mov	r20, r24
    1b34:	89 81       	ldd	r24, Y+1	; 0x01
    1b36:	88 2f       	mov	r24, r24
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	48 97       	sbiw	r24, 0x18	; 24
    1b3c:	9c 01       	movw	r18, r24
    1b3e:	81 e0       	ldi	r24, 0x01	; 1
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	02 2e       	mov	r0, r18
    1b44:	02 c0       	rjmp	.+4      	; 0x1b4a <DIO_SetPinDirection+0x1cc>
    1b46:	88 0f       	add	r24, r24
    1b48:	99 1f       	adc	r25, r25
    1b4a:	0a 94       	dec	r0
    1b4c:	e2 f7       	brpl	.-8      	; 0x1b46 <DIO_SetPinDirection+0x1c8>
    1b4e:	84 2b       	or	r24, r20
    1b50:	8c 93       	st	X, r24
		}
	}


}
    1b52:	0f 90       	pop	r0
    1b54:	0f 90       	pop	r0
    1b56:	cf 91       	pop	r28
    1b58:	df 91       	pop	r29
    1b5a:	08 95       	ret

00001b5c <TIMER_init>:
 *
 * Return:			NULL
 *******************************************************************************/

void TIMER_init(void)
{
    1b5c:	df 93       	push	r29
    1b5e:	cf 93       	push	r28
    1b60:	cd b7       	in	r28, 0x3d	; 61
    1b62:	de b7       	in	r29, 0x3e	; 62
	/**************************** CTC Mode Init ***************************************/
	TIMER_TCCR0 &= (~((1<<WGM00)|(1<<WGM01)));			/*Clear WGM00 & WGM01 Bits in TCCR0 Registers*/
    1b64:	a3 e5       	ldi	r26, 0x53	; 83
    1b66:	b0 e0       	ldi	r27, 0x00	; 0
    1b68:	e3 e5       	ldi	r30, 0x53	; 83
    1b6a:	f0 e0       	ldi	r31, 0x00	; 0
    1b6c:	80 81       	ld	r24, Z
    1b6e:	87 7b       	andi	r24, 0xB7	; 183
    1b70:	8c 93       	st	X, r24
	TIMER_TCCR0 |= (1<<WGM01);							/*Set WGM01 Bit*/
    1b72:	a3 e5       	ldi	r26, 0x53	; 83
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	e3 e5       	ldi	r30, 0x53	; 83
    1b78:	f0 e0       	ldi	r31, 0x00	; 0
    1b7a:	80 81       	ld	r24, Z
    1b7c:	88 60       	ori	r24, 0x08	; 8
    1b7e:	8c 93       	st	X, r24
	/**************************** OCR0 Value ***************************************/
	TIMER_OCR0   = OCR0_VALUE;
    1b80:	ec e5       	ldi	r30, 0x5C	; 92
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	8f e3       	ldi	r24, 0x3F	; 63
    1b86:	80 83       	st	Z, r24
	/**************************** Pre-Scaler Bit Init ***************************************/
	TIMER_TCCR0 &= (~((1<<CS00)|(1<<CS01)|(1<<CS02)));	/*Clear CS00 & CS01 & CS02 Bits in TCCR0 Registers*/
    1b88:	a3 e5       	ldi	r26, 0x53	; 83
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	e3 e5       	ldi	r30, 0x53	; 83
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	88 7f       	andi	r24, 0xF8	; 248
    1b94:	8c 93       	st	X, r24
	TIMER_TCCR0 |= (1<<CS01);							/*Set CS01 Bit ----> pre-scaler = 64*/
    1b96:	a3 e5       	ldi	r26, 0x53	; 83
    1b98:	b0 e0       	ldi	r27, 0x00	; 0
    1b9a:	e3 e5       	ldi	r30, 0x53	; 83
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	82 60       	ori	r24, 0x02	; 2
    1ba2:	8c 93       	st	X, r24
	TIMER_TCCR0 |= (1<<CS00);							/*Set CS01 Bit ----> pre-scaler = 64*/
    1ba4:	a3 e5       	ldi	r26, 0x53	; 83
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e3 e5       	ldi	r30, 0x53	; 83
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	81 60       	ori	r24, 0x01	; 1
    1bb0:	8c 93       	st	X, r24
	TIMER_TIMSK |= (1u<<OCIE);
    1bb2:	a9 e5       	ldi	r26, 0x59	; 89
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	e9 e5       	ldi	r30, 0x59	; 89
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	82 60       	ori	r24, 0x02	; 2
    1bbe:	8c 93       	st	X, r24

}
    1bc0:	cf 91       	pop	r28
    1bc2:	df 91       	pop	r29
    1bc4:	08 95       	ret

00001bc6 <TIMER_Deinit>:
 * Outputs:			NULL
 *
 * Return:			NULL
 *******************************************************************************/
void TIMER_Deinit(void)
{
    1bc6:	df 93       	push	r29
    1bc8:	cf 93       	push	r28
    1bca:	cd b7       	in	r28, 0x3d	; 61
    1bcc:	de b7       	in	r29, 0x3e	; 62
	/**************************** Pre-Scaler Bit DeInit ***************************************/
	TIMER_TCCR0 &= (~((1<<CS00)|(1<<CS01)|(1<<CS02)));	/*Clear CS00 & CS01 & CS02 Bits in TCCR0 Registers*/
    1bce:	a3 e5       	ldi	r26, 0x53	; 83
    1bd0:	b0 e0       	ldi	r27, 0x00	; 0
    1bd2:	e3 e5       	ldi	r30, 0x53	; 83
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	88 7f       	andi	r24, 0xF8	; 248
    1bda:	8c 93       	st	X, r24
	/**************************** OCR0 Value **************************************************/
	TIMER_OCR0=LOW;
    1bdc:	ec e5       	ldi	r30, 0x5C	; 92
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	10 82       	st	Z, r1
}
    1be2:	cf 91       	pop	r28
    1be4:	df 91       	pop	r29
    1be6:	08 95       	ret

00001be8 <LCD_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void LCD_init(void)
{
    1be8:	df 93       	push	r29
    1bea:	cf 93       	push	r28
    1bec:	cd b7       	in	r28, 0x3d	; 61
    1bee:	de b7       	in	r29, 0x3e	; 62
	LCD_DATA_PORT_DIR = 0xFF; /* Configure the data port as output port */ 
    1bf0:	e4 e3       	ldi	r30, 0x34	; 52
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	8f ef       	ldi	r24, 0xFF	; 255
    1bf6:	80 83       	st	Z, r24
	LCD_CTRL_PORT_DIR |= (1<<E) | (1<<RS) | (1<<RW); /* Configure the control pins(E,RS,RW) as output pins */
    1bf8:	a1 e3       	ldi	r26, 0x31	; 49
    1bfa:	b0 e0       	ldi	r27, 0x00	; 0
    1bfc:	e1 e3       	ldi	r30, 0x31	; 49
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	80 81       	ld	r24, Z
    1c02:	80 67       	ori	r24, 0x70	; 112
    1c04:	8c 93       	st	X, r24
	
	LCD_sendCommand(TWO_LINE_LCD_Eight_BIT_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
    1c06:	88 e3       	ldi	r24, 0x38	; 56
    1c08:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_sendCommand>
	
	LCD_sendCommand(CURSOR_OFF); /* cursor off */
    1c0c:	8c e0       	ldi	r24, 0x0C	; 12
    1c0e:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_sendCommand>
	
	LCD_sendCommand(CLEAR_COMMAND); /* clear LCD at the beginning */
    1c12:	81 e0       	ldi	r24, 0x01	; 1
    1c14:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_sendCommand>
}
    1c18:	cf 91       	pop	r28
    1c1a:	df 91       	pop	r29
    1c1c:	08 95       	ret

00001c1e <LCD_sendCommand>:

void LCD_sendCommand(uint8 command)
{
    1c1e:	df 93       	push	r29
    1c20:	cf 93       	push	r28
    1c22:	cd b7       	in	r28, 0x3d	; 61
    1c24:	de b7       	in	r29, 0x3e	; 62
    1c26:	e9 97       	sbiw	r28, 0x39	; 57
    1c28:	0f b6       	in	r0, 0x3f	; 63
    1c2a:	f8 94       	cli
    1c2c:	de bf       	out	0x3e, r29	; 62
    1c2e:	0f be       	out	0x3f, r0	; 63
    1c30:	cd bf       	out	0x3d, r28	; 61
    1c32:	89 af       	std	Y+57, r24	; 0x39
	CLEAR_BIT(LCD_CTRL_PORT,RS); /* Instruction Mode RS=0 */
    1c34:	a2 e3       	ldi	r26, 0x32	; 50
    1c36:	b0 e0       	ldi	r27, 0x00	; 0
    1c38:	e2 e3       	ldi	r30, 0x32	; 50
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	80 81       	ld	r24, Z
    1c3e:	8f 7e       	andi	r24, 0xEF	; 239
    1c40:	8c 93       	st	X, r24
	CLEAR_BIT(LCD_CTRL_PORT,RW); /* write data to LCD so RW=0 */
    1c42:	a2 e3       	ldi	r26, 0x32	; 50
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e2 e3       	ldi	r30, 0x32	; 50
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	8f 7d       	andi	r24, 0xDF	; 223
    1c4e:	8c 93       	st	X, r24
    1c50:	80 e0       	ldi	r24, 0x00	; 0
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	a0 e8       	ldi	r26, 0x80	; 128
    1c56:	bf e3       	ldi	r27, 0x3F	; 63
    1c58:	8d ab       	std	Y+53, r24	; 0x35
    1c5a:	9e ab       	std	Y+54, r25	; 0x36
    1c5c:	af ab       	std	Y+55, r26	; 0x37
    1c5e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c60:	6d a9       	ldd	r22, Y+53	; 0x35
    1c62:	7e a9       	ldd	r23, Y+54	; 0x36
    1c64:	8f a9       	ldd	r24, Y+55	; 0x37
    1c66:	98 ad       	ldd	r25, Y+56	; 0x38
    1c68:	20 e0       	ldi	r18, 0x00	; 0
    1c6a:	30 e0       	ldi	r19, 0x00	; 0
    1c6c:	4a ef       	ldi	r20, 0xFA	; 250
    1c6e:	54 e4       	ldi	r21, 0x44	; 68
    1c70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c74:	dc 01       	movw	r26, r24
    1c76:	cb 01       	movw	r24, r22
    1c78:	89 ab       	std	Y+49, r24	; 0x31
    1c7a:	9a ab       	std	Y+50, r25	; 0x32
    1c7c:	ab ab       	std	Y+51, r26	; 0x33
    1c7e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1c80:	69 a9       	ldd	r22, Y+49	; 0x31
    1c82:	7a a9       	ldd	r23, Y+50	; 0x32
    1c84:	8b a9       	ldd	r24, Y+51	; 0x33
    1c86:	9c a9       	ldd	r25, Y+52	; 0x34
    1c88:	20 e0       	ldi	r18, 0x00	; 0
    1c8a:	30 e0       	ldi	r19, 0x00	; 0
    1c8c:	40 e8       	ldi	r20, 0x80	; 128
    1c8e:	5f e3       	ldi	r21, 0x3F	; 63
    1c90:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c94:	88 23       	and	r24, r24
    1c96:	2c f4       	brge	.+10     	; 0x1ca2 <LCD_sendCommand+0x84>
		__ticks = 1;
    1c98:	81 e0       	ldi	r24, 0x01	; 1
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	98 ab       	std	Y+48, r25	; 0x30
    1c9e:	8f a7       	std	Y+47, r24	; 0x2f
    1ca0:	3f c0       	rjmp	.+126    	; 0x1d20 <LCD_sendCommand+0x102>
	else if (__tmp > 65535)
    1ca2:	69 a9       	ldd	r22, Y+49	; 0x31
    1ca4:	7a a9       	ldd	r23, Y+50	; 0x32
    1ca6:	8b a9       	ldd	r24, Y+51	; 0x33
    1ca8:	9c a9       	ldd	r25, Y+52	; 0x34
    1caa:	20 e0       	ldi	r18, 0x00	; 0
    1cac:	3f ef       	ldi	r19, 0xFF	; 255
    1cae:	4f e7       	ldi	r20, 0x7F	; 127
    1cb0:	57 e4       	ldi	r21, 0x47	; 71
    1cb2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cb6:	18 16       	cp	r1, r24
    1cb8:	4c f5       	brge	.+82     	; 0x1d0c <LCD_sendCommand+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cba:	6d a9       	ldd	r22, Y+53	; 0x35
    1cbc:	7e a9       	ldd	r23, Y+54	; 0x36
    1cbe:	8f a9       	ldd	r24, Y+55	; 0x37
    1cc0:	98 ad       	ldd	r25, Y+56	; 0x38
    1cc2:	20 e0       	ldi	r18, 0x00	; 0
    1cc4:	30 e0       	ldi	r19, 0x00	; 0
    1cc6:	40 e2       	ldi	r20, 0x20	; 32
    1cc8:	51 e4       	ldi	r21, 0x41	; 65
    1cca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cce:	dc 01       	movw	r26, r24
    1cd0:	cb 01       	movw	r24, r22
    1cd2:	bc 01       	movw	r22, r24
    1cd4:	cd 01       	movw	r24, r26
    1cd6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cda:	dc 01       	movw	r26, r24
    1cdc:	cb 01       	movw	r24, r22
    1cde:	98 ab       	std	Y+48, r25	; 0x30
    1ce0:	8f a7       	std	Y+47, r24	; 0x2f
    1ce2:	0f c0       	rjmp	.+30     	; 0x1d02 <LCD_sendCommand+0xe4>
    1ce4:	88 ec       	ldi	r24, 0xC8	; 200
    1ce6:	90 e0       	ldi	r25, 0x00	; 0
    1ce8:	9e a7       	std	Y+46, r25	; 0x2e
    1cea:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1cec:	8d a5       	ldd	r24, Y+45	; 0x2d
    1cee:	9e a5       	ldd	r25, Y+46	; 0x2e
    1cf0:	01 97       	sbiw	r24, 0x01	; 1
    1cf2:	f1 f7       	brne	.-4      	; 0x1cf0 <LCD_sendCommand+0xd2>
    1cf4:	9e a7       	std	Y+46, r25	; 0x2e
    1cf6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cf8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1cfa:	98 a9       	ldd	r25, Y+48	; 0x30
    1cfc:	01 97       	sbiw	r24, 0x01	; 1
    1cfe:	98 ab       	std	Y+48, r25	; 0x30
    1d00:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d02:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d04:	98 a9       	ldd	r25, Y+48	; 0x30
    1d06:	00 97       	sbiw	r24, 0x00	; 0
    1d08:	69 f7       	brne	.-38     	; 0x1ce4 <LCD_sendCommand+0xc6>
    1d0a:	14 c0       	rjmp	.+40     	; 0x1d34 <LCD_sendCommand+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d0c:	69 a9       	ldd	r22, Y+49	; 0x31
    1d0e:	7a a9       	ldd	r23, Y+50	; 0x32
    1d10:	8b a9       	ldd	r24, Y+51	; 0x33
    1d12:	9c a9       	ldd	r25, Y+52	; 0x34
    1d14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d18:	dc 01       	movw	r26, r24
    1d1a:	cb 01       	movw	r24, r22
    1d1c:	98 ab       	std	Y+48, r25	; 0x30
    1d1e:	8f a7       	std	Y+47, r24	; 0x2f
    1d20:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d22:	98 a9       	ldd	r25, Y+48	; 0x30
    1d24:	9c a7       	std	Y+44, r25	; 0x2c
    1d26:	8b a7       	std	Y+43, r24	; 0x2b
    1d28:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d2a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d2c:	01 97       	sbiw	r24, 0x01	; 1
    1d2e:	f1 f7       	brne	.-4      	; 0x1d2c <LCD_sendCommand+0x10e>
    1d30:	9c a7       	std	Y+44, r25	; 0x2c
    1d32:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
    1d34:	a2 e3       	ldi	r26, 0x32	; 50
    1d36:	b0 e0       	ldi	r27, 0x00	; 0
    1d38:	e2 e3       	ldi	r30, 0x32	; 50
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 81       	ld	r24, Z
    1d3e:	80 64       	ori	r24, 0x40	; 64
    1d40:	8c 93       	st	X, r24
    1d42:	80 e0       	ldi	r24, 0x00	; 0
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	a0 e8       	ldi	r26, 0x80	; 128
    1d48:	bf e3       	ldi	r27, 0x3F	; 63
    1d4a:	8f a3       	std	Y+39, r24	; 0x27
    1d4c:	98 a7       	std	Y+40, r25	; 0x28
    1d4e:	a9 a7       	std	Y+41, r26	; 0x29
    1d50:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d52:	6f a1       	ldd	r22, Y+39	; 0x27
    1d54:	78 a5       	ldd	r23, Y+40	; 0x28
    1d56:	89 a5       	ldd	r24, Y+41	; 0x29
    1d58:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d5a:	20 e0       	ldi	r18, 0x00	; 0
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	4a ef       	ldi	r20, 0xFA	; 250
    1d60:	54 e4       	ldi	r21, 0x44	; 68
    1d62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d66:	dc 01       	movw	r26, r24
    1d68:	cb 01       	movw	r24, r22
    1d6a:	8b a3       	std	Y+35, r24	; 0x23
    1d6c:	9c a3       	std	Y+36, r25	; 0x24
    1d6e:	ad a3       	std	Y+37, r26	; 0x25
    1d70:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1d72:	6b a1       	ldd	r22, Y+35	; 0x23
    1d74:	7c a1       	ldd	r23, Y+36	; 0x24
    1d76:	8d a1       	ldd	r24, Y+37	; 0x25
    1d78:	9e a1       	ldd	r25, Y+38	; 0x26
    1d7a:	20 e0       	ldi	r18, 0x00	; 0
    1d7c:	30 e0       	ldi	r19, 0x00	; 0
    1d7e:	40 e8       	ldi	r20, 0x80	; 128
    1d80:	5f e3       	ldi	r21, 0x3F	; 63
    1d82:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d86:	88 23       	and	r24, r24
    1d88:	2c f4       	brge	.+10     	; 0x1d94 <LCD_sendCommand+0x176>
		__ticks = 1;
    1d8a:	81 e0       	ldi	r24, 0x01	; 1
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	9a a3       	std	Y+34, r25	; 0x22
    1d90:	89 a3       	std	Y+33, r24	; 0x21
    1d92:	3f c0       	rjmp	.+126    	; 0x1e12 <LCD_sendCommand+0x1f4>
	else if (__tmp > 65535)
    1d94:	6b a1       	ldd	r22, Y+35	; 0x23
    1d96:	7c a1       	ldd	r23, Y+36	; 0x24
    1d98:	8d a1       	ldd	r24, Y+37	; 0x25
    1d9a:	9e a1       	ldd	r25, Y+38	; 0x26
    1d9c:	20 e0       	ldi	r18, 0x00	; 0
    1d9e:	3f ef       	ldi	r19, 0xFF	; 255
    1da0:	4f e7       	ldi	r20, 0x7F	; 127
    1da2:	57 e4       	ldi	r21, 0x47	; 71
    1da4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1da8:	18 16       	cp	r1, r24
    1daa:	4c f5       	brge	.+82     	; 0x1dfe <LCD_sendCommand+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dac:	6f a1       	ldd	r22, Y+39	; 0x27
    1dae:	78 a5       	ldd	r23, Y+40	; 0x28
    1db0:	89 a5       	ldd	r24, Y+41	; 0x29
    1db2:	9a a5       	ldd	r25, Y+42	; 0x2a
    1db4:	20 e0       	ldi	r18, 0x00	; 0
    1db6:	30 e0       	ldi	r19, 0x00	; 0
    1db8:	40 e2       	ldi	r20, 0x20	; 32
    1dba:	51 e4       	ldi	r21, 0x41	; 65
    1dbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dc0:	dc 01       	movw	r26, r24
    1dc2:	cb 01       	movw	r24, r22
    1dc4:	bc 01       	movw	r22, r24
    1dc6:	cd 01       	movw	r24, r26
    1dc8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dcc:	dc 01       	movw	r26, r24
    1dce:	cb 01       	movw	r24, r22
    1dd0:	9a a3       	std	Y+34, r25	; 0x22
    1dd2:	89 a3       	std	Y+33, r24	; 0x21
    1dd4:	0f c0       	rjmp	.+30     	; 0x1df4 <LCD_sendCommand+0x1d6>
    1dd6:	88 ec       	ldi	r24, 0xC8	; 200
    1dd8:	90 e0       	ldi	r25, 0x00	; 0
    1dda:	98 a3       	std	Y+32, r25	; 0x20
    1ddc:	8f 8f       	std	Y+31, r24	; 0x1f
    1dde:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1de0:	98 a1       	ldd	r25, Y+32	; 0x20
    1de2:	01 97       	sbiw	r24, 0x01	; 1
    1de4:	f1 f7       	brne	.-4      	; 0x1de2 <LCD_sendCommand+0x1c4>
    1de6:	98 a3       	std	Y+32, r25	; 0x20
    1de8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dea:	89 a1       	ldd	r24, Y+33	; 0x21
    1dec:	9a a1       	ldd	r25, Y+34	; 0x22
    1dee:	01 97       	sbiw	r24, 0x01	; 1
    1df0:	9a a3       	std	Y+34, r25	; 0x22
    1df2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1df4:	89 a1       	ldd	r24, Y+33	; 0x21
    1df6:	9a a1       	ldd	r25, Y+34	; 0x22
    1df8:	00 97       	sbiw	r24, 0x00	; 0
    1dfa:	69 f7       	brne	.-38     	; 0x1dd6 <LCD_sendCommand+0x1b8>
    1dfc:	14 c0       	rjmp	.+40     	; 0x1e26 <LCD_sendCommand+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dfe:	6b a1       	ldd	r22, Y+35	; 0x23
    1e00:	7c a1       	ldd	r23, Y+36	; 0x24
    1e02:	8d a1       	ldd	r24, Y+37	; 0x25
    1e04:	9e a1       	ldd	r25, Y+38	; 0x26
    1e06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e0a:	dc 01       	movw	r26, r24
    1e0c:	cb 01       	movw	r24, r22
    1e0e:	9a a3       	std	Y+34, r25	; 0x22
    1e10:	89 a3       	std	Y+33, r24	; 0x21
    1e12:	89 a1       	ldd	r24, Y+33	; 0x21
    1e14:	9a a1       	ldd	r25, Y+34	; 0x22
    1e16:	9e 8f       	std	Y+30, r25	; 0x1e
    1e18:	8d 8f       	std	Y+29, r24	; 0x1d
    1e1a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e1c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1e1e:	01 97       	sbiw	r24, 0x01	; 1
    1e20:	f1 f7       	brne	.-4      	; 0x1e1e <LCD_sendCommand+0x200>
    1e22:	9e 8f       	std	Y+30, r25	; 0x1e
    1e24:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	LCD_DATA_PORT = command; /* out the required command to the data bus D0 --> D7 */
    1e26:	e5 e3       	ldi	r30, 0x35	; 53
    1e28:	f0 e0       	ldi	r31, 0x00	; 0
    1e2a:	89 ad       	ldd	r24, Y+57	; 0x39
    1e2c:	80 83       	st	Z, r24
    1e2e:	80 e0       	ldi	r24, 0x00	; 0
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	a0 e8       	ldi	r26, 0x80	; 128
    1e34:	bf e3       	ldi	r27, 0x3F	; 63
    1e36:	89 8f       	std	Y+25, r24	; 0x19
    1e38:	9a 8f       	std	Y+26, r25	; 0x1a
    1e3a:	ab 8f       	std	Y+27, r26	; 0x1b
    1e3c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e3e:	69 8d       	ldd	r22, Y+25	; 0x19
    1e40:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e42:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e44:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e46:	20 e0       	ldi	r18, 0x00	; 0
    1e48:	30 e0       	ldi	r19, 0x00	; 0
    1e4a:	4a ef       	ldi	r20, 0xFA	; 250
    1e4c:	54 e4       	ldi	r21, 0x44	; 68
    1e4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e52:	dc 01       	movw	r26, r24
    1e54:	cb 01       	movw	r24, r22
    1e56:	8d 8b       	std	Y+21, r24	; 0x15
    1e58:	9e 8b       	std	Y+22, r25	; 0x16
    1e5a:	af 8b       	std	Y+23, r26	; 0x17
    1e5c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e5e:	6d 89       	ldd	r22, Y+21	; 0x15
    1e60:	7e 89       	ldd	r23, Y+22	; 0x16
    1e62:	8f 89       	ldd	r24, Y+23	; 0x17
    1e64:	98 8d       	ldd	r25, Y+24	; 0x18
    1e66:	20 e0       	ldi	r18, 0x00	; 0
    1e68:	30 e0       	ldi	r19, 0x00	; 0
    1e6a:	40 e8       	ldi	r20, 0x80	; 128
    1e6c:	5f e3       	ldi	r21, 0x3F	; 63
    1e6e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e72:	88 23       	and	r24, r24
    1e74:	2c f4       	brge	.+10     	; 0x1e80 <LCD_sendCommand+0x262>
		__ticks = 1;
    1e76:	81 e0       	ldi	r24, 0x01	; 1
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	9c 8b       	std	Y+20, r25	; 0x14
    1e7c:	8b 8b       	std	Y+19, r24	; 0x13
    1e7e:	3f c0       	rjmp	.+126    	; 0x1efe <LCD_sendCommand+0x2e0>
	else if (__tmp > 65535)
    1e80:	6d 89       	ldd	r22, Y+21	; 0x15
    1e82:	7e 89       	ldd	r23, Y+22	; 0x16
    1e84:	8f 89       	ldd	r24, Y+23	; 0x17
    1e86:	98 8d       	ldd	r25, Y+24	; 0x18
    1e88:	20 e0       	ldi	r18, 0x00	; 0
    1e8a:	3f ef       	ldi	r19, 0xFF	; 255
    1e8c:	4f e7       	ldi	r20, 0x7F	; 127
    1e8e:	57 e4       	ldi	r21, 0x47	; 71
    1e90:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e94:	18 16       	cp	r1, r24
    1e96:	4c f5       	brge	.+82     	; 0x1eea <LCD_sendCommand+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e98:	69 8d       	ldd	r22, Y+25	; 0x19
    1e9a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e9c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e9e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ea0:	20 e0       	ldi	r18, 0x00	; 0
    1ea2:	30 e0       	ldi	r19, 0x00	; 0
    1ea4:	40 e2       	ldi	r20, 0x20	; 32
    1ea6:	51 e4       	ldi	r21, 0x41	; 65
    1ea8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eac:	dc 01       	movw	r26, r24
    1eae:	cb 01       	movw	r24, r22
    1eb0:	bc 01       	movw	r22, r24
    1eb2:	cd 01       	movw	r24, r26
    1eb4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eb8:	dc 01       	movw	r26, r24
    1eba:	cb 01       	movw	r24, r22
    1ebc:	9c 8b       	std	Y+20, r25	; 0x14
    1ebe:	8b 8b       	std	Y+19, r24	; 0x13
    1ec0:	0f c0       	rjmp	.+30     	; 0x1ee0 <LCD_sendCommand+0x2c2>
    1ec2:	88 ec       	ldi	r24, 0xC8	; 200
    1ec4:	90 e0       	ldi	r25, 0x00	; 0
    1ec6:	9a 8b       	std	Y+18, r25	; 0x12
    1ec8:	89 8b       	std	Y+17, r24	; 0x11
    1eca:	89 89       	ldd	r24, Y+17	; 0x11
    1ecc:	9a 89       	ldd	r25, Y+18	; 0x12
    1ece:	01 97       	sbiw	r24, 0x01	; 1
    1ed0:	f1 f7       	brne	.-4      	; 0x1ece <LCD_sendCommand+0x2b0>
    1ed2:	9a 8b       	std	Y+18, r25	; 0x12
    1ed4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ed6:	8b 89       	ldd	r24, Y+19	; 0x13
    1ed8:	9c 89       	ldd	r25, Y+20	; 0x14
    1eda:	01 97       	sbiw	r24, 0x01	; 1
    1edc:	9c 8b       	std	Y+20, r25	; 0x14
    1ede:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ee0:	8b 89       	ldd	r24, Y+19	; 0x13
    1ee2:	9c 89       	ldd	r25, Y+20	; 0x14
    1ee4:	00 97       	sbiw	r24, 0x00	; 0
    1ee6:	69 f7       	brne	.-38     	; 0x1ec2 <LCD_sendCommand+0x2a4>
    1ee8:	14 c0       	rjmp	.+40     	; 0x1f12 <LCD_sendCommand+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1eea:	6d 89       	ldd	r22, Y+21	; 0x15
    1eec:	7e 89       	ldd	r23, Y+22	; 0x16
    1eee:	8f 89       	ldd	r24, Y+23	; 0x17
    1ef0:	98 8d       	ldd	r25, Y+24	; 0x18
    1ef2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ef6:	dc 01       	movw	r26, r24
    1ef8:	cb 01       	movw	r24, r22
    1efa:	9c 8b       	std	Y+20, r25	; 0x14
    1efc:	8b 8b       	std	Y+19, r24	; 0x13
    1efe:	8b 89       	ldd	r24, Y+19	; 0x13
    1f00:	9c 89       	ldd	r25, Y+20	; 0x14
    1f02:	98 8b       	std	Y+16, r25	; 0x10
    1f04:	8f 87       	std	Y+15, r24	; 0x0f
    1f06:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f08:	98 89       	ldd	r25, Y+16	; 0x10
    1f0a:	01 97       	sbiw	r24, 0x01	; 1
    1f0c:	f1 f7       	brne	.-4      	; 0x1f0a <LCD_sendCommand+0x2ec>
    1f0e:	98 8b       	std	Y+16, r25	; 0x10
    1f10:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
    1f12:	a2 e3       	ldi	r26, 0x32	; 50
    1f14:	b0 e0       	ldi	r27, 0x00	; 0
    1f16:	e2 e3       	ldi	r30, 0x32	; 50
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	8f 7b       	andi	r24, 0xBF	; 191
    1f1e:	8c 93       	st	X, r24
    1f20:	80 e0       	ldi	r24, 0x00	; 0
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	a0 e8       	ldi	r26, 0x80	; 128
    1f26:	bf e3       	ldi	r27, 0x3F	; 63
    1f28:	8b 87       	std	Y+11, r24	; 0x0b
    1f2a:	9c 87       	std	Y+12, r25	; 0x0c
    1f2c:	ad 87       	std	Y+13, r26	; 0x0d
    1f2e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f30:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f32:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f34:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f36:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f38:	20 e0       	ldi	r18, 0x00	; 0
    1f3a:	30 e0       	ldi	r19, 0x00	; 0
    1f3c:	4a ef       	ldi	r20, 0xFA	; 250
    1f3e:	54 e4       	ldi	r21, 0x44	; 68
    1f40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f44:	dc 01       	movw	r26, r24
    1f46:	cb 01       	movw	r24, r22
    1f48:	8f 83       	std	Y+7, r24	; 0x07
    1f4a:	98 87       	std	Y+8, r25	; 0x08
    1f4c:	a9 87       	std	Y+9, r26	; 0x09
    1f4e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f50:	6f 81       	ldd	r22, Y+7	; 0x07
    1f52:	78 85       	ldd	r23, Y+8	; 0x08
    1f54:	89 85       	ldd	r24, Y+9	; 0x09
    1f56:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f58:	20 e0       	ldi	r18, 0x00	; 0
    1f5a:	30 e0       	ldi	r19, 0x00	; 0
    1f5c:	40 e8       	ldi	r20, 0x80	; 128
    1f5e:	5f e3       	ldi	r21, 0x3F	; 63
    1f60:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f64:	88 23       	and	r24, r24
    1f66:	2c f4       	brge	.+10     	; 0x1f72 <LCD_sendCommand+0x354>
		__ticks = 1;
    1f68:	81 e0       	ldi	r24, 0x01	; 1
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	9e 83       	std	Y+6, r25	; 0x06
    1f6e:	8d 83       	std	Y+5, r24	; 0x05
    1f70:	3f c0       	rjmp	.+126    	; 0x1ff0 <LCD_sendCommand+0x3d2>
	else if (__tmp > 65535)
    1f72:	6f 81       	ldd	r22, Y+7	; 0x07
    1f74:	78 85       	ldd	r23, Y+8	; 0x08
    1f76:	89 85       	ldd	r24, Y+9	; 0x09
    1f78:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f7a:	20 e0       	ldi	r18, 0x00	; 0
    1f7c:	3f ef       	ldi	r19, 0xFF	; 255
    1f7e:	4f e7       	ldi	r20, 0x7F	; 127
    1f80:	57 e4       	ldi	r21, 0x47	; 71
    1f82:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f86:	18 16       	cp	r1, r24
    1f88:	4c f5       	brge	.+82     	; 0x1fdc <LCD_sendCommand+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f8a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f8c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f8e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f90:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f92:	20 e0       	ldi	r18, 0x00	; 0
    1f94:	30 e0       	ldi	r19, 0x00	; 0
    1f96:	40 e2       	ldi	r20, 0x20	; 32
    1f98:	51 e4       	ldi	r21, 0x41	; 65
    1f9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f9e:	dc 01       	movw	r26, r24
    1fa0:	cb 01       	movw	r24, r22
    1fa2:	bc 01       	movw	r22, r24
    1fa4:	cd 01       	movw	r24, r26
    1fa6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1faa:	dc 01       	movw	r26, r24
    1fac:	cb 01       	movw	r24, r22
    1fae:	9e 83       	std	Y+6, r25	; 0x06
    1fb0:	8d 83       	std	Y+5, r24	; 0x05
    1fb2:	0f c0       	rjmp	.+30     	; 0x1fd2 <LCD_sendCommand+0x3b4>
    1fb4:	88 ec       	ldi	r24, 0xC8	; 200
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	9c 83       	std	Y+4, r25	; 0x04
    1fba:	8b 83       	std	Y+3, r24	; 0x03
    1fbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fbe:	9c 81       	ldd	r25, Y+4	; 0x04
    1fc0:	01 97       	sbiw	r24, 0x01	; 1
    1fc2:	f1 f7       	brne	.-4      	; 0x1fc0 <LCD_sendCommand+0x3a2>
    1fc4:	9c 83       	std	Y+4, r25	; 0x04
    1fc6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fc8:	8d 81       	ldd	r24, Y+5	; 0x05
    1fca:	9e 81       	ldd	r25, Y+6	; 0x06
    1fcc:	01 97       	sbiw	r24, 0x01	; 1
    1fce:	9e 83       	std	Y+6, r25	; 0x06
    1fd0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fd2:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd4:	9e 81       	ldd	r25, Y+6	; 0x06
    1fd6:	00 97       	sbiw	r24, 0x00	; 0
    1fd8:	69 f7       	brne	.-38     	; 0x1fb4 <LCD_sendCommand+0x396>
    1fda:	14 c0       	rjmp	.+40     	; 0x2004 <LCD_sendCommand+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fdc:	6f 81       	ldd	r22, Y+7	; 0x07
    1fde:	78 85       	ldd	r23, Y+8	; 0x08
    1fe0:	89 85       	ldd	r24, Y+9	; 0x09
    1fe2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fe4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fe8:	dc 01       	movw	r26, r24
    1fea:	cb 01       	movw	r24, r22
    1fec:	9e 83       	std	Y+6, r25	; 0x06
    1fee:	8d 83       	std	Y+5, r24	; 0x05
    1ff0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ff2:	9e 81       	ldd	r25, Y+6	; 0x06
    1ff4:	9a 83       	std	Y+2, r25	; 0x02
    1ff6:	89 83       	std	Y+1, r24	; 0x01
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    1ffc:	01 97       	sbiw	r24, 0x01	; 1
    1ffe:	f1 f7       	brne	.-4      	; 0x1ffc <LCD_sendCommand+0x3de>
    2000:	9a 83       	std	Y+2, r25	; 0x02
    2002:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    2004:	e9 96       	adiw	r28, 0x39	; 57
    2006:	0f b6       	in	r0, 0x3f	; 63
    2008:	f8 94       	cli
    200a:	de bf       	out	0x3e, r29	; 62
    200c:	0f be       	out	0x3f, r0	; 63
    200e:	cd bf       	out	0x3d, r28	; 61
    2010:	cf 91       	pop	r28
    2012:	df 91       	pop	r29
    2014:	08 95       	ret

00002016 <LCD_displayCharacter>:

void LCD_displayCharacter(uint8 data)
{
    2016:	df 93       	push	r29
    2018:	cf 93       	push	r28
    201a:	cd b7       	in	r28, 0x3d	; 61
    201c:	de b7       	in	r29, 0x3e	; 62
    201e:	e9 97       	sbiw	r28, 0x39	; 57
    2020:	0f b6       	in	r0, 0x3f	; 63
    2022:	f8 94       	cli
    2024:	de bf       	out	0x3e, r29	; 62
    2026:	0f be       	out	0x3f, r0	; 63
    2028:	cd bf       	out	0x3d, r28	; 61
    202a:	89 af       	std	Y+57, r24	; 0x39
	SET_BIT(LCD_CTRL_PORT,RS); /* Data Mode RS=1 */
    202c:	a2 e3       	ldi	r26, 0x32	; 50
    202e:	b0 e0       	ldi	r27, 0x00	; 0
    2030:	e2 e3       	ldi	r30, 0x32	; 50
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	80 81       	ld	r24, Z
    2036:	80 61       	ori	r24, 0x10	; 16
    2038:	8c 93       	st	X, r24
	CLEAR_BIT(LCD_CTRL_PORT,RW); /* write data to LCD so RW=0 */
    203a:	a2 e3       	ldi	r26, 0x32	; 50
    203c:	b0 e0       	ldi	r27, 0x00	; 0
    203e:	e2 e3       	ldi	r30, 0x32	; 50
    2040:	f0 e0       	ldi	r31, 0x00	; 0
    2042:	80 81       	ld	r24, Z
    2044:	8f 7d       	andi	r24, 0xDF	; 223
    2046:	8c 93       	st	X, r24
    2048:	80 e0       	ldi	r24, 0x00	; 0
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	a0 e8       	ldi	r26, 0x80	; 128
    204e:	bf e3       	ldi	r27, 0x3F	; 63
    2050:	8d ab       	std	Y+53, r24	; 0x35
    2052:	9e ab       	std	Y+54, r25	; 0x36
    2054:	af ab       	std	Y+55, r26	; 0x37
    2056:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2058:	6d a9       	ldd	r22, Y+53	; 0x35
    205a:	7e a9       	ldd	r23, Y+54	; 0x36
    205c:	8f a9       	ldd	r24, Y+55	; 0x37
    205e:	98 ad       	ldd	r25, Y+56	; 0x38
    2060:	20 e0       	ldi	r18, 0x00	; 0
    2062:	30 e0       	ldi	r19, 0x00	; 0
    2064:	4a ef       	ldi	r20, 0xFA	; 250
    2066:	54 e4       	ldi	r21, 0x44	; 68
    2068:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    206c:	dc 01       	movw	r26, r24
    206e:	cb 01       	movw	r24, r22
    2070:	89 ab       	std	Y+49, r24	; 0x31
    2072:	9a ab       	std	Y+50, r25	; 0x32
    2074:	ab ab       	std	Y+51, r26	; 0x33
    2076:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2078:	69 a9       	ldd	r22, Y+49	; 0x31
    207a:	7a a9       	ldd	r23, Y+50	; 0x32
    207c:	8b a9       	ldd	r24, Y+51	; 0x33
    207e:	9c a9       	ldd	r25, Y+52	; 0x34
    2080:	20 e0       	ldi	r18, 0x00	; 0
    2082:	30 e0       	ldi	r19, 0x00	; 0
    2084:	40 e8       	ldi	r20, 0x80	; 128
    2086:	5f e3       	ldi	r21, 0x3F	; 63
    2088:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    208c:	88 23       	and	r24, r24
    208e:	2c f4       	brge	.+10     	; 0x209a <LCD_displayCharacter+0x84>
		__ticks = 1;
    2090:	81 e0       	ldi	r24, 0x01	; 1
    2092:	90 e0       	ldi	r25, 0x00	; 0
    2094:	98 ab       	std	Y+48, r25	; 0x30
    2096:	8f a7       	std	Y+47, r24	; 0x2f
    2098:	3f c0       	rjmp	.+126    	; 0x2118 <LCD_displayCharacter+0x102>
	else if (__tmp > 65535)
    209a:	69 a9       	ldd	r22, Y+49	; 0x31
    209c:	7a a9       	ldd	r23, Y+50	; 0x32
    209e:	8b a9       	ldd	r24, Y+51	; 0x33
    20a0:	9c a9       	ldd	r25, Y+52	; 0x34
    20a2:	20 e0       	ldi	r18, 0x00	; 0
    20a4:	3f ef       	ldi	r19, 0xFF	; 255
    20a6:	4f e7       	ldi	r20, 0x7F	; 127
    20a8:	57 e4       	ldi	r21, 0x47	; 71
    20aa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    20ae:	18 16       	cp	r1, r24
    20b0:	4c f5       	brge	.+82     	; 0x2104 <LCD_displayCharacter+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20b2:	6d a9       	ldd	r22, Y+53	; 0x35
    20b4:	7e a9       	ldd	r23, Y+54	; 0x36
    20b6:	8f a9       	ldd	r24, Y+55	; 0x37
    20b8:	98 ad       	ldd	r25, Y+56	; 0x38
    20ba:	20 e0       	ldi	r18, 0x00	; 0
    20bc:	30 e0       	ldi	r19, 0x00	; 0
    20be:	40 e2       	ldi	r20, 0x20	; 32
    20c0:	51 e4       	ldi	r21, 0x41	; 65
    20c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20c6:	dc 01       	movw	r26, r24
    20c8:	cb 01       	movw	r24, r22
    20ca:	bc 01       	movw	r22, r24
    20cc:	cd 01       	movw	r24, r26
    20ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20d2:	dc 01       	movw	r26, r24
    20d4:	cb 01       	movw	r24, r22
    20d6:	98 ab       	std	Y+48, r25	; 0x30
    20d8:	8f a7       	std	Y+47, r24	; 0x2f
    20da:	0f c0       	rjmp	.+30     	; 0x20fa <LCD_displayCharacter+0xe4>
    20dc:	88 ec       	ldi	r24, 0xC8	; 200
    20de:	90 e0       	ldi	r25, 0x00	; 0
    20e0:	9e a7       	std	Y+46, r25	; 0x2e
    20e2:	8d a7       	std	Y+45, r24	; 0x2d
    20e4:	8d a5       	ldd	r24, Y+45	; 0x2d
    20e6:	9e a5       	ldd	r25, Y+46	; 0x2e
    20e8:	01 97       	sbiw	r24, 0x01	; 1
    20ea:	f1 f7       	brne	.-4      	; 0x20e8 <LCD_displayCharacter+0xd2>
    20ec:	9e a7       	std	Y+46, r25	; 0x2e
    20ee:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20f0:	8f a5       	ldd	r24, Y+47	; 0x2f
    20f2:	98 a9       	ldd	r25, Y+48	; 0x30
    20f4:	01 97       	sbiw	r24, 0x01	; 1
    20f6:	98 ab       	std	Y+48, r25	; 0x30
    20f8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20fa:	8f a5       	ldd	r24, Y+47	; 0x2f
    20fc:	98 a9       	ldd	r25, Y+48	; 0x30
    20fe:	00 97       	sbiw	r24, 0x00	; 0
    2100:	69 f7       	brne	.-38     	; 0x20dc <LCD_displayCharacter+0xc6>
    2102:	14 c0       	rjmp	.+40     	; 0x212c <LCD_displayCharacter+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2104:	69 a9       	ldd	r22, Y+49	; 0x31
    2106:	7a a9       	ldd	r23, Y+50	; 0x32
    2108:	8b a9       	ldd	r24, Y+51	; 0x33
    210a:	9c a9       	ldd	r25, Y+52	; 0x34
    210c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2110:	dc 01       	movw	r26, r24
    2112:	cb 01       	movw	r24, r22
    2114:	98 ab       	std	Y+48, r25	; 0x30
    2116:	8f a7       	std	Y+47, r24	; 0x2f
    2118:	8f a5       	ldd	r24, Y+47	; 0x2f
    211a:	98 a9       	ldd	r25, Y+48	; 0x30
    211c:	9c a7       	std	Y+44, r25	; 0x2c
    211e:	8b a7       	std	Y+43, r24	; 0x2b
    2120:	8b a5       	ldd	r24, Y+43	; 0x2b
    2122:	9c a5       	ldd	r25, Y+44	; 0x2c
    2124:	01 97       	sbiw	r24, 0x01	; 1
    2126:	f1 f7       	brne	.-4      	; 0x2124 <LCD_displayCharacter+0x10e>
    2128:	9c a7       	std	Y+44, r25	; 0x2c
    212a:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
    212c:	a2 e3       	ldi	r26, 0x32	; 50
    212e:	b0 e0       	ldi	r27, 0x00	; 0
    2130:	e2 e3       	ldi	r30, 0x32	; 50
    2132:	f0 e0       	ldi	r31, 0x00	; 0
    2134:	80 81       	ld	r24, Z
    2136:	80 64       	ori	r24, 0x40	; 64
    2138:	8c 93       	st	X, r24
    213a:	80 e0       	ldi	r24, 0x00	; 0
    213c:	90 e0       	ldi	r25, 0x00	; 0
    213e:	a0 e8       	ldi	r26, 0x80	; 128
    2140:	bf e3       	ldi	r27, 0x3F	; 63
    2142:	8f a3       	std	Y+39, r24	; 0x27
    2144:	98 a7       	std	Y+40, r25	; 0x28
    2146:	a9 a7       	std	Y+41, r26	; 0x29
    2148:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    214a:	6f a1       	ldd	r22, Y+39	; 0x27
    214c:	78 a5       	ldd	r23, Y+40	; 0x28
    214e:	89 a5       	ldd	r24, Y+41	; 0x29
    2150:	9a a5       	ldd	r25, Y+42	; 0x2a
    2152:	20 e0       	ldi	r18, 0x00	; 0
    2154:	30 e0       	ldi	r19, 0x00	; 0
    2156:	4a ef       	ldi	r20, 0xFA	; 250
    2158:	54 e4       	ldi	r21, 0x44	; 68
    215a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    215e:	dc 01       	movw	r26, r24
    2160:	cb 01       	movw	r24, r22
    2162:	8b a3       	std	Y+35, r24	; 0x23
    2164:	9c a3       	std	Y+36, r25	; 0x24
    2166:	ad a3       	std	Y+37, r26	; 0x25
    2168:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    216a:	6b a1       	ldd	r22, Y+35	; 0x23
    216c:	7c a1       	ldd	r23, Y+36	; 0x24
    216e:	8d a1       	ldd	r24, Y+37	; 0x25
    2170:	9e a1       	ldd	r25, Y+38	; 0x26
    2172:	20 e0       	ldi	r18, 0x00	; 0
    2174:	30 e0       	ldi	r19, 0x00	; 0
    2176:	40 e8       	ldi	r20, 0x80	; 128
    2178:	5f e3       	ldi	r21, 0x3F	; 63
    217a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    217e:	88 23       	and	r24, r24
    2180:	2c f4       	brge	.+10     	; 0x218c <LCD_displayCharacter+0x176>
		__ticks = 1;
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	9a a3       	std	Y+34, r25	; 0x22
    2188:	89 a3       	std	Y+33, r24	; 0x21
    218a:	3f c0       	rjmp	.+126    	; 0x220a <LCD_displayCharacter+0x1f4>
	else if (__tmp > 65535)
    218c:	6b a1       	ldd	r22, Y+35	; 0x23
    218e:	7c a1       	ldd	r23, Y+36	; 0x24
    2190:	8d a1       	ldd	r24, Y+37	; 0x25
    2192:	9e a1       	ldd	r25, Y+38	; 0x26
    2194:	20 e0       	ldi	r18, 0x00	; 0
    2196:	3f ef       	ldi	r19, 0xFF	; 255
    2198:	4f e7       	ldi	r20, 0x7F	; 127
    219a:	57 e4       	ldi	r21, 0x47	; 71
    219c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    21a0:	18 16       	cp	r1, r24
    21a2:	4c f5       	brge	.+82     	; 0x21f6 <LCD_displayCharacter+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21a4:	6f a1       	ldd	r22, Y+39	; 0x27
    21a6:	78 a5       	ldd	r23, Y+40	; 0x28
    21a8:	89 a5       	ldd	r24, Y+41	; 0x29
    21aa:	9a a5       	ldd	r25, Y+42	; 0x2a
    21ac:	20 e0       	ldi	r18, 0x00	; 0
    21ae:	30 e0       	ldi	r19, 0x00	; 0
    21b0:	40 e2       	ldi	r20, 0x20	; 32
    21b2:	51 e4       	ldi	r21, 0x41	; 65
    21b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21b8:	dc 01       	movw	r26, r24
    21ba:	cb 01       	movw	r24, r22
    21bc:	bc 01       	movw	r22, r24
    21be:	cd 01       	movw	r24, r26
    21c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21c4:	dc 01       	movw	r26, r24
    21c6:	cb 01       	movw	r24, r22
    21c8:	9a a3       	std	Y+34, r25	; 0x22
    21ca:	89 a3       	std	Y+33, r24	; 0x21
    21cc:	0f c0       	rjmp	.+30     	; 0x21ec <LCD_displayCharacter+0x1d6>
    21ce:	88 ec       	ldi	r24, 0xC8	; 200
    21d0:	90 e0       	ldi	r25, 0x00	; 0
    21d2:	98 a3       	std	Y+32, r25	; 0x20
    21d4:	8f 8f       	std	Y+31, r24	; 0x1f
    21d6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    21d8:	98 a1       	ldd	r25, Y+32	; 0x20
    21da:	01 97       	sbiw	r24, 0x01	; 1
    21dc:	f1 f7       	brne	.-4      	; 0x21da <LCD_displayCharacter+0x1c4>
    21de:	98 a3       	std	Y+32, r25	; 0x20
    21e0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21e2:	89 a1       	ldd	r24, Y+33	; 0x21
    21e4:	9a a1       	ldd	r25, Y+34	; 0x22
    21e6:	01 97       	sbiw	r24, 0x01	; 1
    21e8:	9a a3       	std	Y+34, r25	; 0x22
    21ea:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21ec:	89 a1       	ldd	r24, Y+33	; 0x21
    21ee:	9a a1       	ldd	r25, Y+34	; 0x22
    21f0:	00 97       	sbiw	r24, 0x00	; 0
    21f2:	69 f7       	brne	.-38     	; 0x21ce <LCD_displayCharacter+0x1b8>
    21f4:	14 c0       	rjmp	.+40     	; 0x221e <LCD_displayCharacter+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21f6:	6b a1       	ldd	r22, Y+35	; 0x23
    21f8:	7c a1       	ldd	r23, Y+36	; 0x24
    21fa:	8d a1       	ldd	r24, Y+37	; 0x25
    21fc:	9e a1       	ldd	r25, Y+38	; 0x26
    21fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2202:	dc 01       	movw	r26, r24
    2204:	cb 01       	movw	r24, r22
    2206:	9a a3       	std	Y+34, r25	; 0x22
    2208:	89 a3       	std	Y+33, r24	; 0x21
    220a:	89 a1       	ldd	r24, Y+33	; 0x21
    220c:	9a a1       	ldd	r25, Y+34	; 0x22
    220e:	9e 8f       	std	Y+30, r25	; 0x1e
    2210:	8d 8f       	std	Y+29, r24	; 0x1d
    2212:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2214:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2216:	01 97       	sbiw	r24, 0x01	; 1
    2218:	f1 f7       	brne	.-4      	; 0x2216 <LCD_displayCharacter+0x200>
    221a:	9e 8f       	std	Y+30, r25	; 0x1e
    221c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	LCD_DATA_PORT = data; /* out the required data char to the data bus D0 --> D7 */
    221e:	e5 e3       	ldi	r30, 0x35	; 53
    2220:	f0 e0       	ldi	r31, 0x00	; 0
    2222:	89 ad       	ldd	r24, Y+57	; 0x39
    2224:	80 83       	st	Z, r24
    2226:	80 e0       	ldi	r24, 0x00	; 0
    2228:	90 e0       	ldi	r25, 0x00	; 0
    222a:	a0 e8       	ldi	r26, 0x80	; 128
    222c:	bf e3       	ldi	r27, 0x3F	; 63
    222e:	89 8f       	std	Y+25, r24	; 0x19
    2230:	9a 8f       	std	Y+26, r25	; 0x1a
    2232:	ab 8f       	std	Y+27, r26	; 0x1b
    2234:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2236:	69 8d       	ldd	r22, Y+25	; 0x19
    2238:	7a 8d       	ldd	r23, Y+26	; 0x1a
    223a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    223c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    223e:	20 e0       	ldi	r18, 0x00	; 0
    2240:	30 e0       	ldi	r19, 0x00	; 0
    2242:	4a ef       	ldi	r20, 0xFA	; 250
    2244:	54 e4       	ldi	r21, 0x44	; 68
    2246:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    224a:	dc 01       	movw	r26, r24
    224c:	cb 01       	movw	r24, r22
    224e:	8d 8b       	std	Y+21, r24	; 0x15
    2250:	9e 8b       	std	Y+22, r25	; 0x16
    2252:	af 8b       	std	Y+23, r26	; 0x17
    2254:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2256:	6d 89       	ldd	r22, Y+21	; 0x15
    2258:	7e 89       	ldd	r23, Y+22	; 0x16
    225a:	8f 89       	ldd	r24, Y+23	; 0x17
    225c:	98 8d       	ldd	r25, Y+24	; 0x18
    225e:	20 e0       	ldi	r18, 0x00	; 0
    2260:	30 e0       	ldi	r19, 0x00	; 0
    2262:	40 e8       	ldi	r20, 0x80	; 128
    2264:	5f e3       	ldi	r21, 0x3F	; 63
    2266:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    226a:	88 23       	and	r24, r24
    226c:	2c f4       	brge	.+10     	; 0x2278 <LCD_displayCharacter+0x262>
		__ticks = 1;
    226e:	81 e0       	ldi	r24, 0x01	; 1
    2270:	90 e0       	ldi	r25, 0x00	; 0
    2272:	9c 8b       	std	Y+20, r25	; 0x14
    2274:	8b 8b       	std	Y+19, r24	; 0x13
    2276:	3f c0       	rjmp	.+126    	; 0x22f6 <LCD_displayCharacter+0x2e0>
	else if (__tmp > 65535)
    2278:	6d 89       	ldd	r22, Y+21	; 0x15
    227a:	7e 89       	ldd	r23, Y+22	; 0x16
    227c:	8f 89       	ldd	r24, Y+23	; 0x17
    227e:	98 8d       	ldd	r25, Y+24	; 0x18
    2280:	20 e0       	ldi	r18, 0x00	; 0
    2282:	3f ef       	ldi	r19, 0xFF	; 255
    2284:	4f e7       	ldi	r20, 0x7F	; 127
    2286:	57 e4       	ldi	r21, 0x47	; 71
    2288:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    228c:	18 16       	cp	r1, r24
    228e:	4c f5       	brge	.+82     	; 0x22e2 <LCD_displayCharacter+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2290:	69 8d       	ldd	r22, Y+25	; 0x19
    2292:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2294:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2296:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2298:	20 e0       	ldi	r18, 0x00	; 0
    229a:	30 e0       	ldi	r19, 0x00	; 0
    229c:	40 e2       	ldi	r20, 0x20	; 32
    229e:	51 e4       	ldi	r21, 0x41	; 65
    22a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22a4:	dc 01       	movw	r26, r24
    22a6:	cb 01       	movw	r24, r22
    22a8:	bc 01       	movw	r22, r24
    22aa:	cd 01       	movw	r24, r26
    22ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22b0:	dc 01       	movw	r26, r24
    22b2:	cb 01       	movw	r24, r22
    22b4:	9c 8b       	std	Y+20, r25	; 0x14
    22b6:	8b 8b       	std	Y+19, r24	; 0x13
    22b8:	0f c0       	rjmp	.+30     	; 0x22d8 <LCD_displayCharacter+0x2c2>
    22ba:	88 ec       	ldi	r24, 0xC8	; 200
    22bc:	90 e0       	ldi	r25, 0x00	; 0
    22be:	9a 8b       	std	Y+18, r25	; 0x12
    22c0:	89 8b       	std	Y+17, r24	; 0x11
    22c2:	89 89       	ldd	r24, Y+17	; 0x11
    22c4:	9a 89       	ldd	r25, Y+18	; 0x12
    22c6:	01 97       	sbiw	r24, 0x01	; 1
    22c8:	f1 f7       	brne	.-4      	; 0x22c6 <LCD_displayCharacter+0x2b0>
    22ca:	9a 8b       	std	Y+18, r25	; 0x12
    22cc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22ce:	8b 89       	ldd	r24, Y+19	; 0x13
    22d0:	9c 89       	ldd	r25, Y+20	; 0x14
    22d2:	01 97       	sbiw	r24, 0x01	; 1
    22d4:	9c 8b       	std	Y+20, r25	; 0x14
    22d6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22d8:	8b 89       	ldd	r24, Y+19	; 0x13
    22da:	9c 89       	ldd	r25, Y+20	; 0x14
    22dc:	00 97       	sbiw	r24, 0x00	; 0
    22de:	69 f7       	brne	.-38     	; 0x22ba <LCD_displayCharacter+0x2a4>
    22e0:	14 c0       	rjmp	.+40     	; 0x230a <LCD_displayCharacter+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22e2:	6d 89       	ldd	r22, Y+21	; 0x15
    22e4:	7e 89       	ldd	r23, Y+22	; 0x16
    22e6:	8f 89       	ldd	r24, Y+23	; 0x17
    22e8:	98 8d       	ldd	r25, Y+24	; 0x18
    22ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22ee:	dc 01       	movw	r26, r24
    22f0:	cb 01       	movw	r24, r22
    22f2:	9c 8b       	std	Y+20, r25	; 0x14
    22f4:	8b 8b       	std	Y+19, r24	; 0x13
    22f6:	8b 89       	ldd	r24, Y+19	; 0x13
    22f8:	9c 89       	ldd	r25, Y+20	; 0x14
    22fa:	98 8b       	std	Y+16, r25	; 0x10
    22fc:	8f 87       	std	Y+15, r24	; 0x0f
    22fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    2300:	98 89       	ldd	r25, Y+16	; 0x10
    2302:	01 97       	sbiw	r24, 0x01	; 1
    2304:	f1 f7       	brne	.-4      	; 0x2302 <LCD_displayCharacter+0x2ec>
    2306:	98 8b       	std	Y+16, r25	; 0x10
    2308:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
    230a:	a2 e3       	ldi	r26, 0x32	; 50
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	e2 e3       	ldi	r30, 0x32	; 50
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	8f 7b       	andi	r24, 0xBF	; 191
    2316:	8c 93       	st	X, r24
    2318:	80 e0       	ldi	r24, 0x00	; 0
    231a:	90 e0       	ldi	r25, 0x00	; 0
    231c:	a0 e8       	ldi	r26, 0x80	; 128
    231e:	bf e3       	ldi	r27, 0x3F	; 63
    2320:	8b 87       	std	Y+11, r24	; 0x0b
    2322:	9c 87       	std	Y+12, r25	; 0x0c
    2324:	ad 87       	std	Y+13, r26	; 0x0d
    2326:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2328:	6b 85       	ldd	r22, Y+11	; 0x0b
    232a:	7c 85       	ldd	r23, Y+12	; 0x0c
    232c:	8d 85       	ldd	r24, Y+13	; 0x0d
    232e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2330:	20 e0       	ldi	r18, 0x00	; 0
    2332:	30 e0       	ldi	r19, 0x00	; 0
    2334:	4a ef       	ldi	r20, 0xFA	; 250
    2336:	54 e4       	ldi	r21, 0x44	; 68
    2338:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    233c:	dc 01       	movw	r26, r24
    233e:	cb 01       	movw	r24, r22
    2340:	8f 83       	std	Y+7, r24	; 0x07
    2342:	98 87       	std	Y+8, r25	; 0x08
    2344:	a9 87       	std	Y+9, r26	; 0x09
    2346:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2348:	6f 81       	ldd	r22, Y+7	; 0x07
    234a:	78 85       	ldd	r23, Y+8	; 0x08
    234c:	89 85       	ldd	r24, Y+9	; 0x09
    234e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2350:	20 e0       	ldi	r18, 0x00	; 0
    2352:	30 e0       	ldi	r19, 0x00	; 0
    2354:	40 e8       	ldi	r20, 0x80	; 128
    2356:	5f e3       	ldi	r21, 0x3F	; 63
    2358:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    235c:	88 23       	and	r24, r24
    235e:	2c f4       	brge	.+10     	; 0x236a <LCD_displayCharacter+0x354>
		__ticks = 1;
    2360:	81 e0       	ldi	r24, 0x01	; 1
    2362:	90 e0       	ldi	r25, 0x00	; 0
    2364:	9e 83       	std	Y+6, r25	; 0x06
    2366:	8d 83       	std	Y+5, r24	; 0x05
    2368:	3f c0       	rjmp	.+126    	; 0x23e8 <LCD_displayCharacter+0x3d2>
	else if (__tmp > 65535)
    236a:	6f 81       	ldd	r22, Y+7	; 0x07
    236c:	78 85       	ldd	r23, Y+8	; 0x08
    236e:	89 85       	ldd	r24, Y+9	; 0x09
    2370:	9a 85       	ldd	r25, Y+10	; 0x0a
    2372:	20 e0       	ldi	r18, 0x00	; 0
    2374:	3f ef       	ldi	r19, 0xFF	; 255
    2376:	4f e7       	ldi	r20, 0x7F	; 127
    2378:	57 e4       	ldi	r21, 0x47	; 71
    237a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    237e:	18 16       	cp	r1, r24
    2380:	4c f5       	brge	.+82     	; 0x23d4 <LCD_displayCharacter+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2382:	6b 85       	ldd	r22, Y+11	; 0x0b
    2384:	7c 85       	ldd	r23, Y+12	; 0x0c
    2386:	8d 85       	ldd	r24, Y+13	; 0x0d
    2388:	9e 85       	ldd	r25, Y+14	; 0x0e
    238a:	20 e0       	ldi	r18, 0x00	; 0
    238c:	30 e0       	ldi	r19, 0x00	; 0
    238e:	40 e2       	ldi	r20, 0x20	; 32
    2390:	51 e4       	ldi	r21, 0x41	; 65
    2392:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2396:	dc 01       	movw	r26, r24
    2398:	cb 01       	movw	r24, r22
    239a:	bc 01       	movw	r22, r24
    239c:	cd 01       	movw	r24, r26
    239e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23a2:	dc 01       	movw	r26, r24
    23a4:	cb 01       	movw	r24, r22
    23a6:	9e 83       	std	Y+6, r25	; 0x06
    23a8:	8d 83       	std	Y+5, r24	; 0x05
    23aa:	0f c0       	rjmp	.+30     	; 0x23ca <LCD_displayCharacter+0x3b4>
    23ac:	88 ec       	ldi	r24, 0xC8	; 200
    23ae:	90 e0       	ldi	r25, 0x00	; 0
    23b0:	9c 83       	std	Y+4, r25	; 0x04
    23b2:	8b 83       	std	Y+3, r24	; 0x03
    23b4:	8b 81       	ldd	r24, Y+3	; 0x03
    23b6:	9c 81       	ldd	r25, Y+4	; 0x04
    23b8:	01 97       	sbiw	r24, 0x01	; 1
    23ba:	f1 f7       	brne	.-4      	; 0x23b8 <LCD_displayCharacter+0x3a2>
    23bc:	9c 83       	std	Y+4, r25	; 0x04
    23be:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23c0:	8d 81       	ldd	r24, Y+5	; 0x05
    23c2:	9e 81       	ldd	r25, Y+6	; 0x06
    23c4:	01 97       	sbiw	r24, 0x01	; 1
    23c6:	9e 83       	std	Y+6, r25	; 0x06
    23c8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23ca:	8d 81       	ldd	r24, Y+5	; 0x05
    23cc:	9e 81       	ldd	r25, Y+6	; 0x06
    23ce:	00 97       	sbiw	r24, 0x00	; 0
    23d0:	69 f7       	brne	.-38     	; 0x23ac <LCD_displayCharacter+0x396>
    23d2:	14 c0       	rjmp	.+40     	; 0x23fc <LCD_displayCharacter+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23d4:	6f 81       	ldd	r22, Y+7	; 0x07
    23d6:	78 85       	ldd	r23, Y+8	; 0x08
    23d8:	89 85       	ldd	r24, Y+9	; 0x09
    23da:	9a 85       	ldd	r25, Y+10	; 0x0a
    23dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23e0:	dc 01       	movw	r26, r24
    23e2:	cb 01       	movw	r24, r22
    23e4:	9e 83       	std	Y+6, r25	; 0x06
    23e6:	8d 83       	std	Y+5, r24	; 0x05
    23e8:	8d 81       	ldd	r24, Y+5	; 0x05
    23ea:	9e 81       	ldd	r25, Y+6	; 0x06
    23ec:	9a 83       	std	Y+2, r25	; 0x02
    23ee:	89 83       	std	Y+1, r24	; 0x01
    23f0:	89 81       	ldd	r24, Y+1	; 0x01
    23f2:	9a 81       	ldd	r25, Y+2	; 0x02
    23f4:	01 97       	sbiw	r24, 0x01	; 1
    23f6:	f1 f7       	brne	.-4      	; 0x23f4 <LCD_displayCharacter+0x3de>
    23f8:	9a 83       	std	Y+2, r25	; 0x02
    23fa:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */	
}
    23fc:	e9 96       	adiw	r28, 0x39	; 57
    23fe:	0f b6       	in	r0, 0x3f	; 63
    2400:	f8 94       	cli
    2402:	de bf       	out	0x3e, r29	; 62
    2404:	0f be       	out	0x3f, r0	; 63
    2406:	cd bf       	out	0x3d, r28	; 61
    2408:	cf 91       	pop	r28
    240a:	df 91       	pop	r29
    240c:	08 95       	ret

0000240e <LCD_displayString>:

void LCD_displayString(const char *Str)
{
    240e:	df 93       	push	r29
    2410:	cf 93       	push	r28
    2412:	00 d0       	rcall	.+0      	; 0x2414 <LCD_displayString+0x6>
    2414:	0f 92       	push	r0
    2416:	cd b7       	in	r28, 0x3d	; 61
    2418:	de b7       	in	r29, 0x3e	; 62
    241a:	9b 83       	std	Y+3, r25	; 0x03
    241c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    241e:	19 82       	std	Y+1, r1	; 0x01
    2420:	0e c0       	rjmp	.+28     	; 0x243e <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_displayCharacter(Str[i]);
    2422:	89 81       	ldd	r24, Y+1	; 0x01
    2424:	28 2f       	mov	r18, r24
    2426:	30 e0       	ldi	r19, 0x00	; 0
    2428:	8a 81       	ldd	r24, Y+2	; 0x02
    242a:	9b 81       	ldd	r25, Y+3	; 0x03
    242c:	fc 01       	movw	r30, r24
    242e:	e2 0f       	add	r30, r18
    2430:	f3 1f       	adc	r31, r19
    2432:	80 81       	ld	r24, Z
    2434:	0e 94 0b 10 	call	0x2016	; 0x2016 <LCD_displayCharacter>
		i++;
    2438:	89 81       	ldd	r24, Y+1	; 0x01
    243a:	8f 5f       	subi	r24, 0xFF	; 255
    243c:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    243e:	89 81       	ldd	r24, Y+1	; 0x01
    2440:	28 2f       	mov	r18, r24
    2442:	30 e0       	ldi	r19, 0x00	; 0
    2444:	8a 81       	ldd	r24, Y+2	; 0x02
    2446:	9b 81       	ldd	r25, Y+3	; 0x03
    2448:	fc 01       	movw	r30, r24
    244a:	e2 0f       	add	r30, r18
    244c:	f3 1f       	adc	r31, r19
    244e:	80 81       	ld	r24, Z
    2450:	88 23       	and	r24, r24
    2452:	39 f7       	brne	.-50     	; 0x2422 <LCD_displayString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
    2454:	0f 90       	pop	r0
    2456:	0f 90       	pop	r0
    2458:	0f 90       	pop	r0
    245a:	cf 91       	pop	r28
    245c:	df 91       	pop	r29
    245e:	08 95       	ret

00002460 <LCD_goToRowColumn>:

void LCD_goToRowColumn(uint8 row,uint8 col)
{
    2460:	df 93       	push	r29
    2462:	cf 93       	push	r28
    2464:	00 d0       	rcall	.+0      	; 0x2466 <LCD_goToRowColumn+0x6>
    2466:	00 d0       	rcall	.+0      	; 0x2468 <LCD_goToRowColumn+0x8>
    2468:	0f 92       	push	r0
    246a:	cd b7       	in	r28, 0x3d	; 61
    246c:	de b7       	in	r29, 0x3e	; 62
    246e:	8a 83       	std	Y+2, r24	; 0x02
    2470:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Address;
	
	/* first of all calculate the required address */
	switch(row)
    2472:	8a 81       	ldd	r24, Y+2	; 0x02
    2474:	28 2f       	mov	r18, r24
    2476:	30 e0       	ldi	r19, 0x00	; 0
    2478:	3d 83       	std	Y+5, r19	; 0x05
    247a:	2c 83       	std	Y+4, r18	; 0x04
    247c:	8c 81       	ldd	r24, Y+4	; 0x04
    247e:	9d 81       	ldd	r25, Y+5	; 0x05
    2480:	81 30       	cpi	r24, 0x01	; 1
    2482:	91 05       	cpc	r25, r1
    2484:	c1 f0       	breq	.+48     	; 0x24b6 <LCD_goToRowColumn+0x56>
    2486:	2c 81       	ldd	r18, Y+4	; 0x04
    2488:	3d 81       	ldd	r19, Y+5	; 0x05
    248a:	22 30       	cpi	r18, 0x02	; 2
    248c:	31 05       	cpc	r19, r1
    248e:	2c f4       	brge	.+10     	; 0x249a <LCD_goToRowColumn+0x3a>
    2490:	8c 81       	ldd	r24, Y+4	; 0x04
    2492:	9d 81       	ldd	r25, Y+5	; 0x05
    2494:	00 97       	sbiw	r24, 0x00	; 0
    2496:	61 f0       	breq	.+24     	; 0x24b0 <LCD_goToRowColumn+0x50>
    2498:	19 c0       	rjmp	.+50     	; 0x24cc <LCD_goToRowColumn+0x6c>
    249a:	2c 81       	ldd	r18, Y+4	; 0x04
    249c:	3d 81       	ldd	r19, Y+5	; 0x05
    249e:	22 30       	cpi	r18, 0x02	; 2
    24a0:	31 05       	cpc	r19, r1
    24a2:	69 f0       	breq	.+26     	; 0x24be <LCD_goToRowColumn+0x5e>
    24a4:	8c 81       	ldd	r24, Y+4	; 0x04
    24a6:	9d 81       	ldd	r25, Y+5	; 0x05
    24a8:	83 30       	cpi	r24, 0x03	; 3
    24aa:	91 05       	cpc	r25, r1
    24ac:	61 f0       	breq	.+24     	; 0x24c6 <LCD_goToRowColumn+0x66>
    24ae:	0e c0       	rjmp	.+28     	; 0x24cc <LCD_goToRowColumn+0x6c>
	{
		case 0:
				Address=col;
    24b0:	8b 81       	ldd	r24, Y+3	; 0x03
    24b2:	89 83       	std	Y+1, r24	; 0x01
    24b4:	0b c0       	rjmp	.+22     	; 0x24cc <LCD_goToRowColumn+0x6c>
				break;
		case 1:
				Address=col+0x40;
    24b6:	8b 81       	ldd	r24, Y+3	; 0x03
    24b8:	80 5c       	subi	r24, 0xC0	; 192
    24ba:	89 83       	std	Y+1, r24	; 0x01
    24bc:	07 c0       	rjmp	.+14     	; 0x24cc <LCD_goToRowColumn+0x6c>
				break;
		case 2:
				Address=col+0x10;
    24be:	8b 81       	ldd	r24, Y+3	; 0x03
    24c0:	80 5f       	subi	r24, 0xF0	; 240
    24c2:	89 83       	std	Y+1, r24	; 0x01
    24c4:	03 c0       	rjmp	.+6      	; 0x24cc <LCD_goToRowColumn+0x6c>
				break;
		case 3:
				Address=col+0x50;
    24c6:	8b 81       	ldd	r24, Y+3	; 0x03
    24c8:	80 5b       	subi	r24, 0xB0	; 176
    24ca:	89 83       	std	Y+1, r24	; 0x01
				break;
	}					
	/* to write to a specific address in the LCD 
	 * we need to apply the corresponding command 0b10000000+Address */
	LCD_sendCommand(Address | SET_CURSOR_LOCATION); 
    24cc:	89 81       	ldd	r24, Y+1	; 0x01
    24ce:	80 68       	ori	r24, 0x80	; 128
    24d0:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_sendCommand>
}
    24d4:	0f 90       	pop	r0
    24d6:	0f 90       	pop	r0
    24d8:	0f 90       	pop	r0
    24da:	0f 90       	pop	r0
    24dc:	0f 90       	pop	r0
    24de:	cf 91       	pop	r28
    24e0:	df 91       	pop	r29
    24e2:	08 95       	ret

000024e4 <LCD_displayStringRowColumn>:

void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    24e4:	df 93       	push	r29
    24e6:	cf 93       	push	r28
    24e8:	00 d0       	rcall	.+0      	; 0x24ea <LCD_displayStringRowColumn+0x6>
    24ea:	00 d0       	rcall	.+0      	; 0x24ec <LCD_displayStringRowColumn+0x8>
    24ec:	cd b7       	in	r28, 0x3d	; 61
    24ee:	de b7       	in	r29, 0x3e	; 62
    24f0:	89 83       	std	Y+1, r24	; 0x01
    24f2:	6a 83       	std	Y+2, r22	; 0x02
    24f4:	5c 83       	std	Y+4, r21	; 0x04
    24f6:	4b 83       	std	Y+3, r20	; 0x03
	LCD_goToRowColumn(row,col); /* go to to the required LCD position */
    24f8:	89 81       	ldd	r24, Y+1	; 0x01
    24fa:	6a 81       	ldd	r22, Y+2	; 0x02
    24fc:	0e 94 30 12 	call	0x2460	; 0x2460 <LCD_goToRowColumn>
	LCD_displayString(Str); /* display the string */
    2500:	8b 81       	ldd	r24, Y+3	; 0x03
    2502:	9c 81       	ldd	r25, Y+4	; 0x04
    2504:	0e 94 07 12 	call	0x240e	; 0x240e <LCD_displayString>
}
    2508:	0f 90       	pop	r0
    250a:	0f 90       	pop	r0
    250c:	0f 90       	pop	r0
    250e:	0f 90       	pop	r0
    2510:	cf 91       	pop	r28
    2512:	df 91       	pop	r29
    2514:	08 95       	ret

00002516 <LCD_intgerToString>:

void LCD_intgerToString(int32 data)
{
    2516:	df 93       	push	r29
    2518:	cf 93       	push	r28
    251a:	cd b7       	in	r28, 0x3d	; 61
    251c:	de b7       	in	r29, 0x3e	; 62
    251e:	62 97       	sbiw	r28, 0x12	; 18
    2520:	0f b6       	in	r0, 0x3f	; 63
    2522:	f8 94       	cli
    2524:	de bf       	out	0x3e, r29	; 62
    2526:	0f be       	out	0x3f, r0	; 63
    2528:	cd bf       	out	0x3d, r28	; 61
    252a:	9a 8b       	std	Y+18, r25	; 0x12
    252c:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* 10 for decimal */
    252e:	89 89       	ldd	r24, Y+17	; 0x11
    2530:	9a 89       	ldd	r25, Y+18	; 0x12
    2532:	9e 01       	movw	r18, r28
    2534:	2f 5f       	subi	r18, 0xFF	; 255
    2536:	3f 4f       	sbci	r19, 0xFF	; 255
    2538:	b9 01       	movw	r22, r18
    253a:	4a e0       	ldi	r20, 0x0A	; 10
    253c:	50 e0       	ldi	r21, 0x00	; 0
    253e:	0e 94 0f 14 	call	0x281e	; 0x281e <itoa>
   LCD_displayString(buff);
    2542:	ce 01       	movw	r24, r28
    2544:	01 96       	adiw	r24, 0x01	; 1
    2546:	0e 94 07 12 	call	0x240e	; 0x240e <LCD_displayString>
}
    254a:	62 96       	adiw	r28, 0x12	; 18
    254c:	0f b6       	in	r0, 0x3f	; 63
    254e:	f8 94       	cli
    2550:	de bf       	out	0x3e, r29	; 62
    2552:	0f be       	out	0x3f, r0	; 63
    2554:	cd bf       	out	0x3d, r28	; 61
    2556:	cf 91       	pop	r28
    2558:	df 91       	pop	r29
    255a:	08 95       	ret

0000255c <LCD_clearScreen>:

void LCD_clearScreen(void)
{
    255c:	df 93       	push	r29
    255e:	cf 93       	push	r28
    2560:	cd b7       	in	r28, 0x3d	; 61
    2562:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(CLEAR_COMMAND); //clear display 
    2564:	81 e0       	ldi	r24, 0x01	; 1
    2566:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_sendCommand>
}
    256a:	cf 91       	pop	r28
    256c:	df 91       	pop	r29
    256e:	08 95       	ret

00002570 <main>:
/*#include "Timer.h"*/

volatile uint32 temp = 0;

int main(void)
{
    2570:	df 93       	push	r29
    2572:	cf 93       	push	r28
    2574:	cd b7       	in	r28, 0x3d	; 61
    2576:	de b7       	in	r29, 0x3e	; 62
	LCD_init(); /* initialize LCD driver */
    2578:	0e 94 f4 0d 	call	0x1be8	; 0x1be8 <LCD_init>
	ADC_Init(); /* initialize ADC driver */
    257c:	0e 94 5f 07 	call	0xebe	; 0xebe <ADC_Init>
	DIO_SetPinDirection(DIO_PIN8,OUTPUT);
    2580:	88 e0       	ldi	r24, 0x08	; 8
    2582:	61 e0       	ldi	r22, 0x01	; 1
    2584:	0e 94 bf 0c 	call	0x197e	; 0x197e <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PIN9,OUTPUT);
    2588:	89 e0       	ldi	r24, 0x09	; 9
    258a:	61 e0       	ldi	r22, 0x01	; 1
    258c:	0e 94 bf 0c 	call	0x197e	; 0x197e <DIO_SetPinDirection>
	DIO_WritePin(DIO_PIN8,HIGH);
    2590:	88 e0       	ldi	r24, 0x08	; 8
    2592:	61 e0       	ldi	r22, 0x01	; 1
    2594:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <DIO_WritePin>
	DIO_WritePin(DIO_PIN9,LOW);
    2598:	89 e0       	ldi	r24, 0x09	; 9
    259a:	60 e0       	ldi	r22, 0x00	; 0
    259c:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <DIO_WritePin>
	PWM_init();
    25a0:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <PWM_init>
	/*TIMER_init();*/
	LCD_displayString("Temp =");
    25a4:	80 e6       	ldi	r24, 0x60	; 96
    25a6:	90 e0       	ldi	r25, 0x00	; 0
    25a8:	0e 94 07 12 	call	0x240e	; 0x240e <LCD_displayString>
	LCD_goToRowColumn(0,12);
    25ac:	80 e0       	ldi	r24, 0x00	; 0
    25ae:	6c e0       	ldi	r22, 0x0C	; 12
    25b0:	0e 94 30 12 	call	0x2460	; 0x2460 <LCD_goToRowColumn>
	/* display character 'C' on the screen "Temp =   C" */
	LCD_displayCharacter('C');
    25b4:	83 e4       	ldi	r24, 0x43	; 67
    25b6:	0e 94 0b 10 	call	0x2016	; 0x2016 <LCD_displayCharacter>
	/*LCD_displayString("mv");*/
	SET_BIT(SREG,I);
    25ba:	af e5       	ldi	r26, 0x5F	; 95
    25bc:	b0 e0       	ldi	r27, 0x00	; 0
    25be:	ef e5       	ldi	r30, 0x5F	; 95
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	80 81       	ld	r24, Z
    25c4:	80 68       	ori	r24, 0x80	; 128
    25c6:	8c 93       	st	X, r24
	ADC_StartConversion();
    25c8:	0e 94 02 0b 	call	0x1604	; 0x1604 <ADC_StartConversion>
	while(1)
	{
		LCD_goToRowColumn(0,7); /* display the number every time at this position */
    25cc:	80 e0       	ldi	r24, 0x00	; 0
    25ce:	67 e0       	ldi	r22, 0x07	; 7
    25d0:	0e 94 30 12 	call	0x2460	; 0x2460 <LCD_goToRowColumn>
		temp= ((uint32)g_adcResult*150*5)/(1023*1.5); /* calculate the temp from the ADC value*/
    25d4:	80 91 76 01 	lds	r24, 0x0176
    25d8:	90 91 77 01 	lds	r25, 0x0177
    25dc:	a0 91 78 01 	lds	r26, 0x0178
    25e0:	b0 91 79 01 	lds	r27, 0x0179
    25e4:	2e ee       	ldi	r18, 0xEE	; 238
    25e6:	32 e0       	ldi	r19, 0x02	; 2
    25e8:	40 e0       	ldi	r20, 0x00	; 0
    25ea:	50 e0       	ldi	r21, 0x00	; 0
    25ec:	bc 01       	movw	r22, r24
    25ee:	cd 01       	movw	r24, r26
    25f0:	0e 94 92 13 	call	0x2724	; 0x2724 <__mulsi3>
    25f4:	dc 01       	movw	r26, r24
    25f6:	cb 01       	movw	r24, r22
    25f8:	bc 01       	movw	r22, r24
    25fa:	cd 01       	movw	r24, r26
    25fc:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2600:	dc 01       	movw	r26, r24
    2602:	cb 01       	movw	r24, r22
    2604:	bc 01       	movw	r22, r24
    2606:	cd 01       	movw	r24, r26
    2608:	20 e0       	ldi	r18, 0x00	; 0
    260a:	30 ed       	ldi	r19, 0xD0	; 208
    260c:	4f eb       	ldi	r20, 0xBF	; 191
    260e:	54 e4       	ldi	r21, 0x44	; 68
    2610:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2614:	dc 01       	movw	r26, r24
    2616:	cb 01       	movw	r24, r22
    2618:	bc 01       	movw	r22, r24
    261a:	cd 01       	movw	r24, r26
    261c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2620:	dc 01       	movw	r26, r24
    2622:	cb 01       	movw	r24, r22
    2624:	80 93 7a 01 	sts	0x017A, r24
    2628:	90 93 7b 01 	sts	0x017B, r25
    262c:	a0 93 7c 01 	sts	0x017C, r26
    2630:	b0 93 7d 01 	sts	0x017D, r27
		LCD_intgerToString(temp); /* display the temp on LCD screen */
    2634:	80 91 7a 01 	lds	r24, 0x017A
    2638:	90 91 7b 01 	lds	r25, 0x017B
    263c:	a0 91 7c 01 	lds	r26, 0x017C
    2640:	b0 91 7d 01 	lds	r27, 0x017D
    2644:	0e 94 8b 12 	call	0x2516	; 0x2516 <LCD_intgerToString>

		if(g_adcResult <= 30)
    2648:	80 91 76 01 	lds	r24, 0x0176
    264c:	90 91 77 01 	lds	r25, 0x0177
    2650:	a0 91 78 01 	lds	r26, 0x0178
    2654:	b0 91 79 01 	lds	r27, 0x0179
    2658:	8f 31       	cpi	r24, 0x1F	; 31
    265a:	91 05       	cpc	r25, r1
    265c:	a1 05       	cpc	r26, r1
    265e:	b1 05       	cpc	r27, r1
    2660:	20 f4       	brcc	.+8      	; 0x266a <main+0xfa>
		{
			PWM_duty(30);
    2662:	8e e1       	ldi	r24, 0x1E	; 30
    2664:	0e 94 6e 13 	call	0x26dc	; 0x26dc <PWM_duty>
    2668:	b1 cf       	rjmp	.-158    	; 0x25cc <main+0x5c>
		}
		else if(g_adcResult >= 30 && g_adcResult <= 100)
    266a:	80 91 76 01 	lds	r24, 0x0176
    266e:	90 91 77 01 	lds	r25, 0x0177
    2672:	a0 91 78 01 	lds	r26, 0x0178
    2676:	b0 91 79 01 	lds	r27, 0x0179
    267a:	8e 31       	cpi	r24, 0x1E	; 30
    267c:	91 05       	cpc	r25, r1
    267e:	a1 05       	cpc	r26, r1
    2680:	b1 05       	cpc	r27, r1
    2682:	08 f4       	brcc	.+2      	; 0x2686 <main+0x116>
    2684:	a3 cf       	rjmp	.-186    	; 0x25cc <main+0x5c>
    2686:	80 91 76 01 	lds	r24, 0x0176
    268a:	90 91 77 01 	lds	r25, 0x0177
    268e:	a0 91 78 01 	lds	r26, 0x0178
    2692:	b0 91 79 01 	lds	r27, 0x0179
    2696:	85 36       	cpi	r24, 0x65	; 101
    2698:	91 05       	cpc	r25, r1
    269a:	a1 05       	cpc	r26, r1
    269c:	b1 05       	cpc	r27, r1
    269e:	08 f0       	brcs	.+2      	; 0x26a2 <main+0x132>
    26a0:	95 cf       	rjmp	.-214    	; 0x25cc <main+0x5c>
		{
			PWM_duty(g_adcResult);
    26a2:	80 91 76 01 	lds	r24, 0x0176
    26a6:	90 91 77 01 	lds	r25, 0x0177
    26aa:	a0 91 78 01 	lds	r26, 0x0178
    26ae:	b0 91 79 01 	lds	r27, 0x0179
    26b2:	0e 94 6e 13 	call	0x26dc	; 0x26dc <PWM_duty>
    26b6:	8a cf       	rjmp	.-236    	; 0x25cc <main+0x5c>

000026b8 <PWM_init>:
#include"pwm.h"



void PWM_init(void)
{
    26b8:	df 93       	push	r29
    26ba:	cf 93       	push	r28
    26bc:	cd b7       	in	r28, 0x3d	; 61
    26be:	de b7       	in	r29, 0x3e	; 62
	PWM_TCNT2 = 0;
    26c0:	e4 e4       	ldi	r30, 0x44	; 68
    26c2:	f0 e0       	ldi	r31, 0x00	; 0
    26c4:	10 82       	st	Z, r1

	DIO_SetPinDirection(DIO_PIN31,OUTPUT);
    26c6:	8f e1       	ldi	r24, 0x1F	; 31
    26c8:	61 e0       	ldi	r22, 0x01	; 1
    26ca:	0e 94 bf 0c 	call	0x197e	; 0x197e <DIO_SetPinDirection>

	PWM_TCCR2 = (1<<PWM_WGM20) | (1<<PWM_WGM21) | (1<<PWM_COM21) | (1<<PWM_CS21);
    26ce:	e5 e4       	ldi	r30, 0x45	; 69
    26d0:	f0 e0       	ldi	r31, 0x00	; 0
    26d2:	8a e6       	ldi	r24, 0x6A	; 106
    26d4:	80 83       	st	Z, r24

}
    26d6:	cf 91       	pop	r28
    26d8:	df 91       	pop	r29
    26da:	08 95       	ret

000026dc <PWM_duty>:

void PWM_duty(uint8 duty)
{
    26dc:	df 93       	push	r29
    26de:	cf 93       	push	r28
    26e0:	0f 92       	push	r0
    26e2:	cd b7       	in	r28, 0x3d	; 61
    26e4:	de b7       	in	r29, 0x3e	; 62
    26e6:	89 83       	std	Y+1, r24	; 0x01
	PWM_OCR2=duty*255/100;
    26e8:	e3 e4       	ldi	r30, 0x43	; 67
    26ea:	f0 e0       	ldi	r31, 0x00	; 0
    26ec:	89 81       	ldd	r24, Y+1	; 0x01
    26ee:	48 2f       	mov	r20, r24
    26f0:	50 e0       	ldi	r21, 0x00	; 0
    26f2:	ca 01       	movw	r24, r20
    26f4:	9c 01       	movw	r18, r24
    26f6:	22 0f       	add	r18, r18
    26f8:	33 1f       	adc	r19, r19
    26fa:	c9 01       	movw	r24, r18
    26fc:	96 95       	lsr	r25
    26fe:	98 2f       	mov	r25, r24
    2700:	88 27       	eor	r24, r24
    2702:	97 95       	ror	r25
    2704:	87 95       	ror	r24
    2706:	82 1b       	sub	r24, r18
    2708:	93 0b       	sbc	r25, r19
    270a:	84 0f       	add	r24, r20
    270c:	95 1f       	adc	r25, r21
    270e:	24 e6       	ldi	r18, 0x64	; 100
    2710:	30 e0       	ldi	r19, 0x00	; 0
    2712:	b9 01       	movw	r22, r18
    2714:	0e 94 b1 13 	call	0x2762	; 0x2762 <__divmodhi4>
    2718:	cb 01       	movw	r24, r22
    271a:	80 83       	st	Z, r24
}
    271c:	0f 90       	pop	r0
    271e:	cf 91       	pop	r28
    2720:	df 91       	pop	r29
    2722:	08 95       	ret

00002724 <__mulsi3>:
    2724:	62 9f       	mul	r22, r18
    2726:	d0 01       	movw	r26, r0
    2728:	73 9f       	mul	r23, r19
    272a:	f0 01       	movw	r30, r0
    272c:	82 9f       	mul	r24, r18
    272e:	e0 0d       	add	r30, r0
    2730:	f1 1d       	adc	r31, r1
    2732:	64 9f       	mul	r22, r20
    2734:	e0 0d       	add	r30, r0
    2736:	f1 1d       	adc	r31, r1
    2738:	92 9f       	mul	r25, r18
    273a:	f0 0d       	add	r31, r0
    273c:	83 9f       	mul	r24, r19
    273e:	f0 0d       	add	r31, r0
    2740:	74 9f       	mul	r23, r20
    2742:	f0 0d       	add	r31, r0
    2744:	65 9f       	mul	r22, r21
    2746:	f0 0d       	add	r31, r0
    2748:	99 27       	eor	r25, r25
    274a:	72 9f       	mul	r23, r18
    274c:	b0 0d       	add	r27, r0
    274e:	e1 1d       	adc	r30, r1
    2750:	f9 1f       	adc	r31, r25
    2752:	63 9f       	mul	r22, r19
    2754:	b0 0d       	add	r27, r0
    2756:	e1 1d       	adc	r30, r1
    2758:	f9 1f       	adc	r31, r25
    275a:	bd 01       	movw	r22, r26
    275c:	cf 01       	movw	r24, r30
    275e:	11 24       	eor	r1, r1
    2760:	08 95       	ret

00002762 <__divmodhi4>:
    2762:	97 fb       	bst	r25, 7
    2764:	09 2e       	mov	r0, r25
    2766:	07 26       	eor	r0, r23
    2768:	0a d0       	rcall	.+20     	; 0x277e <__divmodhi4_neg1>
    276a:	77 fd       	sbrc	r23, 7
    276c:	04 d0       	rcall	.+8      	; 0x2776 <__divmodhi4_neg2>
    276e:	0c d0       	rcall	.+24     	; 0x2788 <__udivmodhi4>
    2770:	06 d0       	rcall	.+12     	; 0x277e <__divmodhi4_neg1>
    2772:	00 20       	and	r0, r0
    2774:	1a f4       	brpl	.+6      	; 0x277c <__divmodhi4_exit>

00002776 <__divmodhi4_neg2>:
    2776:	70 95       	com	r23
    2778:	61 95       	neg	r22
    277a:	7f 4f       	sbci	r23, 0xFF	; 255

0000277c <__divmodhi4_exit>:
    277c:	08 95       	ret

0000277e <__divmodhi4_neg1>:
    277e:	f6 f7       	brtc	.-4      	; 0x277c <__divmodhi4_exit>
    2780:	90 95       	com	r25
    2782:	81 95       	neg	r24
    2784:	9f 4f       	sbci	r25, 0xFF	; 255
    2786:	08 95       	ret

00002788 <__udivmodhi4>:
    2788:	aa 1b       	sub	r26, r26
    278a:	bb 1b       	sub	r27, r27
    278c:	51 e1       	ldi	r21, 0x11	; 17
    278e:	07 c0       	rjmp	.+14     	; 0x279e <__udivmodhi4_ep>

00002790 <__udivmodhi4_loop>:
    2790:	aa 1f       	adc	r26, r26
    2792:	bb 1f       	adc	r27, r27
    2794:	a6 17       	cp	r26, r22
    2796:	b7 07       	cpc	r27, r23
    2798:	10 f0       	brcs	.+4      	; 0x279e <__udivmodhi4_ep>
    279a:	a6 1b       	sub	r26, r22
    279c:	b7 0b       	sbc	r27, r23

0000279e <__udivmodhi4_ep>:
    279e:	88 1f       	adc	r24, r24
    27a0:	99 1f       	adc	r25, r25
    27a2:	5a 95       	dec	r21
    27a4:	a9 f7       	brne	.-22     	; 0x2790 <__udivmodhi4_loop>
    27a6:	80 95       	com	r24
    27a8:	90 95       	com	r25
    27aa:	bc 01       	movw	r22, r24
    27ac:	cd 01       	movw	r24, r26
    27ae:	08 95       	ret

000027b0 <__prologue_saves__>:
    27b0:	2f 92       	push	r2
    27b2:	3f 92       	push	r3
    27b4:	4f 92       	push	r4
    27b6:	5f 92       	push	r5
    27b8:	6f 92       	push	r6
    27ba:	7f 92       	push	r7
    27bc:	8f 92       	push	r8
    27be:	9f 92       	push	r9
    27c0:	af 92       	push	r10
    27c2:	bf 92       	push	r11
    27c4:	cf 92       	push	r12
    27c6:	df 92       	push	r13
    27c8:	ef 92       	push	r14
    27ca:	ff 92       	push	r15
    27cc:	0f 93       	push	r16
    27ce:	1f 93       	push	r17
    27d0:	cf 93       	push	r28
    27d2:	df 93       	push	r29
    27d4:	cd b7       	in	r28, 0x3d	; 61
    27d6:	de b7       	in	r29, 0x3e	; 62
    27d8:	ca 1b       	sub	r28, r26
    27da:	db 0b       	sbc	r29, r27
    27dc:	0f b6       	in	r0, 0x3f	; 63
    27de:	f8 94       	cli
    27e0:	de bf       	out	0x3e, r29	; 62
    27e2:	0f be       	out	0x3f, r0	; 63
    27e4:	cd bf       	out	0x3d, r28	; 61
    27e6:	09 94       	ijmp

000027e8 <__epilogue_restores__>:
    27e8:	2a 88       	ldd	r2, Y+18	; 0x12
    27ea:	39 88       	ldd	r3, Y+17	; 0x11
    27ec:	48 88       	ldd	r4, Y+16	; 0x10
    27ee:	5f 84       	ldd	r5, Y+15	; 0x0f
    27f0:	6e 84       	ldd	r6, Y+14	; 0x0e
    27f2:	7d 84       	ldd	r7, Y+13	; 0x0d
    27f4:	8c 84       	ldd	r8, Y+12	; 0x0c
    27f6:	9b 84       	ldd	r9, Y+11	; 0x0b
    27f8:	aa 84       	ldd	r10, Y+10	; 0x0a
    27fa:	b9 84       	ldd	r11, Y+9	; 0x09
    27fc:	c8 84       	ldd	r12, Y+8	; 0x08
    27fe:	df 80       	ldd	r13, Y+7	; 0x07
    2800:	ee 80       	ldd	r14, Y+6	; 0x06
    2802:	fd 80       	ldd	r15, Y+5	; 0x05
    2804:	0c 81       	ldd	r16, Y+4	; 0x04
    2806:	1b 81       	ldd	r17, Y+3	; 0x03
    2808:	aa 81       	ldd	r26, Y+2	; 0x02
    280a:	b9 81       	ldd	r27, Y+1	; 0x01
    280c:	ce 0f       	add	r28, r30
    280e:	d1 1d       	adc	r29, r1
    2810:	0f b6       	in	r0, 0x3f	; 63
    2812:	f8 94       	cli
    2814:	de bf       	out	0x3e, r29	; 62
    2816:	0f be       	out	0x3f, r0	; 63
    2818:	cd bf       	out	0x3d, r28	; 61
    281a:	ed 01       	movw	r28, r26
    281c:	08 95       	ret

0000281e <itoa>:
    281e:	fb 01       	movw	r30, r22
    2820:	9f 01       	movw	r18, r30
    2822:	e8 94       	clt
    2824:	42 30       	cpi	r20, 0x02	; 2
    2826:	c4 f0       	brlt	.+48     	; 0x2858 <itoa+0x3a>
    2828:	45 32       	cpi	r20, 0x25	; 37
    282a:	b4 f4       	brge	.+44     	; 0x2858 <itoa+0x3a>
    282c:	4a 30       	cpi	r20, 0x0A	; 10
    282e:	29 f4       	brne	.+10     	; 0x283a <itoa+0x1c>
    2830:	97 fb       	bst	r25, 7
    2832:	1e f4       	brtc	.+6      	; 0x283a <itoa+0x1c>
    2834:	90 95       	com	r25
    2836:	81 95       	neg	r24
    2838:	9f 4f       	sbci	r25, 0xFF	; 255
    283a:	64 2f       	mov	r22, r20
    283c:	77 27       	eor	r23, r23
    283e:	0e 94 c4 13 	call	0x2788	; 0x2788 <__udivmodhi4>
    2842:	80 5d       	subi	r24, 0xD0	; 208
    2844:	8a 33       	cpi	r24, 0x3A	; 58
    2846:	0c f0       	brlt	.+2      	; 0x284a <itoa+0x2c>
    2848:	89 5d       	subi	r24, 0xD9	; 217
    284a:	81 93       	st	Z+, r24
    284c:	cb 01       	movw	r24, r22
    284e:	00 97       	sbiw	r24, 0x00	; 0
    2850:	a1 f7       	brne	.-24     	; 0x283a <itoa+0x1c>
    2852:	16 f4       	brtc	.+4      	; 0x2858 <itoa+0x3a>
    2854:	5d e2       	ldi	r21, 0x2D	; 45
    2856:	51 93       	st	Z+, r21
    2858:	10 82       	st	Z, r1
    285a:	c9 01       	movw	r24, r18
    285c:	0c 94 30 14 	jmp	0x2860	; 0x2860 <strrev>

00002860 <strrev>:
    2860:	dc 01       	movw	r26, r24
    2862:	fc 01       	movw	r30, r24
    2864:	67 2f       	mov	r22, r23
    2866:	71 91       	ld	r23, Z+
    2868:	77 23       	and	r23, r23
    286a:	e1 f7       	brne	.-8      	; 0x2864 <strrev+0x4>
    286c:	32 97       	sbiw	r30, 0x02	; 2
    286e:	04 c0       	rjmp	.+8      	; 0x2878 <strrev+0x18>
    2870:	7c 91       	ld	r23, X
    2872:	6d 93       	st	X+, r22
    2874:	70 83       	st	Z, r23
    2876:	62 91       	ld	r22, -Z
    2878:	ae 17       	cp	r26, r30
    287a:	bf 07       	cpc	r27, r31
    287c:	c8 f3       	brcs	.-14     	; 0x2870 <strrev+0x10>
    287e:	08 95       	ret

00002880 <_exit>:
    2880:	f8 94       	cli

00002882 <__stop_program>:
    2882:	ff cf       	rjmp	.-2      	; 0x2882 <__stop_program>
