Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun  2 14:57:43 2022
| Host         : DESKTOP-7Q7BIQ1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MusicPLayerTop_timing_summary_routed.rpt -rpx MusicPLayerTop_timing_summary_routed.rpx -warn_on_violation
| Design       : MusicPLayerTop
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: AudioInterface_inst/IIS_inst/q_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: AudioInterface_inst/IIS_inst/q_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.113        0.000                      0                  335        0.140        0.000                      0                  335        3.000        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_DCM_PLL  {0.000 5.000}      10.000          100.000         
  clk_out2_DCM_PLL  {0.000 40.000}     80.000          12.500          
  clkfbout_DCM_PLL  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL        1.113        0.000                      0                  326        0.140        0.000                      0                  326        4.500        0.000                       0                   156  
  clk_out2_DCM_PLL       77.158        0.000                      0                    8        0.234        0.000                      0                    8       39.500        0.000                       0                    10  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DCM_PLL  clk_out1_DCM_PLL        6.929        0.000                      0                    1        0.263        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 3.148ns (35.763%)  route 5.654ns (64.237%))
  Logic Levels:           10  (LUT3=1 LUT5=8 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 8.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.710     4.616    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X5Y68          LUT5 (Prop_lut5_I2_O)        0.326     4.942 r  music_player_inst/note_player1/FreqROM/q[19]_i_2/O
                         net (fo=4, routed)           0.458     5.400    music_player_inst/note_player1/FreqROM/s13__3
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.320     5.720 r  music_player_inst/note_player1/FreqROM/q[21]_i_3/O
                         net (fo=2, routed)           0.457     6.177    music_player_inst/note_player1/dds1/diff1/s10__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.326     6.503 r  music_player_inst/note_player1/dds1/diff1/q[20]_i_1/O
                         net (fo=1, routed)           0.000     6.503    music_player_inst/note_player1/dds1/diff1/d1[20]
    SLICE_X4Y67          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.888     8.090    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X4Y67          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[20]/C
                         clock pessimism             -0.427     7.663    
                         clock uncertainty           -0.077     7.586    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.031     7.617    music_player_inst/note_player1/dds1/diff1/q_reg[20]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 3.148ns (36.173%)  route 5.555ns (63.827%))
  Logic Levels:           10  (LUT3=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.710     4.616    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X5Y68          LUT5 (Prop_lut5_I2_O)        0.326     4.942 r  music_player_inst/note_player1/FreqROM/q[19]_i_2/O
                         net (fo=4, routed)           0.458     5.400    music_player_inst/note_player1/FreqROM/s13__3
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.320     5.720 r  music_player_inst/note_player1/FreqROM/q[21]_i_3/O
                         net (fo=2, routed)           0.357     6.077    music_player_inst/note_player1/dds1/diff1/s10__3
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     6.403 r  music_player_inst/note_player1/dds1/diff1/q[21]_i_2/O
                         net (fo=1, routed)           0.000     6.403    music_player_inst/note_player1/dds1/diff1/d1[21]
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.886     8.088    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[21]/C
                         clock pessimism             -0.427     7.661    
                         clock uncertainty           -0.077     7.584    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)        0.031     7.615    music_player_inst/note_player1/dds1/diff1/q_reg[21]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 2.828ns (33.097%)  route 5.716ns (66.903%))
  Logic Levels:           9  (LUT5=8 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.710     4.616    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X5Y68          LUT5 (Prop_lut5_I2_O)        0.326     4.942 r  music_player_inst/note_player1/FreqROM/q[19]_i_2/O
                         net (fo=4, routed)           0.458     5.400    music_player_inst/note_player1/FreqROM/s13__3
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.326     5.726 r  music_player_inst/note_player1/FreqROM/q[18]_i_1/O
                         net (fo=1, routed)           0.519     6.245    music_player_inst/note_player1/dds1/diff1/D[15]
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.886     8.088    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[18]/C
                         clock pessimism             -0.427     7.661    
                         clock uncertainty           -0.077     7.584    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)       -0.043     7.541    music_player_inst/note_player1/dds1/diff1/q_reg[18]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 2.828ns (35.204%)  route 5.205ns (64.796%))
  Logic Levels:           9  (LUT5=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.710     4.616    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X5Y68          LUT5 (Prop_lut5_I2_O)        0.326     4.942 r  music_player_inst/note_player1/FreqROM/q[19]_i_2/O
                         net (fo=4, routed)           0.467     5.408    music_player_inst/note_player1/dds1/diff1/s13__3
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.734 r  music_player_inst/note_player1/dds1/diff1/q[19]_i_1/O
                         net (fo=1, routed)           0.000     5.734    music_player_inst/note_player1/dds1/diff1/d1[19]
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.886     8.088    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[19]/C
                         clock pessimism             -0.427     7.661    
                         clock uncertainty           -0.077     7.584    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)        0.032     7.616    music_player_inst/note_player1/dds1/diff1/q_reg[19]
  -------------------------------------------------------------------
                         required time                          7.616    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.508ns (32.123%)  route 5.300ns (67.877%))
  Logic Levels:           8  (LUT5=7 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.710     4.616    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X5Y68          LUT5 (Prop_lut5_I3_O)        0.332     4.948 r  music_player_inst/note_player1/FreqROM/q[16]_i_1/O
                         net (fo=1, routed)           0.561     5.508    music_player_inst/note_player1/dds1/diff1/D[13]
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.886     8.088    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[16]/C
                         clock pessimism             -0.427     7.661    
                         clock uncertainty           -0.077     7.584    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)       -0.062     7.522    music_player_inst/note_player1/dds1/diff1/q_reg[16]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.828ns (36.484%)  route 4.923ns (63.516%))
  Logic Levels:           9  (LUT3=1 LUT5=7 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.710     4.616    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X5Y68          LUT5 (Prop_lut5_I2_O)        0.326     4.942 r  music_player_inst/note_player1/FreqROM/q[19]_i_2/O
                         net (fo=4, routed)           0.185     5.126    music_player_inst/note_player1/FreqROM/s13__3
    SLICE_X5Y68          LUT3 (Prop_lut3_I2_O)        0.326     5.452 r  music_player_inst/note_player1/FreqROM/q[17]_i_1/O
                         net (fo=1, routed)           0.000     5.452    music_player_inst/note_player1/dds1/diff1/D[14]
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.886     8.088    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[17]/C
                         clock pessimism             -0.427     7.661    
                         clock uncertainty           -0.077     7.584    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)        0.031     7.615    music_player_inst/note_player1/dds1/diff1/q_reg[17]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 music_player_inst/song_reader1/song_rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 4.444ns (62.972%)  route 2.613ns (37.028%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 8.015 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.977    -2.337    music_player_inst/song_reader1/song_rom1/CLK
    RAMB18_X0Y26         RAMB18E1                                     r  music_player_inst/song_reader1/song_rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.117 r  music_player_inst/song_reader1/song_rom1/dout_reg/DOADO[1]
                         net (fo=13, routed)          1.235     1.353    music_player_inst/song_reader1/song_rom1/DOADO[1]
    SLICE_X9Y64          LUT5 (Prop_lut5_I2_O)        0.154     1.507 f  music_player_inst/song_reader1/song_rom1/done0_carry_i_5/O
                         net (fo=1, routed)           0.522     2.029    music_player_inst/song_reader1/song_rom1/done0_carry_i_5_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.327     2.356 r  music_player_inst/song_reader1/song_rom1/done0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.356    music_player_inst/note_player1/song_timer/S[0]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.889 r  music_player_inst/note_player1/song_timer/done0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.889    music_player_inst/note_player1/song_timer/done0_carry_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.006 r  music_player_inst/note_player1/song_timer/done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.006    music_player_inst/note_player1/song_timer/done0_carry__0_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.235 r  music_player_inst/note_player1/song_timer/done0_carry__1/CO[2]
                         net (fo=2, routed)           0.560     3.795    music_player_inst/simul1/dffre1/CO[0]
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.304     4.099 r  music_player_inst/simul1/dffre1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.296     4.395    music_player_inst/note_player1/timer_done
    SLICE_X9Y64          LUT6 (Prop_lut6_I4_O)        0.326     4.721 r  music_player_inst/note_player1/__2/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     4.721    music_player_inst/note_player1/__2/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y64          FDRE                                         r  music_player_inst/note_player1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.813     8.015    music_player_inst/note_player1/CLK
    SLICE_X9Y64          FDRE                                         r  music_player_inst/note_player1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.413     7.602    
                         clock uncertainty           -0.077     7.525    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)        0.031     7.556    music_player_inst/note_player1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.508ns (35.830%)  route 4.492ns (64.170%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         2.014    -2.299    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -1.843 r  music_player_inst/note_player1/dds1/diff1/q_reg[0]/Q
                         net (fo=4, routed)           0.829    -1.014    music_player_inst/note_player1/FreqROM/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124    -0.890 r  music_player_inst/note_player1/FreqROM/q[4]_i_2__0/O
                         net (fo=3, routed)           0.482    -0.408    music_player_inst/note_player1/FreqROM/dds1/adder/s55__3
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.119    -0.289 r  music_player_inst/note_player1/FreqROM/q[6]_i_2__0/O
                         net (fo=3, routed)           0.426     0.137    music_player_inst/note_player1/FreqROM/dds1/adder/s49__3
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.326     0.463 r  music_player_inst/note_player1/FreqROM/q[8]_i_2/O
                         net (fo=3, routed)           0.629     1.092    music_player_inst/note_player1/FreqROM/dds1/adder/s43__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.326     1.418 r  music_player_inst/note_player1/FreqROM/q[10]_i_2__0/O
                         net (fo=3, routed)           0.463     1.881    music_player_inst/note_player1/FreqROM/dds1/adder/s37__3
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.150     2.031 r  music_player_inst/note_player1/FreqROM/q[12]_i_2/O
                         net (fo=3, routed)           0.609     2.640    music_player_inst/note_player1/FreqROM/dds1/adder/s31__3
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.354     2.994 r  music_player_inst/note_player1/FreqROM/q[14]_i_2/O
                         net (fo=3, routed)           0.590     3.584    music_player_inst/note_player1/FreqROM/dds1/adder/s25__3
    SLICE_X4Y67          LUT5 (Prop_lut5_I2_O)        0.321     3.905 r  music_player_inst/note_player1/FreqROM/q[16]_i_2/O
                         net (fo=3, routed)           0.463     4.369    music_player_inst/note_player1/FreqROM/dds1/adder/s19__3
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.332     4.701 r  music_player_inst/note_player1/FreqROM/q[15]_i_1/O
                         net (fo=1, routed)           0.000     4.701    music_player_inst/note_player1/dds1/diff1/D[12]
    SLICE_X6Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.886     8.088    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X6Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[15]/C
                         clock pessimism             -0.427     7.661    
                         clock uncertainty           -0.077     7.584    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.077     7.661    music_player_inst/note_player1/dds1/diff1/q_reg[15]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 music_player_inst/simul1/dffre1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/c1/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.580ns (8.320%)  route 6.391ns (91.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 8.012 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.639    -2.674    music_player_inst/simul1/dffre1/CLK
    SLICE_X82Y141        FDRE                                         r  music_player_inst/simul1/dffre1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.456    -2.218 r  music_player_inst/simul1/dffre1/q_reg[0]/Q
                         net (fo=6, routed)           5.549     3.331    music_player_inst/simul1/dffre1/q_reg[0]_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124     3.455 r  music_player_inst/simul1/dffre1/q[10]_i_1/O
                         net (fo=27, routed)          0.842     4.297    music_player_inst/c1/ready
    SLICE_X14Y67         FDRE                                         r  music_player_inst/c1/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.810     8.012    music_player_inst/c1/CLK
    SLICE_X14Y67         FDRE                                         r  music_player_inst/c1/q_reg[1]/C
                         clock pessimism             -0.507     7.505    
                         clock uncertainty           -0.077     7.427    
    SLICE_X14Y67         FDRE (Setup_fdre_C_CE)      -0.169     7.258    music_player_inst/c1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 music_player_inst/simul1/dffre1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/c1/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.580ns (8.320%)  route 6.391ns (91.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 8.012 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.639    -2.674    music_player_inst/simul1/dffre1/CLK
    SLICE_X82Y141        FDRE                                         r  music_player_inst/simul1/dffre1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.456    -2.218 r  music_player_inst/simul1/dffre1/q_reg[0]/Q
                         net (fo=6, routed)           5.549     3.331    music_player_inst/simul1/dffre1/q_reg[0]_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124     3.455 r  music_player_inst/simul1/dffre1/q[10]_i_1/O
                         net (fo=27, routed)          0.842     4.297    music_player_inst/c1/ready
    SLICE_X14Y67         FDRE                                         r  music_player_inst/c1/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.810     8.012    music_player_inst/c1/CLK
    SLICE_X14Y67         FDRE                                         r  music_player_inst/c1/q_reg[2]/C
                         clock pessimism             -0.507     7.505    
                         clock uncertainty           -0.077     7.427    
    SLICE_X14Y67         FDRE (Setup_fdre_C_CE)      -0.169     7.258    music_player_inst/c1/q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/FreqROM/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.715    -0.520    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X3Y69          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  music_player_inst/note_player1/FreqROM/dout_reg[10]/Q
                         net (fo=2, routed)           0.087    -0.291    music_player_inst/note_player1/FreqROM/k[10]
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.246 r  music_player_inst/note_player1/FreqROM/q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    music_player_inst/note_player1/dds1/diff1/D[7]
    SLICE_X2Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.990    -0.290    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X2Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[10]/C
                         clock pessimism             -0.216    -0.507    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.120    -0.387    music_player_inst/note_player1/dds1/diff1/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/FreqROM/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.715    -0.520    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X3Y69          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  music_player_inst/note_player1/FreqROM/dout_reg[9]/Q
                         net (fo=3, routed)           0.091    -0.287    music_player_inst/note_player1/FreqROM/k[9]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.045    -0.242 r  music_player_inst/note_player1/FreqROM/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.242    music_player_inst/note_player1/dds1/diff1/D[6]
    SLICE_X2Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.990    -0.290    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X2Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[9]/C
                         clock pessimism             -0.216    -0.507    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121    -0.386    music_player_inst/note_player1/dds1/diff1/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 music_player_inst/song_reader1/ads_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/song_reader1/song_rom1/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.330%)  route 0.233ns (58.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.689    -0.546    music_player_inst/song_reader1/ads_counter/CLK
    SLICE_X8Y63          FDRE                                         r  music_player_inst/song_reader1/ads_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  music_player_inst/song_reader1/ads_counter/q_reg[4]/Q
                         net (fo=4, routed)           0.233    -0.149    music_player_inst/song_reader1/song_rom1/ADDRARDADDR[3]
    RAMB18_X0Y26         RAMB18E1                                     r  music_player_inst/song_reader1/song_rom1/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.003    -0.277    music_player_inst/song_reader1/song_rom1/CLK
    RAMB18_X0Y26         RAMB18E1                                     r  music_player_inst/song_reader1/song_rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.492    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.309    music_player_inst/song_reader1/song_rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/FreqROM/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.359%)  route 0.133ns (41.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.717    -0.518    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X3Y67          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  music_player_inst/note_player1/FreqROM/dout_reg[18]/Q
                         net (fo=4, routed)           0.133    -0.244    music_player_inst/note_player1/dds1/diff1/dout_reg[18][4]
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  music_player_inst/note_player1/dds1/diff1/q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    music_player_inst/note_player1/dds1/diff1/d1[19]
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.989    -0.291    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X5Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[19]/C
                         clock pessimism             -0.192    -0.484    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.092    -0.392    music_player_inst/note_player1/dds1/diff1/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/FreqROM/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.810%)  route 0.120ns (39.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.716    -0.519    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X1Y68          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player_inst/note_player1/FreqROM/dout_reg[0]/Q
                         net (fo=4, routed)           0.120    -0.258    music_player_inst/note_player1/dds1/diff1/dout_reg[18][0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045    -0.213 r  music_player_inst/note_player1/dds1/diff1/q[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.213    music_player_inst/note_player1/dds1/diff1/adder/s03_out
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.991    -0.289    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y68          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[2]/C
                         clock pessimism             -0.216    -0.506    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.092    -0.414    music_player_inst/note_player1/dds1/diff1/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/FreqROM/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.318%)  route 0.150ns (44.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.715    -0.520    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X3Y69          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  music_player_inst/note_player1/FreqROM/dout_reg[7]/Q
                         net (fo=3, routed)           0.150    -0.228    music_player_inst/note_player1/FreqROM/k[7]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.045    -0.183 r  music_player_inst/note_player1/FreqROM/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    music_player_inst/note_player1/dds1/diff1/D[4]
    SLICE_X2Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.990    -0.290    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X2Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[7]/C
                         clock pessimism             -0.216    -0.507    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121    -0.386    music_player_inst/note_player1/dds1/diff1/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/dload/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/FreqROM/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.774%)  route 0.130ns (41.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.714    -0.521    music_player_inst/note_player1/dload/CLK
    SLICE_X5Y67          FDRE                                         r  music_player_inst/note_player1/dload/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  music_player_inst/note_player1/dload/q_reg[3]/Q
                         net (fo=19, routed)          0.130    -0.249    music_player_inst/note_player1/dload/q_reg_n_0_[3]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.045    -0.204 r  music_player_inst/note_player1/dload/g0_b14/O
                         net (fo=1, routed)           0.000    -0.204    music_player_inst/note_player1/FreqROM/out[14]
    SLICE_X4Y68          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.989    -0.291    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X4Y68          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[14]/C
                         clock pessimism             -0.216    -0.508    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.092    -0.416    music_player_inst/note_player1/FreqROM/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/FreqROM/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/dds1/diff1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.723%)  route 0.131ns (41.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.715    -0.520    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X1Y69          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  music_player_inst/note_player1/FreqROM/dout_reg[5]/Q
                         net (fo=3, routed)           0.131    -0.248    music_player_inst/note_player1/FreqROM/k[5]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  music_player_inst/note_player1/FreqROM/q[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.203    music_player_inst/note_player1/dds1/diff1/D[2]
    SLICE_X0Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.990    -0.290    music_player_inst/note_player1/dds1/diff1/CLK
    SLICE_X0Y69          FDRE                                         r  music_player_inst/note_player1/dds1/diff1/q_reg[5]/C
                         clock pessimism             -0.216    -0.507    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092    -0.415    music_player_inst/note_player1/dds1/diff1/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 music_player_inst/song_reader1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/song_reader1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.576%)  route 0.126ns (40.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.716    -0.519    music_player_inst/song_reader1/CLK
    SLICE_X7Y64          FDRE                                         r  music_player_inst/song_reader1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  music_player_inst/song_reader1/state_reg[0]/Q
                         net (fo=4, routed)           0.126    -0.251    music_player_inst/song_reader1/state_reg[1]_0[0]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.206 r  music_player_inst/song_reader1/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    music_player_inst/song_reader1/nextstate_0[0]
    SLICE_X7Y64          FDRE                                         r  music_player_inst/song_reader1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.993    -0.287    music_player_inst/song_reader1/CLK
    SLICE_X7Y64          FDRE                                         r  music_player_inst/song_reader1/state_reg[0]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.091    -0.428    music_player_inst/song_reader1/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 music_player_inst/note_player1/dload/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player_inst/note_player1/FreqROM/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.714    -0.521    music_player_inst/note_player1/dload/CLK
    SLICE_X5Y67          FDRE                                         r  music_player_inst/note_player1/dload/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  music_player_inst/note_player1/dload/q_reg[1]/Q
                         net (fo=19, routed)          0.145    -0.234    music_player_inst/note_player1/dload/q_reg_n_0_[1]
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  music_player_inst/note_player1/dload/g0_b15/O
                         net (fo=1, routed)           0.000    -0.189    music_player_inst/note_player1/FreqROM/out[15]
    SLICE_X4Y68          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.989    -0.291    music_player_inst/note_player1/FreqROM/CLK
    SLICE_X4Y68          FDRE                                         r  music_player_inst/note_player1/FreqROM/dout_reg[15]/C
                         clock pessimism             -0.216    -0.508    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.092    -0.416    music_player_inst/note_player1/FreqROM/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    music_player_inst/note_player1/dds1/sinerom1/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    music_player_inst/song_reader1/song_rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   DCM_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y65     music_player_inst/mcu1/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y64     music_player_inst/mcu1/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y64     music_player_inst/note_player1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y64     music_player_inst/note_player1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y68     music_player_inst/note_player1/FreqROM/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y69     music_player_inst/note_player1/FreqROM/dout_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y64     music_player_inst/mcu1/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y69     music_player_inst/note_player1/FreqROM/dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y69     music_player_inst/note_player1/FreqROM/dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y69     music_player_inst/note_player1/FreqROM/dout_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64    music_player_inst/note_player1/song_timer/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64    music_player_inst/note_player1/song_timer/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y141   music_player_inst/simul1/dffre1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y66     music_player_inst/simul1/dffre2/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64     music_player_inst/song_reader1/song_rom1/music_player_inst/song_reader1/song_rom1/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64     music_player_inst/song_reader1/song_rom1/music_player_inst/song_reader1/song_rom1/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y65     music_player_inst/mcu1/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y64     music_player_inst/mcu1/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68     music_player_inst/note_player1/FreqROM/dout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y69     music_player_inst/note_player1/FreqROM/dout_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y69     music_player_inst/note_player1/FreqROM/dout_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y69     music_player_inst/note_player1/FreqROM/dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y69     music_player_inst/note_player1/FreqROM/dout_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y69     music_player_inst/note_player1/FreqROM/dout_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67     music_player_inst/note_player1/FreqROM/dout_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y68     music_player_inst/note_player1/FreqROM/dout_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       77.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.158ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.580ns (21.015%)  route 2.180ns (78.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 77.720 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639    -2.674    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456    -2.218 r  AudioInterface_inst/IIS_inst/q_reg[3]/Q
                         net (fo=6, routed)           2.180    -0.038    AudioInterface_inst/IIS_inst/BitCount[1]
    SLICE_X82Y142        LUT4 (Prop_lut4_I3_O)        0.124     0.086 r  AudioInterface_inst/IIS_inst/q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.086    AudioInterface_inst/IIS_inst/p_0_in[3]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.518    77.720    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[3]/C
                         clock pessimism             -0.394    77.326    
                         clock uncertainty           -0.111    77.215    
    SLICE_X82Y142        FDRE (Setup_fdre_C_D)        0.029    77.244    AudioInterface_inst/IIS_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                         77.244    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                 77.158    

Slack (MET) :             77.178ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.606ns (21.752%)  route 2.180ns (78.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 77.720 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639    -2.674    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456    -2.218 r  AudioInterface_inst/IIS_inst/q_reg[3]/Q
                         net (fo=6, routed)           2.180    -0.038    AudioInterface_inst/IIS_inst/BitCount[1]
    SLICE_X82Y142        LUT5 (Prop_lut5_I3_O)        0.150     0.112 r  AudioInterface_inst/IIS_inst/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.112    AudioInterface_inst/IIS_inst/p_0_in[4]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.518    77.720    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[4]/C
                         clock pessimism             -0.394    77.326    
                         clock uncertainty           -0.111    77.215    
    SLICE_X82Y142        FDRE (Setup_fdre_C_D)        0.075    77.290    AudioInterface_inst/IIS_inst/q_reg[4]
  -------------------------------------------------------------------
                         required time                         77.290    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 77.178    

Slack (MET) :             77.619ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.743ns (31.686%)  route 1.602ns (68.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 77.720 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639    -2.674    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.419    -2.255 r  AudioInterface_inst/IIS_inst/q_reg[7]/Q
                         net (fo=3, routed)           1.602    -0.653    AudioInterface_inst/IIS_inst/Q[1]
    SLICE_X82Y142        LUT3 (Prop_lut3_I2_O)        0.324    -0.329 r  AudioInterface_inst/IIS_inst/q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    AudioInterface_inst/IIS_inst/p_0_in[7]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.518    77.720    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[7]/C
                         clock pessimism             -0.394    77.326    
                         clock uncertainty           -0.111    77.215    
    SLICE_X82Y142        FDRE (Setup_fdre_C_D)        0.075    77.290    AudioInterface_inst/IIS_inst/q_reg[7]
  -------------------------------------------------------------------
                         required time                         77.290    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                 77.619    

Slack (MET) :             77.674ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.704ns (31.711%)  route 1.516ns (68.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 77.720 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.640    -2.673    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  AudioInterface_inst/IIS_inst/q_reg[1]/Q
                         net (fo=7, routed)           0.849    -1.368    AudioInterface_inst/IIS_inst/Q[0]
    SLICE_X82Y142        LUT6 (Prop_lut6_I2_O)        0.124    -1.244 r  AudioInterface_inst/IIS_inst/q[7]_i_2/O
                         net (fo=2, routed)           0.667    -0.577    AudioInterface_inst/IIS_inst/q[7]_i_2_n_0
    SLICE_X82Y142        LUT2 (Prop_lut2_I0_O)        0.124    -0.453 r  AudioInterface_inst/IIS_inst/q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    AudioInterface_inst/IIS_inst/p_0_in[6]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.518    77.720    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[6]/C
                         clock pessimism             -0.419    77.301    
                         clock uncertainty           -0.111    77.190    
    SLICE_X82Y142        FDRE (Setup_fdre_C_D)        0.031    77.221    AudioInterface_inst/IIS_inst/q_reg[6]
  -------------------------------------------------------------------
                         required time                         77.221    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                 77.674    

Slack (MET) :             77.924ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.080%)  route 1.414ns (70.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 77.721 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.640    -2.673    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  AudioInterface_inst/IIS_inst/q_reg[1]/Q
                         net (fo=7, routed)           1.414    -0.803    AudioInterface_inst/IIS_inst/Q[0]
    SLICE_X82Y143        LUT2 (Prop_lut2_I1_O)        0.124    -0.679 r  AudioInterface_inst/IIS_inst/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.679    AudioInterface_inst/IIS_inst/p_0_in[1]
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.519    77.721    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
                         clock pessimism             -0.394    77.327    
                         clock uncertainty           -0.111    77.216    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)        0.029    77.245    AudioInterface_inst/IIS_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                         77.245    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                 77.924    

Slack (MET) :             77.942ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.608ns (30.062%)  route 1.414ns (69.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 77.721 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.640    -2.673    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  AudioInterface_inst/IIS_inst/q_reg[1]/Q
                         net (fo=7, routed)           1.414    -0.803    AudioInterface_inst/IIS_inst/Q[0]
    SLICE_X82Y143        LUT3 (Prop_lut3_I1_O)        0.152    -0.651 r  AudioInterface_inst/IIS_inst/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.651    AudioInterface_inst/IIS_inst/p_0_in[2]
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.519    77.721    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[2]/C
                         clock pessimism             -0.394    77.327    
                         clock uncertainty           -0.111    77.216    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)        0.075    77.291    AudioInterface_inst/IIS_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         77.291    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                 77.942    

Slack (MET) :             78.466ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.580ns (40.622%)  route 0.848ns (59.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 77.720 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.640    -2.673    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  AudioInterface_inst/IIS_inst/q_reg[1]/Q
                         net (fo=7, routed)           0.848    -1.369    AudioInterface_inst/IIS_inst/Q[0]
    SLICE_X82Y142        LUT6 (Prop_lut6_I1_O)        0.124    -1.245 r  AudioInterface_inst/IIS_inst/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.245    AudioInterface_inst/IIS_inst/p_0_in[5]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.518    77.720    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[5]/C
                         clock pessimism             -0.419    77.301    
                         clock uncertainty           -0.111    77.190    
    SLICE_X82Y142        FDRE (Setup_fdre_C_D)        0.031    77.221    AudioInterface_inst/IIS_inst/q_reg[5]
  -------------------------------------------------------------------
                         required time                         77.221    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                 78.466    

Slack (MET) :             78.656ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.580ns (45.891%)  route 0.684ns (54.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 77.721 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.640    -2.673    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  AudioInterface_inst/IIS_inst/q_reg[0]/Q
                         net (fo=7, routed)           0.684    -1.533    AudioInterface_inst/IIS_inst/q_reg_n_0_[0]
    SLICE_X82Y143        LUT1 (Prop_lut1_I0_O)        0.124    -1.409 r  AudioInterface_inst/IIS_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.409    AudioInterface_inst/IIS_inst/p_0_in[0]
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.519    77.721    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
                         clock pessimism             -0.394    77.327    
                         clock uncertainty           -0.111    77.216    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)        0.031    77.247    AudioInterface_inst/IIS_inst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         77.247    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                 78.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.565    -0.670    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  AudioInterface_inst/IIS_inst/q_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.375    AudioInterface_inst/IIS_inst/q_reg_n_0_[0]
    SLICE_X82Y142        LUT6 (Prop_lut6_I2_O)        0.045    -0.330 r  AudioInterface_inst/IIS_inst/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    AudioInterface_inst/IIS_inst/p_0_in[5]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.834    -0.446    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[5]/C
                         clock pessimism             -0.209    -0.655    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.092    -0.563    AudioInterface_inst/IIS_inst/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.828%)  route 0.230ns (55.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.565    -0.670    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  AudioInterface_inst/IIS_inst/q_reg[1]/Q
                         net (fo=7, routed)           0.230    -0.299    AudioInterface_inst/IIS_inst/Q[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I2_O)        0.046    -0.253 r  AudioInterface_inst/IIS_inst/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    AudioInterface_inst/IIS_inst/p_0_in[4]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.834    -0.446    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[4]/C
                         clock pessimism             -0.209    -0.655    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.107    -0.548    AudioInterface_inst/IIS_inst/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.695%)  route 0.230ns (55.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.565    -0.670    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  AudioInterface_inst/IIS_inst/q_reg[1]/Q
                         net (fo=7, routed)           0.230    -0.299    AudioInterface_inst/IIS_inst/Q[0]
    SLICE_X82Y142        LUT4 (Prop_lut4_I0_O)        0.045    -0.254 r  AudioInterface_inst/IIS_inst/q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    AudioInterface_inst/IIS_inst/p_0_in[3]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.834    -0.446    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[3]/C
                         clock pessimism             -0.209    -0.655    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.091    -0.564    AudioInterface_inst/IIS_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.185ns (43.107%)  route 0.244ns (56.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.565    -0.670    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  AudioInterface_inst/IIS_inst/q_reg[0]/Q
                         net (fo=7, routed)           0.244    -0.285    AudioInterface_inst/IIS_inst/q_reg_n_0_[0]
    SLICE_X82Y143        LUT3 (Prop_lut3_I0_O)        0.044    -0.241 r  AudioInterface_inst/IIS_inst/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    AudioInterface_inst/IIS_inst/p_0_in[2]
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835    -0.445    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[2]/C
                         clock pessimism             -0.225    -0.670    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.107    -0.563    AudioInterface_inst/IIS_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.184ns (42.287%)  route 0.251ns (57.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.564    -0.671    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  AudioInterface_inst/IIS_inst/q_reg[6]/Q
                         net (fo=4, routed)           0.251    -0.279    AudioInterface_inst/IIS_inst/BitCount[4]
    SLICE_X82Y142        LUT3 (Prop_lut3_I1_O)        0.043    -0.236 r  AudioInterface_inst/IIS_inst/q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    AudioInterface_inst/IIS_inst/p_0_in[7]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.834    -0.446    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[7]/C
                         clock pessimism             -0.225    -0.671    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.107    -0.564    AudioInterface_inst/IIS_inst/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.565    -0.670    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  AudioInterface_inst/IIS_inst/q_reg[0]/Q
                         net (fo=7, routed)           0.244    -0.285    AudioInterface_inst/IIS_inst/q_reg_n_0_[0]
    SLICE_X82Y143        LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  AudioInterface_inst/IIS_inst/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    AudioInterface_inst/IIS_inst/p_0_in[1]
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835    -0.445    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[1]/C
                         clock pessimism             -0.225    -0.670    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.091    -0.579    AudioInterface_inst/IIS_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.565    -0.670    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.529 f  AudioInterface_inst/IIS_inst/q_reg[0]/Q
                         net (fo=7, routed)           0.248    -0.281    AudioInterface_inst/IIS_inst/q_reg_n_0_[0]
    SLICE_X82Y143        LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  AudioInterface_inst/IIS_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    AudioInterface_inst/IIS_inst/p_0_in[0]
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835    -0.445    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[0]/C
                         clock pessimism             -0.225    -0.670    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.092    -0.578    AudioInterface_inst/IIS_inst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudioInterface_inst/IIS_inst/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.551%)  route 0.251ns (57.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.564    -0.671    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  AudioInterface_inst/IIS_inst/q_reg[6]/Q
                         net (fo=4, routed)           0.251    -0.279    AudioInterface_inst/IIS_inst/BitCount[4]
    SLICE_X82Y142        LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  AudioInterface_inst/IIS_inst/q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    AudioInterface_inst/IIS_inst/p_0_in[6]
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.834    -0.446    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[6]/C
                         clock pessimism             -0.225    -0.671    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.092    -0.579    AudioInterface_inst/IIS_inst/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { DCM_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3   AudioInterface_inst/clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y143   AudioInterface_inst/IIS_inst/q_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X82Y142   AudioInterface_inst/IIS_inst/q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   DCM_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            music_player_inst/simul1/dffre1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCM_PLL rise@10.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.718ns (27.015%)  route 1.940ns (72.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 7.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.640    -2.673    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.419    -2.254 f  AudioInterface_inst/IIS_inst/q_reg[2]/Q
                         net (fo=7, routed)           1.940    -0.314    AudioInterface_inst/IIS_inst/BitCount[0]
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.299    -0.015 r  AudioInterface_inst/IIS_inst/NewFrame_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.000    -0.015    music_player_inst/simul1/dffre1/NewFrame
    SLICE_X82Y141        FDRE                                         r  music_player_inst/simul1/dffre1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.598    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206     4.393 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     6.111    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.202 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         1.518     7.720    music_player_inst/simul1/dffre1/CLK
    SLICE_X82Y141        FDRE                                         r  music_player_inst/simul1/dffre1/q_reg[0]/C
                         clock pessimism             -0.604     7.116    
                         clock uncertainty           -0.231     6.885    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)        0.029     6.914    music_player_inst/simul1/dffre1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.914    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  6.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AudioInterface_inst/IIS_inst/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            music_player_inst/simul1/dffre1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.226ns (24.936%)  route 0.680ns (75.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    AudioInterface_inst/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  AudioInterface_inst/clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.564    -0.671    AudioInterface_inst/IIS_inst/clk_IBUF_BUFG
    SLICE_X82Y142        FDRE                                         r  AudioInterface_inst/IIS_inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.128    -0.543 r  AudioInterface_inst/IIS_inst/q_reg[7]/Q
                         net (fo=3, routed)           0.680     0.137    AudioInterface_inst/IIS_inst/Q[1]
    SLICE_X82Y141        LUT6 (Prop_lut6_I3_O)        0.098     0.235 r  AudioInterface_inst/IIS_inst/NewFrame_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.000     0.235    music_player_inst/simul1/dffre1/NewFrame
    SLICE_X82Y141        FDRE                                         r  music_player_inst/simul1/dffre1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_inst/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_inst/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_inst/inst/clkout1_buf/O
                         net (fo=154, routed)         0.834    -0.446    music_player_inst/simul1/dffre1/CLK
    SLICE_X82Y141        FDRE                                         r  music_player_inst/simul1/dffre1/q_reg[0]/C
                         clock pessimism              0.097    -0.349    
                         clock uncertainty            0.231    -0.119    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.091    -0.028    music_player_inst/simul1/dffre1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    





