// Mem file initialization records.
//
// SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
// Vivado v2017.4 (64-bit)
// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// Created on Thursday November 29, 2018 - 09:47:23 am, from:
//
//     Map file     - /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bmm
//     Data file(s) - /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_mb_2/data/mb_bootloop_le.elf, /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_mb_1/data/mb_bootloop_le.elf, /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_mb_0/data/mb_bootloop_le.elf
//
// Address space 'system_i_ps7_0.system_i_iop_pmoda_lmb_lmb_bram_64K_9_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
