//-----------------------------------------------------------------
//                           AltOR32 
//              Alternative Lightweight OpenRisc 
//                     Ultra-Embedded.com
//                   Copyright 2011 - 2013
//
//               Email: admin@ultra-embedded.com
//
//                       License: LGPL
//
// If you would like a version with a different license for use 
// in commercial projects please contact the above email address 
// for more details.
//-----------------------------------------------------------------
//
// Copyright (C) 2011 - 2013 Ultra-Embedded.com
//
// This source file may be used and distributed without         
// restriction provided that this copyright statement is not    
// removed from the file and that any derivative work contains  
// the original copyright notice and the associated disclaimer. 
//
// This source file is free software; you can redistribute it   
// and/or modify it under the terms of the GNU Lesser General   
// Public License as published by the Free Software Foundation; 
// either version 2.1 of the License, or (at your option) any   
// later version.                                               
//
// This source is distributed in the hope that it will be       
// useful, but WITHOUT ANY WARRANTY; without even the implied   
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      
// PURPOSE.  See the GNU Lesser General Public License for more 
// details.                                                     
//
// You should have received a copy of the GNU Lesser General    
// Public License along with this source; if not, write to the 
// Free Software Foundation, Inc., 59 Temple Place, Suite 330, 
// Boston, MA  02111-1307  USA
//-----------------------------------------------------------------

//-----------------------------------------------------------------
// Module:
//-----------------------------------------------------------------
module soc_core
(
    // General - Clocking & Reset
    clk_i,
    rst_i,
    en_i,
    ext_intr_i,
    fault_o,
    break_o,

    // UART
    uart_tx_o,
    uart_rx_i,

    // BootRAM
    int_mem_addr_o,
    int_mem_data_o,
    int_mem_data_i,
    int_mem_wr_o,
    int_mem_rd_o,
    int_mem_pause_i,

    // External Memory (0x11000000 - 0x11FFFFFF)
    ext_mem_addr_o,
    ext_mem_data_o,
    ext_mem_data_i,
    ext_mem_wr_o,
    ext_mem_rd_o,
    ext_mem_pause_i,

    // External IO ( 0x13000000 - 0x13FFFFFF)
    ext_io_addr_o,
    ext_io_data_o,
    ext_io_data_i,
    ext_io_wr_o,
    ext_io_rd_o,
    ext_io_pause_i,

    // Other Memory (0x14000000 - 0x14FFFFFF)
`ifdef CONF_ALTSOC_BUS_ALT
    ext_alt_addr_o,
    ext_alt_data_o,
    ext_alt_data_i,
    ext_alt_wr_o,
    ext_alt_rd_o,
    ext_alt_pause_i,
`endif

    // SPI Flash
    flash_cs_o,
    flash_si_o,
    flash_so_i,
    flash_sck_o,

    // Debug UART output
    dbg_uart_data_o,
    dbg_uart_wr_o
);

//-----------------------------------------------------------------
// Params
//-----------------------------------------------------------------
parameter  [31:0]   CLK_KHZ              = 12288;
parameter  [31:0]   UART_BAUD            = 115200;
parameter  [31:0]   SPI_FLASH_CLK_KHZ    = (12288/2);
parameter  [31:0]   EXTERNAL_INTERRUPTS  = 1;
parameter           BOOT_VECTOR          = 0;
parameter           ISR_VECTOR           = 0;
parameter           REGISTER_FILE_TYPE   = "SIMULATION";
parameter           ENABLE_UART          = "ENABLED";
parameter           ENABLE_SPI_FLASH     = "DISABLED";
parameter           SYSTICK_INTR_MS      = 1;
parameter           ENABLE_SYSTICK_TIMER = "ENABLED";
parameter           ENABLE_HIGHRES_TIMER = "ENABLED";

//-----------------------------------------------------------------
// I/O
//-----------------------------------------------------------------
input               clk_i /*verilator public*/;
input               rst_i /*verilator public*/;
input               en_i /*verilator public*/;
output              fault_o /*verilator public*/;
output              break_o /*verilator public*/;
input [(EXTERNAL_INTERRUPTS - 1):0]  ext_intr_i /*verilator public*/;
output              uart_tx_o /*verilator public*/;
input               uart_rx_i /*verilator public*/;
output [31:0]       int_mem_addr_o /*verilator public*/;
output [31:0]       int_mem_data_o /*verilator public*/;
input [31:0]        int_mem_data_i /*verilator public*/;
output [3:0]        int_mem_wr_o /*verilator public*/;
output              int_mem_rd_o /*verilator public*/;
input               int_mem_pause_i /*verilator public*/;
output [31:0]       ext_mem_addr_o /*verilator public*/;
output [31:0]       ext_mem_data_o /*verilator public*/;
input [31:0]        ext_mem_data_i /*verilator public*/;
output [3:0]        ext_mem_wr_o /*verilator public*/;
output              ext_mem_rd_o /*verilator public*/;
input               ext_mem_pause_i /*verilator public*/;
output [31:0]       ext_io_addr_o /*verilator public*/;
output [31:0]       ext_io_data_o /*verilator public*/;
input [31:0]        ext_io_data_i /*verilator public*/;
output [3:0]        ext_io_wr_o /*verilator public*/;
output              ext_io_rd_o /*verilator public*/;
input               ext_io_pause_i /*verilator public*/;
`ifdef CONF_ALTSOC_BUS_ALT
output [31:0]       ext_alt_addr_o /*verilator public*/;
output [31:0]       ext_alt_data_o /*verilator public*/;
input [31:0]        ext_alt_data_i /*verilator public*/;
output [3:0]        ext_alt_wr_o /*verilator public*/;
output              ext_alt_rd_o /*verilator public*/;
input               ext_alt_pause_i /*verilator public*/;
`endif
output              flash_cs_o /*verilator public*/;
output              flash_si_o /*verilator public*/;
input               flash_so_i /*verilator public*/;
output              flash_sck_o /*verilator public*/;
output [7:0]        dbg_uart_data_o /*verilator public*/;
output              dbg_uart_wr_o /*verilator public*/;

//-----------------------------------------------------------------
// Registers
//-----------------------------------------------------------------
wire [31:0]         cpu_address;
wire [3:0]          cpu_wr;
wire                cpu_rd;
wire [31:0]         cpu_data_w;
wire [31:0]         cpu_data_r;
wire                cpu_pause;

wire [31:0]         io_address;
wire [31:0]         io_data_w;
wire [31:0]         io_data_r;
wire [3:0]          io_wr;
wire                io_rd;

// IRQ Status
wire                intr_in;

// Output Signals
wire                uart_tx_o;
wire [31:0]         int_mem_addr_o;
wire [31:0]         int_mem_data_o;
wire [3:0]          int_mem_wr_o;
wire                int_mem_rd_o;
wire [31:0]         ext_io_addr_o;
wire [31:0]         ext_io_data_o;
wire [3:0]          ext_io_wr_o;
wire                ext_io_rd_o;
wire [31:0]         ext_mem_addr_o;
wire [31:0]         ext_mem_data_o;
wire [3:0]          ext_mem_wr_o;
wire                ext_mem_rd_o;
`ifdef CONF_ALTSOC_BUS_ALT
wire [31:0]         ext_alt_addr_o;
wire [31:0]         ext_alt_data_o;
wire [3:0]          ext_alt_wr_o;
wire                ext_alt_rd_o;
`endif
wire                flash_cs_o;
wire                flash_si_o;
wire                flash_sck_o;

// Peripheral Interface
wire [7:0]         uart_addr;
wire [31:0]        uart_data_o;
wire [31:0]        uart_data_i;
wire [3:0]         uart_wr;
wire               uart_rd;
wire               uart_intr;

wire [7:0]         spi_addr;
wire [31:0]        spi_data_o;
wire [31:0]        spi_data_i;
wire [3:0]         spi_wr;
wire               spi_rd;

wire [7:0]         timer_addr;
wire [31:0]        timer_data_o;
wire [31:0]        timer_data_i;
wire [3:0]         timer_wr;
wire               timer_rd;
wire               timer_intr_systick;
wire               timer_intr_hires;

wire [7:0]         intr_addr;
wire [31:0]        intr_data_o;
wire [31:0]        intr_data_i;
wire [3:0]         intr_wr;
wire               intr_rd;

//-----------------------------------------------------------------
// CPU core
//-----------------------------------------------------------------
cpu
#(
    .BOOT_VECTOR(BOOT_VECTOR),
    .ISR_VECTOR(ISR_VECTOR),
    .REGISTER_FILE_TYPE(REGISTER_FILE_TYPE)
)
u1_cpu
(
    .clk_i(clk_i),
    .rst_i(rst_i),
    .en_i(en_i),
    .intr_i(intr_in),
    .fault_o(fault_o),
    .break_o(break_o),
    .mem_addr_o(cpu_address),
    .mem_data_out_o(cpu_data_w),
    .mem_data_in_i(cpu_data_r),
    .mem_wr_o(cpu_wr),
    .mem_rd_o(cpu_rd),
    .mem_pause_i(cpu_pause)
);

//-----------------------------------------------------------------
// Memory MUX
//-----------------------------------------------------------------
mem_mux
#(
    .BOOT_VECTOR(BOOT_VECTOR),
    .ADDR_MUX_START(24)
)
u2_mux
(
    .clk_i(clk_i),
    .rst_i(rst_i),

    // Input - CPU core bus
    .mem_addr_i(cpu_address),
    .mem_data_i(cpu_data_w),
    .mem_data_o(cpu_data_r),
    .mem_wr_i(cpu_wr),
    .mem_rd_i(cpu_rd),
    .mem_pause_o(cpu_pause),

    // Outputs
    // 0x10000000 - 0x10FFFFFF
    .out0_addr_o(int_mem_addr_o),
    .out0_data_o(int_mem_data_o),
    .out0_data_i(int_mem_data_i),
    .out0_wr_o(int_mem_wr_o),
    .out0_rd_o(int_mem_rd_o),
    .out0_pause_i(int_mem_pause_i),

    // 0x11000000 - 0x11FFFFFF
    .out1_addr_o(ext_mem_addr_o),
    .out1_data_o(ext_mem_data_o),
    .out1_data_i(ext_mem_data_i),
    .out1_wr_o(ext_mem_wr_o),
    .out1_rd_o(ext_mem_rd_o),
    .out1_pause_i(ext_mem_pause_i),

    // 0x12000000 - 0x12FFFFFF
    .out2_addr_o(io_address),
    .out2_data_o(io_data_w),
    .out2_data_i(io_data_r),
    .out2_wr_o(io_wr),
    .out2_rd_o(io_rd),
    .out2_pause_i(1'b0),

    // 0x13000000 - 0x13FFFFFF
    .out3_addr_o(ext_io_addr_o),
    .out3_data_o(ext_io_data_o),
    .out3_data_i(ext_io_data_i),
    .out3_wr_o(ext_io_wr_o),
    .out3_rd_o(ext_io_rd_o),
    .out3_pause_i(ext_io_pause_i),

    // 0x14000000 - 0x14FFFFFF
`ifdef CONF_ALTSOC_BUS_ALT
    .out4_addr_o(ext_alt_addr_o),
    .out4_data_o(ext_alt_data_o),
    .out4_data_i(ext_alt_data_i),
    .out4_wr_o(ext_alt_wr_o),
    .out4_rd_o(ext_alt_rd_o),
    .out4_pause_i(ext_alt_pause_i)
`else
    .out4_addr_o(/*open*/),
    .out4_data_o(/*open*/),
    .out4_data_i(32'h00000000),
    .out4_wr_o(/*open*/),
    .out4_rd_o(/*open*/),
    .out4_pause_i(1'b0)
`endif
);

//-----------------------------------------------------------------
// Peripheral Interconnect
//-----------------------------------------------------------------
soc_pif
u2_soc
(
    // General - Clocking & Reset
    .clk_i(clk_i),
    .rst_i(rst_i),

    // I/O bus (from mem_mux)
    // 0x12000000 - 0x12FFFFFF
    .io_addr_i(io_address),
    .io_data_i(io_data_w),
    .io_data_o(io_data_r),
    .io_wr_i(io_wr),
    .io_rd_i(io_rd),

    // Peripherals
    // UART = 0x12000000 - 0x120000FF
    .periph0_addr_o(uart_addr),
    .periph0_data_o(uart_data_o),
    .periph0_data_i(uart_data_i),
    .periph0_wr_o(uart_wr),
    .periph0_rd_o(uart_rd),

    // Timer = 0x12000100 - 0x120001FF
    .periph1_addr_o(timer_addr),
    .periph1_data_o(timer_data_o),
    .periph1_data_i(timer_data_i),
    .periph1_wr_o(timer_wr),
    .periph1_rd_o(timer_rd),

    // Interrupt Controller = 0x12000200 - 0x120002FF
    .periph2_addr_o(intr_addr),
    .periph2_data_o(intr_data_o),
    .periph2_data_i(intr_data_i),
    .periph2_wr_o(intr_wr),
    .periph2_rd_o(intr_rd),

    // SPI Flash = 0x12000300 - 0x120003FF
    .periph3_addr_o(spi_addr),
    .periph3_data_o(spi_data_o),
    .periph3_data_i(spi_data_i),
    .periph3_wr_o(spi_wr),
    .periph3_rd_o(spi_rd),

    // Unused = 0x12000400 - 0x120004FF
    .periph4_addr_o(/*open*/),
    .periph4_data_o(/*open*/),
    .periph4_data_i(32'h00000000),
    .periph4_wr_o(/*open*/),
    .periph4_rd_o(/*open*/),

    // Unused = 0x12000500 - 0x120005FF
    .periph5_addr_o(/*open*/),
    .periph5_data_o(/*open*/),
    .periph5_data_i(32'h00000000),
    .periph5_wr_o(/*open*/),
    .periph5_rd_o(/*open*/),

    // Unused = 0x12000600 - 0x120006FF
    .periph6_addr_o(/*open*/),
    .periph6_data_o(/*open*/),
    .periph6_data_i(32'h00000000),
    .periph6_wr_o(/*open*/),
    .periph6_rd_o(/*open*/),

    // Unused = 0x12000700 - 0x120007FF
    .periph7_addr_o(/*open*/),
    .periph7_data_o(/*open*/),
    .periph7_data_i(32'h00000000),
    .periph7_wr_o(/*open*/),
    .periph7_rd_o(/*open*/)
);

//-----------------------------------------------------------------
// UART
//-----------------------------------------------------------------
generate
if (ENABLE_UART == "ENABLED")
begin
    // UART
    uart_periph
    #(
        .UART_DIVISOR(((CLK_KHZ * 1000) / UART_BAUD))
    )
    u3_uart
    (
        .clk_i(clk_i),
        .rst_i(rst_i),
        .intr_o(uart_intr),
        .addr_i(uart_addr),
        .data_o(uart_data_i),
        .data_i(uart_data_o),
        .wr_i(uart_wr),
        .rd_i(uart_rd),
        .rx_i(uart_rx_i),
        .tx_o(uart_tx_o)
    );

    // Debug UART
    assign dbg_uart_data_o  = uart_data_o[7:0];
    assign dbg_uart_wr_o    = (uart_wr != 4'b0000) ? 1'b1 : 1'b0;
end
else
begin
    // UART Disabled
    assign uart_tx_o        = 1'b1;
    assign dbg_uart_data_o  = 8'h00;
    assign dbg_uart_wr_o    = 1'b0;
    assign uart_data_i      = 32'h00000000;
end
endgenerate

//-----------------------------------------------------------------
// SPI Flash Master
//-----------------------------------------------------------------
generate
if (ENABLE_SPI_FLASH == "ENABLED")
begin
    // SPI Flash Master
    spim_periph
    #(
        .CLK_DIV(CLK_KHZ / SPI_FLASH_CLK_KHZ)
    )
    u4_spi_flash
    (
        // Clocking / Reset
        .clk_i(clk_i),
        .rst_i(rst_i),
        .intr_o(/*open*/),
        // Peripheral I/O
        .addr_i(spi_addr),
        .data_o(spi_data_i),
        .data_i(spi_data_o),
        .wr_i(spi_wr),
        .rd_i(spi_rd),
        // SPI interface
        .spi_clk_o(flash_sck_o),
        .spi_ss_o(flash_cs_o),
        .spi_mosi_o(flash_si_o),
        .spi_miso_i(flash_so_i)
    );
end
else
begin
    // SPI Flash Disabled
    assign flash_cs_o   = 1'b1;
    assign flash_si_o   = 1'b0;
    assign flash_sck_o  = 1'b0;
    assign spi_data_i   = 32'h00000000;
end
endgenerate

//-----------------------------------------------------------------
// Timer
//-----------------------------------------------------------------
timer_periph
#(
    .CLK_KHZ(CLK_KHZ),
    .SYSTICK_INTR_MS(SYSTICK_INTR_MS),
    .ENABLE_SYSTICK_TIMER(ENABLE_SYSTICK_TIMER),
    .ENABLE_HIGHRES_TIMER(ENABLE_HIGHRES_TIMER)
)
u5_timer
(
    .clk_i(clk_i),
    .rst_i(rst_i),
    .intr_systick_o(timer_intr_systick),
    .intr_hires_o(timer_intr_hires),
    .addr_i(timer_addr),
    .data_o(timer_data_i),
    .data_i(timer_data_o),
    .wr_i(timer_wr),
    .rd_i(timer_rd)
);

//-----------------------------------------------------------------
// Interrupt Controller
//-----------------------------------------------------------------
intr_periph
#(
    .EXTERNAL_INTERRUPTS(EXTERNAL_INTERRUPTS)
)
u6_intr
(
    .clk_i(clk_i),
    .rst_i(rst_i),
    .intr_o(intr_in),

    .intr0_i(uart_intr),
    .intr1_i(timer_intr_systick),
    .intr2_i(timer_intr_hires),
    .intr3_i(1'b0),
    .intr4_i(1'b0),
    .intr5_i(1'b0),
    .intr6_i(1'b0),
    .intr7_i(1'b0),
    .intr_ext_i(ext_intr_i),

    .addr_i(intr_addr),
    .data_o(intr_data_i),
    .data_i(intr_data_o),
    .wr_i(intr_wr),
    .rd_i(intr_rd)
);

endmodule
