# Design and Implementation of an Dual clock Asynchronous First in First Out (FIFO) using Verilog
