#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun 22 10:09:08 2018
# Process ID: 4752
# Current directory: C:/Users/shlab_23/Downloads/final_student/final_exam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2432 C:\Users\shlab_23\Downloads\final_student\final_exam\final_exam.xpr
# Log file: C:/Users/shlab_23/Downloads/final_student/final_exam/vivado.log
# Journal file: C:/Users/shlab_23/Downloads/final_student/final_exam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk
write_hwdef -force  -file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk -hwspec C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name final_ip_v1_0_v1_0_project -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.tmp/final_ip_v1_0_v1_0_project c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_final_ip_0_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 9 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[8]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[9]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[10]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[11]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[12]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[13]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[14]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[15]} ]]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq5'u0 [get_hw_probes design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq5'u1 [get_hw_probes design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run impl_1
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
reset_run impl_1
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run design_1_final_ip_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[8]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[9]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[10]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[11]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[12]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[13]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[14]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/mst_exec_state[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/mst_exec_state[1]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_sdk -workspace C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk -hwspec C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_final_ip_0_0_synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_project final_ip_v1_0_v1_0_project
close_project
