Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 14:24:36 2024
| Host         : NULL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           11 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal    |     Enable Signal    |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------+---------------------------------+------------------+----------------+--------------+
|  clk_div_100ms/CLK |                      |                                 |                1 |              4 |         4.00 |
|  clk_div_100ms/CLK | m1/E[0]              |                                 |                1 |              4 |         4.00 |
|  clk_div_100ms/CLK | m1/Q_reg_reg[0]_0[0] |                                 |                1 |              4 |         4.00 |
|  clk_div_100ms/CLK | m3/E[0]              |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     |                      | clk_div_10ms/clear              |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG     |                      |                                 |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG     |                      | clk_div_100ms/cnt[0]_i_1__0_n_0 |                6 |             23 |         3.83 |
+--------------------+----------------------+---------------------------------+------------------+----------------+--------------+


