<div align="center">
  <img src="https://readme-typing-svg.vercel.app/?font=JetBrains+Mono&weight=600&size=35&pause=1000&color=2E8B57&center=true&vCenter=true&width=700&height=100&lines=Hello%2C%20I'm%20MinKyu%20Kim;Hardware%20Engineer%20%7C%20RTL%20Designer;FPGA%20%7C%20SystemVerilog%20%7C%20AI" alt="Typing SVG" />
</div>

  ### í”„ë¡œí•„
  
  [![GitHub](https://img.shields.io/badge/GitHub-MEGA--MK05-181717?style=for-the-badge&logo=github)](https://github.com/MEGA-MK05)
  [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://linkedin.com/in/your-profile)
  [![Email](https://img.shields.io/badge/Email-prcsc05%40gmail.com-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:prcsc05@gmail.com)
</div>


## ï¿½ï¿½ ì£¼ìš” í”„ë¡œì íŠ¸

### í•˜ë“œì›¨ì–´/FPGA í”„ë¡œì íŠ¸

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=512-point-pipeline-fft&theme=dark" width="400" />
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=uart-multi-sensor-control&theme=dark" width="400" />
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=riscv-multicycle-cpu&theme=dark" width="400" />
</div>

- **[512-Point Pipeline FFT ì•„í‚¤í…ì²˜ êµ¬í˜„](https://github.com/MEGA-MK05/512-point-pipeline-fft)** - ê³ ì† ì‹ í˜¸ ì²˜ë¦¬ë¥¼ ìœ„í•œ íŒŒì´í”„ë¼ì¸ FFT í”„ë¡œì„¸ì„œ ì„¤ê³„ ë° êµ¬í˜„
- **[UART ë©€í‹° ì„¼ì„œ ì œì–´ ì‹œìŠ¤í…œ](https://github.com/MEGA-MK05/uart-multi-sensor-control)** - ë‹¤ì¤‘ ì„¼ì„œ ë°ì´í„° ìˆ˜ì§‘, ì²˜ë¦¬ ë° ì œì–´ë¥¼ ìœ„í•œ UART ê¸°ë°˜ í†µì‹  ì‹œìŠ¤í…œ
- **[32-bit RISC-V ë©€í‹°ì‚¬ì´í´ CPU](https://github.com/MEGA-MK05/riscv-multicycle-cpu)** - RISC-V RV32I ëª…ë ¹ì–´ ì„¸íŠ¸ë¥¼ ì§€ì›í•˜ëŠ” 32ë¹„íŠ¸ ë©€í‹°ì‚¬ì´í´ í”„ë¡œì„¸ì„œ ì„¤ê³„

### AI/ë¨¸ì‹ ëŸ¬ë‹ í”„ë¡œì íŠ¸

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=skin-disease-detection&theme=dark" width="400" />
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=realtime-diagnosis&theme=dark" width="400" />
</div>

- **[CNN ê¸°ë°˜ í”¼ë¶€ì§ˆí™˜ ì§„ë‹¨ AI](https://github.com/MEGA-MK05/skin-disease-detection)** - 8ê°œ í´ë˜ìŠ¤ ë¶„ë¥˜ ëª¨ë¸ (ê¸°ì €ì„¸í¬ì•”, ë³´ì›¬ë³‘, í‘œí”¼ë‚­ì¢…, ë¹„ë¦½ì¢…, ì •ìƒí”¼ë¶€, í™”ë†ì„± ìœ¡ì•„ì¢…, í¸í‰ì„¸í¬ì•”, ì‚¬ë§ˆê·€)



### ì„ë² ë””ë“œ ì‹œìŠ¤í…œ í”„ë¡œì íŠ¸

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=cortex-m3-mini-game&theme=dark" width="400" />
</div>

- **[Cortex-M3 ë¯¸ë‹ˆ ê²Œì„ í”„ë¡œì íŠ¸](https://github.com/MEGA-MK05/cortex-m3-mini-game)** - GPIO, UART, Timer ì£¼ë³€ì¥ì¹˜ë¥¼ í™œìš©í•œ ê°„ë‹¨í•œ ê²Œì„ ê°œë°œ




## ğŸ› ï¸ ê¸°ìˆ  ìŠ¤íƒ
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-DA1F26?style=for-the-badge&logo=verilog&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-000000?style=for-the-badge&logo=verilog&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=matlab&logoColor=white)
