Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Dec 30 20:39:15 2023
| Host         : dolu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file Virtex_wrapper_control_sets_placed.rpt
| Design       : Virtex_wrapper
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1107 |
|    Minimum number of control sets                        |   867 |
|    Addition due to synthesis replication                 |   134 |
|    Addition due to physical synthesis replication        |   106 |
| Unused register locations in slices containing registers |  2842 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1107 |
| >= 0 to < 4        |    95 |
| >= 4 to < 6        |   174 |
| >= 6 to < 8        |   149 |
| >= 8 to < 10       |   264 |
| >= 10 to < 12      |    42 |
| >= 12 to < 14      |    51 |
| >= 14 to < 16      |    22 |
| >= 16              |   310 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4350 |         1522 |
| No           | No                    | Yes                    |             286 |          113 |
| No           | Yes                   | No                     |            1714 |          795 |
| Yes          | No                    | No                     |           11832 |         3785 |
| Yes          | No                    | Yes                    |             255 |           61 |
| Yes          | Yes                   | No                     |            6617 |         2280 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                        Clock Signal                                                       |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                              |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                                                                                   | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                           |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                                    | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
| ~Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                           |                1 |              1 |         1.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                              |                1 |              1 |         1.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                           |                1 |              1 |         1.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                           |                1 |              1 |         1.00 |
| ~Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       |                                                                                                                                                                                                                                                                                            | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              1 |         1.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                        | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                          |                2 |              2 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                   |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                         | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                2 |              2 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                               |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/reset_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__105_n_0                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                            |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__91_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                            |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/FSM_onehot_state_reg[1]                                                                                                    |                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__38_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                            |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/FSM_onehot_state_reg[1]                                                                                                    |                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                3 |              3 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__67_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                            |                2 |              3 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__14_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                            |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__78_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                            |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                3 |              3 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__52_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                            |                1 |              3 |         3.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__25_n_0                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                            |                1 |              3 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                 | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                     |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                                                       |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                     | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                   | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                       |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                      | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                           | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                    |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                               |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                               |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                           |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                                              | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                     |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                    |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                    |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                              |                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[11]_0[0]                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                                            |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                           |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | Virtex_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                           | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                       | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                               |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                          |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                                                                | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                             | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                               |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                             | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                      |                1 |              4 |         4.00 |
| ~Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       |                                                                                                                                                                                                                                                                                            | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                            | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                  |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                        |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                                    | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                            |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                     |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                4 |              4 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                       | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                             | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                 |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                              | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                4 |              4 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                  |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                  |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                            |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                            |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                            |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                            |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                               |                3 |              5 |         1.67 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                           | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                            |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                         |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                4 |              5 |         1.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                               |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                             |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                            |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                            |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                      |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                             | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                              |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              5 |         1.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                                 | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                             | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                           |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                                |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/rst_mig_7series_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                 |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                 |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                 |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1__3_n_0                                                                                                                         | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                     |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                            |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                             |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                 | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                     |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                                |                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                           |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                                |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                           |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                                |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                           |                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                                |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                                |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                                |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                          |                2 |              5 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                              |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                 | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                              |                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                               |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                  |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                              |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                              |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                              |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                           | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                      |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                            |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                       |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                 | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                   |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                    |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |                4 |              6 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                 | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                              |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/rst_mig_7series_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | Virtex_i/rst_mig_7series_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                           |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                 |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                            |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                            |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                          |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                                                 | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                         |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[4][0]                                                                                                                                    | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_master_slots[4].w_issuing_cnt_reg[36]_0[0]                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                          |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_master_slots[3].w_issuing_cnt_reg[28]_0[0]                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                         | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                5 |              6 |         1.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                          |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[20]_1[0]                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                        |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[5]_i_1_n_0                                                                                                                                 | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                 |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stg3_init_val_reg[4][0]                                                                    |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_2[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_2[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                               |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_2[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                              | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                         |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                                                                                | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                3 |              6 |         2.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                4 |              6 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                               |                4 |              6 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                4 |              6 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                           |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                            |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                        |                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                      |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_2[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                 | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                           |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                3 |              7 |         2.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                                           |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                      |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                4 |              7 |         1.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                     |                1 |              7 |         7.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/s_axi_arvalid_0[0]                                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                           | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                         |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_2_n_0                                | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_8[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_7[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | Virtex_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_9[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_2_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_16[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                     |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                            |                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                               |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_6[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                       |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                            |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                             |                6 |              8 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_gpio_LED/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                   |                1 |              8 |         8.00 |
| ~Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                       | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                     |                6 |              8 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                            |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                     |                7 |              8 |         1.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                       |                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_10[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |              8 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_11[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_7[0]                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                     |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                         |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_6[0]                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                     |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                     |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_13[0]                                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                     |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_14[0]                                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                     |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_5[0]                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                     |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_16[0]                                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                     |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_4[0]                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                     |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_12[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |              8 |         1.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                          |                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_15[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                  |                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                              |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                                          | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                  |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                            |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                 | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                            |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                         |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_13[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                3 |              8 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                                                       |                2 |              8 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_14[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                4 |              8 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg                                                                                                                     | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                    | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                              |                2 |              9 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                         |                2 |              9 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                               |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                     |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                                                    |                5 |              9 |         1.80 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                              |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                              |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg                                                                                                                     | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                        | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                 | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                 |                6 |              9 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                                                        | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                7 |              9 |         1.29 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                6 |              9 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                              |                6 |              9 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                            |                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                4 |             10 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                              |                8 |             10 |         1.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                           | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                              | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                              |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |                5 |             10 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |             10 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |             10 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |             10 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                        |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                5 |             11 |         2.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                             |                3 |             11 |         3.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                  | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                              |                7 |             11 |         1.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                8 |             11 |         1.38 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |                4 |             11 |         2.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             12 |         1.71 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                              |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                      |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                      |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                 | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                              |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                         | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                             |                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                        |               12 |             12 |         1.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                9 |             12 |         1.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                                        |                2 |             12 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                            |                3 |             12 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                        |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             12 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             12 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                5 |             13 |         2.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                           |               10 |             13 |         1.30 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                                                                                   | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                2 |             13 |         6.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                6 |             13 |         2.17 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                7 |             13 |         1.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                        |                5 |             13 |         2.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                |               11 |             13 |         1.18 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                              |                8 |             13 |         1.62 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                            | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                6 |             13 |         2.17 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                              |                8 |             14 |         1.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                              |                4 |             14 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             15 |         2.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             15 |         2.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             15 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                7 |             15 |         2.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             15 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |               11 |             15 |         1.36 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             15 |         2.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                         | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |                6 |             15 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             15 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             15 |         1.88 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                7 |             15 |         2.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |               11 |             15 |         1.36 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                           |                9 |             15 |         1.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             15 |         2.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                   | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                              |                5 |             15 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                               |                4 |             16 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                            |                5 |             16 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                               |                8 |             16 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                7 |             16 |         2.29 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                                                                                   | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |                4 |             18 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                               |                5 |             18 |         3.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                3 |             19 |         6.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                              |               14 |             19 |         1.36 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                        |                6 |             19 |         3.17 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                             |                5 |             20 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                9 |             20 |         2.22 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                           |                7 |             20 |         2.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                7 |             20 |         2.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                7 |             20 |         2.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                              |               11 |             20 |         1.82 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                               |               14 |             21 |         1.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                              |                8 |             21 |         2.62 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                  |               12 |             21 |         1.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_gpio_BUTTONS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                9 |             21 |         2.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             21 |         4.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |               11 |             21 |         1.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                                    | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                5 |             21 |         4.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |                9 |             21 |         2.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                             |                                                                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |                5 |             21 |         4.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_5                                                                                                                                                         |                                                                                                                                                                                                                                        |                9 |             23 |         2.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  |                                                                                                                                                                                                                                                                                            | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                              |               13 |             23 |         1.77 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                 |               11 |             24 |         2.18 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |               10 |             24 |         2.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               13 |             24 |         1.85 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               12 |             24 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               12 |             24 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               11 |             24 |         2.18 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_2                                                                                            |                                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                      | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |               14 |             24 |         1.71 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                   |               14 |             25 |         1.79 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                        | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                              |               11 |             25 |         2.27 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                          |                                                                                                                                                                                                                                        |                6 |             26 |         4.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |               11 |             26 |         2.36 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |               11 |             26 |         2.36 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                                                                                | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                7 |             26 |         3.71 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                    |                9 |             26 |         2.89 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                        |                9 |             27 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                           |                                                                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                        |                6 |             27 |         4.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_4                                                                                            |                                                                                                                                                                                                                                        |               12 |             27 |         2.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |               13 |             27 |         2.08 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |                6 |             28 |         4.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |                9 |             28 |         3.11 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                    |                9 |             28 |         3.11 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                               |                6 |             29 |         4.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                        |               10 |             29 |         2.90 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                                         |                                                                                                                                                                                                                                        |                9 |             30 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                                                       |                8 |             30 |         3.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                           |               12 |             31 |         2.58 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_7[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_8[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                8 |             32 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_12[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_13[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_10[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_6[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                7 |             32 |         4.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_16[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_11[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_6[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               12 |             32 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_14[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_15[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |         3.20 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                       |                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |               13 |             32 |         2.46 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                               |               13 |             32 |         2.46 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Read_Req                                                                                                                                | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |                7 |             32 |         4.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                     | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                             |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                           |                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                    |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                              |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_9[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_16[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |             32 |         6.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_8[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               13 |             32 |         2.46 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |             32 |         6.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               13 |             32 |         2.46 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |             32 |         6.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |             32 |         6.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_6[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_7[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_8[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_9[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                8 |             32 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |             32 |         6.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               13 |             32 |         2.46 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |         2.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_16[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_10[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               12 |             32 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_15[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               12 |             32 |         2.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_14[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_13[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_12[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               13 |             32 |         2.46 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_11[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               14 |             32 |         2.29 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_9[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_15[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                7 |             32 |         4.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_10[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |         5.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_14[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                7 |             32 |         4.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_11[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                5 |             32 |         6.40 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_13[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                7 |             32 |         4.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_7[0]                                                                                                                  | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_12[0]                                                                                                                 | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                4 |             32 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[44]_i_2_n_0                                                                           | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |               10 |             33 |         3.30 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                              |               14 |             33 |         2.36 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |               10 |             33 |         3.30 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                     |                                                                                                                                                                                                                                        |                7 |             34 |         4.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |               12 |             35 |         2.92 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |               10 |             35 |         3.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |               14 |             35 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                              |                9 |             35 |         3.89 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |               14 |             35 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |               11 |             35 |         3.18 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                       | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |               14 |             35 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |               20 |             36 |         1.80 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                               |                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               11 |             36 |         3.27 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               21 |             37 |         1.76 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                              |               21 |             38 |         1.81 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                              |               14 |             38 |         2.71 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                        |               13 |             38 |         2.92 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                          | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |               14 |             39 |         2.79 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_3                                                                                            |                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                              |                                                                                                                                                                                                                                        |               22 |             40 |         1.82 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_4                                                                                                                                                         |                                                                                                                                                                                                                                        |               13 |             42 |         3.23 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               23 |             43 |         1.87 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                              |               14 |             43 |         3.07 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                               |               16 |             43 |         2.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN                                                                                                                                                           |                                                                                                                                                                                                                                        |               14 |             43 |         3.07 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                |               25 |             44 |         1.76 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               17 |             44 |         2.59 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                              |               25 |             45 |         1.80 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_1                                                                                            |                                                                                                                                                                                                                                        |               21 |             46 |         2.19 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               16 |             47 |         2.94 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  | Virtex_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |               17 |             47 |         2.76 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                               |               15 |             47 |         3.13 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_5                                                                                            |                                                                                                                                                                                                                                        |               14 |             48 |         3.43 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                             |               19 |             51 |         2.68 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |                7 |             52 |         7.43 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |                7 |             52 |         7.43 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                |                                                                                                                                                                                                                                        |               25 |             52 |         2.08 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_1                                                                                            |                                                                                                                                                                                                                                        |               18 |             52 |         2.89 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                                        |                                                                                                                                                                                                                                        |               24 |             53 |         2.21 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               19 |             55 |         2.89 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               19 |             55 |         2.89 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               18 |             55 |         3.06 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                                      |                                                                                                                                                                                                                                        |               17 |             56 |         3.29 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_2                                                                                                                                                         |                                                                                                                                                                                                                                        |               23 |             56 |         2.43 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                     |                                                                                                                                                                                                                                        |               25 |             58 |         2.32 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                     | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                               |               26 |             58 |         2.23 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_6                                                                                            |                                                                                                                                                                                                                                        |               17 |             60 |         3.53 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN                                                                                              |                                                                                                                                                                                                                                        |               16 |             60 |         3.75 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                        |               18 |             60 |         3.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                                      |                                                                                                                                                                                                                                        |               21 |             60 |         2.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_5                                                                                                                                                         |                                                                                                                                                                                                                                        |               24 |             62 |         2.58 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                |                                                                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                        |                                                                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                             | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                          |               16 |             64 |         4.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                              |                                                                                                                                                                                                                                        |               36 |             64 |         1.78 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                |                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                              |                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                   |                                                                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                                      |                                                                                                                                                                                                                                        |               26 |             65 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN                                                                                                                                                           |                                                                                                                                                                                                                                        |               24 |             65 |         2.71 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_5                                                                                            |                                                                                                                                                                                                                                        |               17 |             66 |         3.88 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               25 |             68 |         2.72 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_3                                                                                                                                                         |                                                                                                                                                                                                                                        |               30 |             73 |         2.43 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_2                                                                                                                                                         |                                                                                                                                                                                                                                        |               27 |             73 |         2.70 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                     |                                                                                                                                                                                                                                        |               12 |             75 |         6.25 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_2                                                                                                                                                         |                                                                                                                                                                                                                                        |               26 |             75 |         2.88 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_5                                                                                            |                                                                                                                                                                                                                                        |               21 |             77 |         3.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |               46 |             78 |         1.70 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                              |                                                                                                                                                                                                                                        |               36 |             78 |         2.17 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                        |               34 |             78 |         2.29 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_3                                                                                            |                                                                                                                                                                                                                                        |               32 |             79 |         2.47 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               10 |             80 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                           |               43 |             80 |         1.86 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN                                                                                              |                                                                                                                                                                                                                                        |               26 |             81 |         3.12 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_3                                                                                                                                                         |                                                                                                                                                                                                                                        |               36 |             81 |         2.25 |
|  Virtex_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                  |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |               31 |             82 |         2.65 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN                                                                                                                                                           |                                                                                                                                                                                                                                        |               31 |             83 |         2.68 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                                      |                                                                                                                                                                                                                                        |               34 |             85 |         2.50 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_1                                                                                            |                                                                                                                                                                                                                                        |               25 |             87 |         3.48 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                                      |                                                                                                                                                                                                                                        |               25 |             87 |         3.48 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               11 |             88 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                         | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                           |               35 |             89 |         2.54 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN                                                                                              |                                                                                                                                                                                                                                        |               35 |             89 |         2.54 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               32 |             95 |         2.97 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_4                                                                                            |                                                                                                                                                                                                                                        |               31 |             96 |         3.10 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_1                                                                                                                                                         |                                                                                                                                                                                                                                        |               37 |             96 |         2.59 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                      |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                  |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_4                                                                                                                                                         |                                                                                                                                                                                                                                        |               34 |            103 |         3.03 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_2                                                                                            |                                                                                                                                                                                                                                        |               29 |            105 |         3.62 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN                                                                                                                                                                        |                                                                                                                                                                                                                                        |               28 |            106 |         3.79 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                              |                                                                                                                                                                                                                                        |               46 |            107 |         2.33 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                                      |                                                                                                                                                                                                                                        |               36 |            108 |         3.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                         | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               33 |            109 |         3.30 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_5                                                                                                                                                                      |                                                                                                                                                                                                                                        |               40 |            113 |         2.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                              |                                                                                                                                                                                                                                        |               44 |            113 |         2.57 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_3                                                                                            |                                                                                                                                                                                                                                        |               35 |            114 |         3.26 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_1                                                                                                                                                         |                                                                                                                                                                                                                                        |               38 |            115 |         3.03 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_1                                                                                                                                                         |                                                                                                                                                                                                                                        |               51 |            123 |         2.41 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_3                                                                                                                                                         |                                                                                                                                                                                                                                        |               40 |            123 |         3.08 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |               16 |            128 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_2                                                                                            |                                                                                                                                                                                                                                        |               32 |            130 |         4.06 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               36 |            131 |         3.64 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                        |               31 |            131 |         4.23 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0_repN_4                                                                                                                                                         |                                                                                                                                                                                                                                        |               47 |            133 |         2.83 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0_repN_4                                                                                            |                                                                                                                                                                                                                                        |               47 |            195 |         4.15 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                        |              188 |            398 |         2.12 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                               |                                                                                                                                                                                                                                        |              134 |            512 |         3.82 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                        |              144 |            513 |         3.56 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                        |              107 |            513 |         4.79 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              |                                                                                                                                                                                                                                        |              118 |            513 |         4.35 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                        |              156 |            515 |         3.30 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                        |              166 |            515 |         3.10 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |              183 |            515 |         2.81 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                        |              178 |            515 |         2.89 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                        |              156 |            515 |         3.30 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                                           |                                                                                                                                                                                                                                        |               86 |            688 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               | Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                      |                                                                                                                                                                                                                                        |               96 |            768 |         8.00 |
|  Virtex_i/mig_7series_0/u_Virtex_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                               |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |             1489 |           4316 |         2.90 |
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


