<stg><name>covariance</name>


<trans_list>

<trans id="240" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="21" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_5_1, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:8 %store_ln16 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cov, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cov

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_5_1, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln16 = br void %for.body30.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body30.lr.ph:0 %i = load i6 %j

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="6">
<![CDATA[
for.body30.lr.ph:1 %trunc_ln16 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body30.lr.ph:2 %icmp_ln16 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body30.lr.ph:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body30.lr.ph:4 %add_ln16 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body30.lr.ph:5 %br_ln16 = br i1 %icmp_ln16, void %for.body30.lr.ph.split, void %for.end58

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:0 %zext_ln16 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:4 %data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="data_addr_32"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body30.lr.ph.split:5 %xor_ln20 = xor i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:6 %zext_ln20_33 = zext i6 %xor_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_33"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:7 %data_addr_34 = getelementptr i32 %data, i64 0, i64 %zext_ln20_33

]]></Node>
<StgValue><ssdm name="data_addr_34"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:100 %data_load_32 = load i10 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:102 %data_load_34 = load i10 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body30.lr.ph.split:165 %store_ln16 = store i6 %add_ln16, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32">
<![CDATA[
for.end58:0 %ret_ln26 = ret i32 32

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:8 %tmp_15_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.body30.lr.ph.split:9 %zext_ln20_34 = zext i7 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_34"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:10 %data_addr_36 = getelementptr i32 %data, i64 0, i64 %zext_ln20_34

]]></Node>
<StgValue><ssdm name="data_addr_36"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:11 %sext_ln20 = sext i6 %xor_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
for.body30.lr.ph.split:12 %zext_ln20_35 = zext i7 %sext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_35"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:13 %data_addr_38 = getelementptr i32 %data, i64 0, i64 %zext_ln20_35

]]></Node>
<StgValue><ssdm name="data_addr_38"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:100 %data_load_32 = load i10 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:101 %trunc_ln20 = trunc i32 %data_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:102 %data_load_34 = load i10 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:103 %trunc_ln20_33 = trunc i32 %data_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln20_33"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:104 %data_load_36 = load i10 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:106 %data_load_38 = load i10 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:2 %zext_ln20_31 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln20_31"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:14 %tmp_16_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:15 %zext_ln20_36 = zext i8 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_36"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:16 %data_addr_40 = getelementptr i32 %data, i64 0, i64 %zext_ln20_36

]]></Node>
<StgValue><ssdm name="data_addr_40"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body30.lr.ph.split:17 %add_ln20_32 = add i8 %zext_ln20_31, i8 160

]]></Node>
<StgValue><ssdm name="add_ln20_32"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:18 %zext_ln20_37 = zext i8 %add_ln20_32

]]></Node>
<StgValue><ssdm name="zext_ln20_37"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:19 %data_addr_42 = getelementptr i32 %data, i64 0, i64 %zext_ln20_37

]]></Node>
<StgValue><ssdm name="data_addr_42"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:104 %data_load_36 = load i10 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:105 %trunc_ln20_34 = trunc i32 %data_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln20_34"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:106 %data_load_38 = load i10 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:107 %trunc_ln20_35 = trunc i32 %data_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln20_35"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:108 %data_load_40 = load i10 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:110 %data_load_42 = load i10 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
for.body30.lr.ph.split:20 %sext_ln20_1 = sext i7 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:21 %zext_ln20_38 = zext i8 %sext_ln20_1

]]></Node>
<StgValue><ssdm name="zext_ln20_38"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:22 %data_addr_44 = getelementptr i32 %data, i64 0, i64 %zext_ln20_38

]]></Node>
<StgValue><ssdm name="data_addr_44"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:23 %sext_ln20_2 = sext i6 %xor_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:24 %zext_ln20_39 = zext i8 %sext_ln20_2

]]></Node>
<StgValue><ssdm name="zext_ln20_39"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:25 %data_addr_46 = getelementptr i32 %data, i64 0, i64 %zext_ln20_39

]]></Node>
<StgValue><ssdm name="data_addr_46"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:108 %data_load_40 = load i10 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:109 %trunc_ln20_36 = trunc i32 %data_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln20_36"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:110 %data_load_42 = load i10 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:111 %trunc_ln20_37 = trunc i32 %data_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln20_37"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:112 %data_load_44 = load i10 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:114 %data_load_46 = load i10 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:3 %zext_ln20_32 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln20_32"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:26 %tmp_18_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:27 %zext_ln20_40 = zext i9 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_40"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:28 %data_addr_48 = getelementptr i32 %data, i64 0, i64 %zext_ln20_40

]]></Node>
<StgValue><ssdm name="data_addr_48"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body30.lr.ph.split:29 %add_ln20_34 = add i9 %zext_ln20_32, i9 288

]]></Node>
<StgValue><ssdm name="add_ln20_34"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:30 %zext_ln20_41 = zext i9 %add_ln20_34

]]></Node>
<StgValue><ssdm name="zext_ln20_41"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:31 %data_addr_50 = getelementptr i32 %data, i64 0, i64 %zext_ln20_41

]]></Node>
<StgValue><ssdm name="data_addr_50"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body30.lr.ph.split:35 %add_ln20_35 = add i9 %zext_ln20_32, i9 352

]]></Node>
<StgValue><ssdm name="add_ln20_35"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:112 %data_load_44 = load i10 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:113 %trunc_ln20_38 = trunc i32 %data_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln20_38"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:114 %data_load_46 = load i10 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:115 %trunc_ln20_39 = trunc i32 %data_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln20_39"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:116 %data_load_48 = load i10 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:118 %data_load_50 = load i10 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:32 %tmp_19_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:33 %zext_ln20_42 = zext i9 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_42"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:34 %data_addr_52 = getelementptr i32 %data, i64 0, i64 %zext_ln20_42

]]></Node>
<StgValue><ssdm name="data_addr_52"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:36 %zext_ln20_43 = zext i9 %add_ln20_35

]]></Node>
<StgValue><ssdm name="zext_ln20_43"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:37 %data_addr_54 = getelementptr i32 %data, i64 0, i64 %zext_ln20_43

]]></Node>
<StgValue><ssdm name="data_addr_54"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:116 %data_load_48 = load i10 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:117 %trunc_ln20_40 = trunc i32 %data_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln20_40"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:118 %data_load_50 = load i10 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:119 %trunc_ln20_41 = trunc i32 %data_load_50

]]></Node>
<StgValue><ssdm name="trunc_ln20_41"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:120 %data_load_52 = load i10 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:122 %data_load_54 = load i10 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:38 %sext_ln20_3 = sext i8 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_3"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:39 %zext_ln20_44 = zext i9 %sext_ln20_3

]]></Node>
<StgValue><ssdm name="zext_ln20_44"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:40 %data_addr_56 = getelementptr i32 %data, i64 0, i64 %zext_ln20_44

]]></Node>
<StgValue><ssdm name="data_addr_56"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:41 %sext_ln20_4 = sext i8 %add_ln20_32

]]></Node>
<StgValue><ssdm name="sext_ln20_4"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:42 %zext_ln20_45 = zext i9 %sext_ln20_4

]]></Node>
<StgValue><ssdm name="zext_ln20_45"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:43 %data_addr_58 = getelementptr i32 %data, i64 0, i64 %zext_ln20_45

]]></Node>
<StgValue><ssdm name="data_addr_58"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:120 %data_load_52 = load i10 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:121 %trunc_ln20_42 = trunc i32 %data_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln20_42"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:122 %data_load_54 = load i10 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:123 %trunc_ln20_43 = trunc i32 %data_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln20_43"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:124 %data_load_56 = load i10 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:126 %data_load_58 = load i10 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="7">
<![CDATA[
for.body30.lr.ph.split:44 %sext_ln20_5 = sext i7 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_5"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:45 %zext_ln20_46 = zext i9 %sext_ln20_5

]]></Node>
<StgValue><ssdm name="zext_ln20_46"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:46 %data_addr_60 = getelementptr i32 %data, i64 0, i64 %zext_ln20_46

]]></Node>
<StgValue><ssdm name="data_addr_60"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:47 %sext_ln20_6 = sext i6 %xor_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_6"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:48 %zext_ln20_47 = zext i9 %sext_ln20_6

]]></Node>
<StgValue><ssdm name="zext_ln20_47"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:49 %data_addr_62 = getelementptr i32 %data, i64 0, i64 %zext_ln20_47

]]></Node>
<StgValue><ssdm name="data_addr_62"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:124 %data_load_56 = load i10 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:125 %trunc_ln20_44 = trunc i32 %data_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln20_44"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:126 %data_load_58 = load i10 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:127 %trunc_ln20_45 = trunc i32 %data_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln20_45"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:128 %data_load_60 = load i10 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:130 %data_load_62 = load i10 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:1 %zext_ln20 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:50 %tmp_22_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:51 %zext_ln20_48 = zext i10 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_48"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:52 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln20_48

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body30.lr.ph.split:53 %add_ln20_38 = add i10 %zext_ln20, i10 544

]]></Node>
<StgValue><ssdm name="add_ln20_38"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:54 %zext_ln20_49 = zext i10 %add_ln20_38

]]></Node>
<StgValue><ssdm name="zext_ln20_49"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:55 %data_addr_63 = getelementptr i32 %data, i64 0, i64 %zext_ln20_49

]]></Node>
<StgValue><ssdm name="data_addr_63"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:128 %data_load_60 = load i10 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:129 %trunc_ln20_46 = trunc i32 %data_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln20_46"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:130 %data_load_62 = load i10 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:131 %trunc_ln20_47 = trunc i32 %data_load_62

]]></Node>
<StgValue><ssdm name="trunc_ln20_47"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:132 %data_load_64 = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load_64"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:134 %data_load_66 = load i10 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_66"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:56 %tmp_23_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:57 %zext_ln20_50 = zext i10 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_50"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:58 %data_addr_64 = getelementptr i32 %data, i64 0, i64 %zext_ln20_50

]]></Node>
<StgValue><ssdm name="data_addr_64"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body30.lr.ph.split:59 %add_ln20_39 = add i10 %zext_ln20, i10 608

]]></Node>
<StgValue><ssdm name="add_ln20_39"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:60 %zext_ln20_51 = zext i10 %add_ln20_39

]]></Node>
<StgValue><ssdm name="zext_ln20_51"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:61 %data_addr_65 = getelementptr i32 %data, i64 0, i64 %zext_ln20_51

]]></Node>
<StgValue><ssdm name="data_addr_65"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:132 %data_load_64 = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load_64"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:133 %trunc_ln20_48 = trunc i32 %data_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln20_48"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:134 %data_load_66 = load i10 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_66"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:135 %trunc_ln20_49 = trunc i32 %data_load_66

]]></Node>
<StgValue><ssdm name="trunc_ln20_49"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:136 %data_load_68 = load i10 %data_addr_64

]]></Node>
<StgValue><ssdm name="data_load_68"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:138 %data_load_70 = load i10 %data_addr_65

]]></Node>
<StgValue><ssdm name="data_load_70"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:62 %tmp_24_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:63 %zext_ln20_52 = zext i10 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_52"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:64 %data_addr_66 = getelementptr i32 %data, i64 0, i64 %zext_ln20_52

]]></Node>
<StgValue><ssdm name="data_addr_66"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body30.lr.ph.split:65 %add_ln20_40 = add i10 %zext_ln20, i10 672

]]></Node>
<StgValue><ssdm name="add_ln20_40"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:66 %zext_ln20_53 = zext i10 %add_ln20_40

]]></Node>
<StgValue><ssdm name="zext_ln20_53"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:67 %data_addr_67 = getelementptr i32 %data, i64 0, i64 %zext_ln20_53

]]></Node>
<StgValue><ssdm name="data_addr_67"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:136 %data_load_68 = load i10 %data_addr_64

]]></Node>
<StgValue><ssdm name="data_load_68"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:137 %trunc_ln20_50 = trunc i32 %data_load_68

]]></Node>
<StgValue><ssdm name="trunc_ln20_50"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:138 %data_load_70 = load i10 %data_addr_65

]]></Node>
<StgValue><ssdm name="data_load_70"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:139 %trunc_ln20_51 = trunc i32 %data_load_70

]]></Node>
<StgValue><ssdm name="trunc_ln20_51"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:140 %data_load_72 = load i10 %data_addr_66

]]></Node>
<StgValue><ssdm name="data_load_72"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:142 %data_load_74 = load i10 %data_addr_67

]]></Node>
<StgValue><ssdm name="data_load_74"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.body30.lr.ph.split:68 %tmp_25_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:69 %zext_ln20_54 = zext i10 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="zext_ln20_54"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:70 %data_addr_68 = getelementptr i32 %data, i64 0, i64 %zext_ln20_54

]]></Node>
<StgValue><ssdm name="data_addr_68"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body30.lr.ph.split:71 %add_ln20_41 = add i10 %zext_ln20, i10 736

]]></Node>
<StgValue><ssdm name="add_ln20_41"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:72 %zext_ln20_55 = zext i10 %add_ln20_41

]]></Node>
<StgValue><ssdm name="zext_ln20_55"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:73 %data_addr_69 = getelementptr i32 %data, i64 0, i64 %zext_ln20_55

]]></Node>
<StgValue><ssdm name="data_addr_69"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:140 %data_load_72 = load i10 %data_addr_66

]]></Node>
<StgValue><ssdm name="data_load_72"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:141 %trunc_ln20_52 = trunc i32 %data_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln20_52"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:142 %data_load_74 = load i10 %data_addr_67

]]></Node>
<StgValue><ssdm name="data_load_74"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:143 %trunc_ln20_53 = trunc i32 %data_load_74

]]></Node>
<StgValue><ssdm name="trunc_ln20_53"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:144 %data_load_76 = load i10 %data_addr_68

]]></Node>
<StgValue><ssdm name="data_load_76"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:146 %data_load_78 = load i10 %data_addr_69

]]></Node>
<StgValue><ssdm name="data_load_78"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:74 %sext_ln20_7 = sext i9 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_7"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:75 %zext_ln20_56 = zext i10 %sext_ln20_7

]]></Node>
<StgValue><ssdm name="zext_ln20_56"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:76 %data_addr_70 = getelementptr i32 %data, i64 0, i64 %zext_ln20_56

]]></Node>
<StgValue><ssdm name="data_addr_70"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:77 %sext_ln20_8 = sext i9 %add_ln20_34

]]></Node>
<StgValue><ssdm name="sext_ln20_8"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:78 %zext_ln20_57 = zext i10 %sext_ln20_8

]]></Node>
<StgValue><ssdm name="zext_ln20_57"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:79 %data_addr_71 = getelementptr i32 %data, i64 0, i64 %zext_ln20_57

]]></Node>
<StgValue><ssdm name="data_addr_71"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:144 %data_load_76 = load i10 %data_addr_68

]]></Node>
<StgValue><ssdm name="data_load_76"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:145 %trunc_ln20_54 = trunc i32 %data_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln20_54"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:146 %data_load_78 = load i10 %data_addr_69

]]></Node>
<StgValue><ssdm name="data_load_78"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:147 %trunc_ln20_55 = trunc i32 %data_load_78

]]></Node>
<StgValue><ssdm name="trunc_ln20_55"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:148 %data_load_80 = load i10 %data_addr_70

]]></Node>
<StgValue><ssdm name="data_load_80"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:150 %data_load_82 = load i10 %data_addr_71

]]></Node>
<StgValue><ssdm name="data_load_82"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:80 %sext_ln20_9 = sext i9 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_9"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:81 %zext_ln20_58 = zext i10 %sext_ln20_9

]]></Node>
<StgValue><ssdm name="zext_ln20_58"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:82 %data_addr_72 = getelementptr i32 %data, i64 0, i64 %zext_ln20_58

]]></Node>
<StgValue><ssdm name="data_addr_72"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="9">
<![CDATA[
for.body30.lr.ph.split:83 %sext_ln20_10 = sext i9 %add_ln20_35

]]></Node>
<StgValue><ssdm name="sext_ln20_10"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:84 %zext_ln20_59 = zext i10 %sext_ln20_10

]]></Node>
<StgValue><ssdm name="zext_ln20_59"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:85 %data_addr_73 = getelementptr i32 %data, i64 0, i64 %zext_ln20_59

]]></Node>
<StgValue><ssdm name="data_addr_73"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:148 %data_load_80 = load i10 %data_addr_70

]]></Node>
<StgValue><ssdm name="data_load_80"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:149 %trunc_ln20_56 = trunc i32 %data_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln20_56"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:150 %data_load_82 = load i10 %data_addr_71

]]></Node>
<StgValue><ssdm name="data_load_82"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:151 %trunc_ln20_57 = trunc i32 %data_load_82

]]></Node>
<StgValue><ssdm name="trunc_ln20_57"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:152 %data_load_84 = load i10 %data_addr_72

]]></Node>
<StgValue><ssdm name="data_load_84"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:154 %data_load_86 = load i10 %data_addr_73

]]></Node>
<StgValue><ssdm name="data_load_86"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:86 %sext_ln20_11 = sext i8 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_11"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:87 %zext_ln20_60 = zext i10 %sext_ln20_11

]]></Node>
<StgValue><ssdm name="zext_ln20_60"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:88 %data_addr_74 = getelementptr i32 %data, i64 0, i64 %zext_ln20_60

]]></Node>
<StgValue><ssdm name="data_addr_74"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8">
<![CDATA[
for.body30.lr.ph.split:89 %sext_ln20_12 = sext i8 %add_ln20_32

]]></Node>
<StgValue><ssdm name="sext_ln20_12"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:90 %zext_ln20_61 = zext i10 %sext_ln20_12

]]></Node>
<StgValue><ssdm name="zext_ln20_61"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:91 %data_addr_75 = getelementptr i32 %data, i64 0, i64 %zext_ln20_61

]]></Node>
<StgValue><ssdm name="data_addr_75"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:152 %data_load_84 = load i10 %data_addr_72

]]></Node>
<StgValue><ssdm name="data_load_84"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:153 %trunc_ln20_58 = trunc i32 %data_load_84

]]></Node>
<StgValue><ssdm name="trunc_ln20_58"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:154 %data_load_86 = load i10 %data_addr_73

]]></Node>
<StgValue><ssdm name="data_load_86"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:155 %trunc_ln20_59 = trunc i32 %data_load_86

]]></Node>
<StgValue><ssdm name="trunc_ln20_59"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:156 %data_load_88 = load i10 %data_addr_74

]]></Node>
<StgValue><ssdm name="data_load_88"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:158 %data_load_90 = load i10 %data_addr_75

]]></Node>
<StgValue><ssdm name="data_load_90"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="7">
<![CDATA[
for.body30.lr.ph.split:92 %sext_ln20_13 = sext i7 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln20_13"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:93 %zext_ln20_62 = zext i10 %sext_ln20_13

]]></Node>
<StgValue><ssdm name="zext_ln20_62"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:94 %data_addr_76 = getelementptr i32 %data, i64 0, i64 %zext_ln20_62

]]></Node>
<StgValue><ssdm name="data_addr_76"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="6">
<![CDATA[
for.body30.lr.ph.split:95 %sext_ln20_14 = sext i6 %xor_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_14"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:96 %zext_ln20_63 = zext i10 %sext_ln20_14

]]></Node>
<StgValue><ssdm name="zext_ln20_63"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body30.lr.ph.split:97 %data_addr_77 = getelementptr i32 %data, i64 0, i64 %zext_ln20_63

]]></Node>
<StgValue><ssdm name="data_addr_77"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:156 %data_load_88 = load i10 %data_addr_74

]]></Node>
<StgValue><ssdm name="data_load_88"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:157 %trunc_ln20_60 = trunc i32 %data_load_88

]]></Node>
<StgValue><ssdm name="trunc_ln20_60"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:158 %data_load_90 = load i10 %data_addr_75

]]></Node>
<StgValue><ssdm name="data_load_90"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:159 %trunc_ln20_61 = trunc i32 %data_load_90

]]></Node>
<StgValue><ssdm name="trunc_ln20_61"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:160 %data_load_92 = load i10 %data_addr_76

]]></Node>
<StgValue><ssdm name="data_load_92"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:162 %data_load = load i10 %data_addr_77

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="231" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:160 %data_load_92 = load i10 %data_addr_76

]]></Node>
<StgValue><ssdm name="data_load_92"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:161 %trunc_ln20_62 = trunc i32 %data_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln20_62"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
for.body30.lr.ph.split:162 %data_load = load i10 %data_addr_77

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="32">
<![CDATA[
for.body30.lr.ph.split:163 %trunc_ln17 = trunc i32 %data_load

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body30.lr.ph.split:98 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln16, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="31" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="31" op_34_bw="31" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
for.body30.lr.ph.split:164 %call_ln16 = call void @covariance_Pipeline_VITIS_LOOP_17_5, i5 %trunc_ln16, i32 %data, i10 %tmp_s, i32 %cov, i31 %trunc_ln20, i31 %trunc_ln20_33, i31 %trunc_ln20_34, i31 %trunc_ln20_35, i31 %trunc_ln20_36, i31 %trunc_ln20_37, i31 %trunc_ln20_38, i31 %trunc_ln20_39, i31 %trunc_ln20_40, i31 %trunc_ln20_41, i31 %trunc_ln20_42, i31 %trunc_ln20_43, i31 %trunc_ln20_44, i31 %trunc_ln20_45, i31 %trunc_ln20_46, i31 %trunc_ln20_47, i31 %trunc_ln20_48, i31 %trunc_ln20_49, i31 %trunc_ln20_50, i31 %trunc_ln20_51, i31 %trunc_ln20_52, i31 %trunc_ln20_53, i31 %trunc_ln20_54, i31 %trunc_ln20_55, i31 %trunc_ln20_56, i31 %trunc_ln20_57, i31 %trunc_ln20_58, i31 %trunc_ln20_59, i31 %trunc_ln20_60, i31 %trunc_ln20_61, i31 %trunc_ln20_62, i31 %trunc_ln17

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body30.lr.ph.split:99 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="31" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="31" op_34_bw="31" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
for.body30.lr.ph.split:164 %call_ln16 = call void @covariance_Pipeline_VITIS_LOOP_17_5, i5 %trunc_ln16, i32 %data, i10 %tmp_s, i32 %cov, i31 %trunc_ln20, i31 %trunc_ln20_33, i31 %trunc_ln20_34, i31 %trunc_ln20_35, i31 %trunc_ln20_36, i31 %trunc_ln20_37, i31 %trunc_ln20_38, i31 %trunc_ln20_39, i31 %trunc_ln20_40, i31 %trunc_ln20_41, i31 %trunc_ln20_42, i31 %trunc_ln20_43, i31 %trunc_ln20_44, i31 %trunc_ln20_45, i31 %trunc_ln20_46, i31 %trunc_ln20_47, i31 %trunc_ln20_48, i31 %trunc_ln20_49, i31 %trunc_ln20_50, i31 %trunc_ln20_51, i31 %trunc_ln20_52, i31 %trunc_ln20_53, i31 %trunc_ln20_54, i31 %trunc_ln20_55, i31 %trunc_ln20_56, i31 %trunc_ln20_57, i31 %trunc_ln20_58, i31 %trunc_ln20_59, i31 %trunc_ln20_60, i31 %trunc_ln20_61, i31 %trunc_ln20_62, i31 %trunc_ln17

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
for.body30.lr.ph.split:166 %br_ln16 = br void %for.body30.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
