EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 22
Title "CGMPCX1006"
Date "2021-02-03"
Rev "V1"
Comp "Glowmagik Innovations"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2050 1450 1850 1450
U 601E7A84
F0 "FPGA_Power" 157
F1 "FPGA_Power.sch" 157
$EndSheet
$Sheet
S 5450 1450 2800 1450
U 601E7AA6
F0 "FPGA_Config" 157
F1 "FPGA_Config.sch" 157
$EndSheet
$Sheet
S 9800 1500 1900 1400
U 601E7B38
F0 "Clock_Gen" 157
F1 "Clock_Gen.sch" 157
F2 "CLK_IN0_P" I L 9800 1600 50 
F3 "CLK_IN0_N" I L 9800 1700 50 
F4 "CLK_IN1_P" I L 9800 1800 50 
F5 "CLK_IN1_N" I L 9800 1900 50 
F6 "CLK_IN2_P" I L 9800 2000 50 
F7 "CLK_IN2_N" I L 9800 2100 50 
F8 "CLK_IN3_P" I L 9800 2200 50 
F9 "CLK_IN3_N" I L 9800 2300 50 
F10 "CG_SDA" B R 11700 2700 50 
F11 "CG_SCL" B R 11700 2800 50 
F12 "CLK_OUT0_N" O R 11700 1650 50 
F13 "CLK_OUT0_P" O R 11700 1550 50 
F14 "CLK_OUT1_N" O R 11700 1850 50 
F15 "CLK_OUT1_P" O R 11700 1750 50 
F16 "CLK_OUT2_N" O R 11700 2050 50 
F17 "CLK_OUT2_P" O R 11700 1950 50 
F18 "CLK_OUT3_N" O R 11700 2250 50 
F19 "CLK_OUT3_P" O R 11700 2150 50 
F20 "CG_IN_SEL0" I R 11700 2400 50 
F21 "CG_IN_SEL1" I R 11700 2500 50 
F22 "CG_LOLB" O L 9800 2600 50 
F23 "CG_INTRB" O L 9800 2700 50 
F24 "CG_RSTB" I L 9800 2500 50 
F25 "CG_OEB" I L 9800 2800 50 
$EndSheet
$Sheet
S 13200 1500 2400 1400
U 601E7B79
F0 "BTB_Connector" 157
F1 "BTB_Connector.sch" 157
$EndSheet
$Sheet
S 19350 4700 1500 850 
U 601E7BF0
F0 "USB2" 157
F1 "USB2.sch" 157
F2 "USB2_DATA[0..7]" B L 19350 4900 50 
F3 "USB2_DIR" B L 19350 5350 50 
F4 "USB2_STP" B L 19350 5250 50 
F5 "USB2_NXT" B L 19350 5150 50 
F6 "USB2_RESTN" B L 19350 5050 50 
F7 "USB2_CLK" B L 19350 4800 50 
F8 "USB2_OC" B L 19350 5450 50 
$EndSheet
$Sheet
S 9850 13400 2300 1200
U 601E7C5A
F0 "EEPROM" 157
F1 "EEPROM.sch" 157
F2 "EEPROM_WC" I L 9850 13500 50 
F3 "EEPROM_SDA" I L 9850 13600 50 
F4 "EEPROM_SCL" I L 9850 13700 50 
$EndSheet
$Sheet
S 19350 12050 1900 1200
U 601E7C92
F0 "Ethernet" 157
F1 "Ethernet.sch" 157
F2 "ETH_GPIO" I L 19350 12150 50 
F3 "ETH_JTAG_CLK" B L 19350 12300 50 
F4 "ETH_JTAG_TDI" B L 19350 12400 50 
F5 "ETH_JTAG_TDO" B L 19350 12500 50 
F6 "ETH_JTAG_TMS" B L 19350 12600 50 
F7 "ETH_MDC" I L 19350 12750 50 
F8 "ETH_MDIO" B L 19350 12850 50 
F9 "ETH_TX_CLK" I L 19350 13000 50 
F10 "ETH_TX_CTRL" I L 19350 13100 50 
F11 "ETH_TX_[0..3]" I L 19350 13200 50 
F12 "ETH_RX_[0..3]" I R 21250 13150 50 
F13 "ETH_RX_CLK" I R 21250 13050 50 
F14 "ETH_RX_CTRL" I R 21250 12950 50 
$EndSheet
$Sheet
S 16650 1500 2400 1200
U 601E7CC8
F0 "RTC_FAN" 157
F1 "RTC_FAN.sch" 157
F2 "RTC_SCL" B L 16650 2450 118
F3 "RTC_SDA" B L 16650 2200 118
F4 "RTC_RST" B L 16650 1950 118
F5 "RTC_OSC_OUT" B L 16650 1700 118
F6 "RTC_SQW" B R 19050 2400 118
F7 "FAN_CTRL_PWM" I R 19050 2150 118
$EndSheet
$Sheet
S 5750 13850 2600 750 
U 601DF0A6
F0 "Power_Supply" 157
F1 "Power_Supply.sch" 157
F2 "12VIN" I L 5750 14050 157
$EndSheet
$Sheet
S 1650 13700 2450 900 
U 60256C5F
F0 "48V_12V_Buck" 157
F1 "48V_12V_Buck.sch" 157
F2 "12VOUT" O R 4100 14050 157
$EndSheet
Wire Wire Line
	4100 14050 5750 14050
$Sheet
S 19950 1200 1000 1750
U 601E7BBE
F0 "USB3" 157
F1 "USB3.sch" 157
F2 "DQ[0:15]" B L 19950 1500 50 
F3 "DQ[16:31]" B L 19950 1600 50 
$EndSheet
$Sheet
S 1600 11900 1600 850 
U 60318A5B
F0 "Ext_Analog" 157
F1 "Ext_Analog.sch" 157
F2 "BNC_TRIG_OUT" O L 1600 12100 50 
F3 "AN0_P" O L 1600 12250 50 
F4 "AN0_N" O L 1600 12350 50 
F5 "AN1_P" O L 1600 12450 50 
F6 "AN1_N" O L 1600 12550 50 
$EndSheet
$Sheet
S 13850 12650 1000 2200
U 601E7C1E
F0 "LED_Comm" 157
F1 "LED_Comm.sch" 157
F2 "F_UART_TX" I L 13850 12850 50 
F3 "F_UART_RX" O L 13850 12950 50 
F4 "F_UART_SDA" B L 13850 13150 50 
F5 "F_UART_SCL" I L 13850 13250 50 
F6 "F_CAN_H" B L 13850 13450 50 
F7 "F_CAN_L" B L 13850 13550 50 
F8 "F_SPI_MISO" O L 13850 13750 50 
F9 "F_SPI_MOSI" I L 13850 13850 50 
F10 "F_SPI_CLK" I L 13850 13950 50 
F11 "F_SPI_SS" I L 13850 14050 50 
F12 "F_LCD_RESET" I L 13850 14250 50 
F13 "F_LCD_TX" I L 13850 14350 50 
F14 "F_LCD_RX" O L 13850 14450 50 
F15 "LED1" I L 13850 14650 50 
$EndSheet
$Sheet
S 1600 6500 2300 2100
U 605FD9FD
F0 "AWG" 50
F1 "AWG.sch" 50
$EndSheet
$Sheet
S 1600 9200 2300 1900
U 605FDA0D
F0 "ADC" 50
F1 "ADC.sch" 50
$EndSheet
$Sheet
S 1500 4000 2600 1700
U 60391560
F0 "RS232_Port" 50
F1 "RS232_Port.sch" 50
$EndSheet
$Sheet
S 8750 5950 5750 4850
U 6041EB92
F0 "FPGA_Banks" 100
F1 "FPGA_Banks.sch" 100
F2 "DDR3_A[0..14]" O R 14500 8150 50 
F3 "DDR3_BA[0..2]" O R 14500 8300 50 
F4 "DDR3_RESET" O R 14500 8000 50 
F5 "DDR3_RAS" O R 14500 7900 50 
F6 "DDR3_CAS" O R 14500 7800 50 
F7 "DDR3_CS" O R 14500 7700 50 
F8 "DDR3_WE" O R 14500 7600 50 
F9 "DDR3_CK_P" B R 14500 6900 50 
F10 "DDR3_CK_N" B R 14500 7050 50 
F11 "DDR3_CKE0" B R 14500 7200 50 
F12 "DDR3_ODT0" B R 14500 8650 50 
F13 "DDR3_DM1" B R 14500 8800 50 
F14 "DDR3_DM0" B R 14500 8900 50 
F15 "DDR3_DQS0_N" B R 14500 9200 50 
F16 "DDR3_DQS0_P" B R 14500 9300 50 
F17 "DDR3_DQS1_N" B R 14500 9400 50 
F18 "DDR3_DQS1_P" B R 14500 9500 50 
F19 "DDR3_DM3" B R 14500 9000 50 
F20 "DDR3_DM2" B R 14500 9100 50 
F21 "DDR3_DQS2_N" B R 14500 9600 50 
F22 "DDR3_DQS2_P" B R 14500 9700 50 
F23 "DDR3_DQS3_N" B R 14500 9800 50 
F24 "DDR3_DQS3_P" B R 14500 9900 50 
F25 "DDR3_D[16..31]" B R 14500 7450 50 
F26 "DDR3_D[0..15]" B R 14500 7350 50 
F27 "DDR3_VREF" B R 14500 8450 50 
$EndSheet
$Sheet
S 19350 6800 1550 3200
U 601E7AEB
F0 "RAM" 157
F1 "RAM.sch" 157
F2 "DDR3_CK_P" I L 19350 6900 50 
F3 "DDR3_CK_N" I L 19350 7050 50 
F4 "DDR3_CKE0" I L 19350 7200 50 
F5 "DDR3_CS" I L 19350 7700 50 
F6 "DDR3_RAS" I L 19350 7900 50 
F7 "DDR3_CAS" I L 19350 7800 50 
F8 "DDR3_WE" I L 19350 7600 50 
F9 "DDR3_BA[0..2]" I L 19350 8300 50 
F10 "DDR3_A[0..14]" I L 19350 8150 50 
F11 "DDR3_VREF" B L 19350 8450 50 
F12 "DDR3_RESET" I L 19350 8000 50 
F13 "DDR3_ODT0" I L 19350 8650 50 
F14 "DDR3_DM1" I L 19350 8800 50 
F15 "DDR3_DM0" I L 19350 8900 50 
F16 "DDR3_DM3" I L 19350 9000 50 
F17 "DDR3_DM2" I L 19350 9100 50 
F18 "DDR3_DQS0_N" B L 19350 9200 50 
F19 "DDR3_DQS0_P" B L 19350 9300 50 
F20 "DDR3_DQS1_N" B L 19350 9400 50 
F21 "DDR3_DQS1_P" B L 19350 9500 50 
F22 "DDR3_DQS2_N" B L 19350 9600 50 
F23 "DDR3_DQS2_P" B L 19350 9700 50 
F24 "DDR3_DQS3_N" B L 19350 9800 50 
F25 "DDR3_DQS3_P" B L 19350 9900 50 
F26 "DDR3_D[0..15]" B L 19350 7350 50 
F27 "DDR3_D[16..31]" B L 19350 7450 50 
$EndSheet
Wire Bus Line
	19350 8300 14500 8300
Wire Bus Line
	19350 8150 14500 8150
Wire Wire Line
	19350 7600 14500 7600
Wire Wire Line
	14500 7700 19350 7700
Wire Wire Line
	19350 7800 14500 7800
Wire Wire Line
	14500 7900 19350 7900
Wire Wire Line
	19350 8000 14500 8000
Wire Bus Line
	14500 7450 19350 7450
Wire Bus Line
	19350 7350 14500 7350
Wire Wire Line
	14500 7200 19350 7200
Wire Wire Line
	19350 7050 14500 7050
Wire Wire Line
	14500 6900 19350 6900
Wire Wire Line
	14500 8800 19350 8800
Wire Wire Line
	14500 8650 19350 8650
Wire Wire Line
	19350 8900 14500 8900
Wire Wire Line
	19350 9000 14500 9000
Wire Wire Line
	19350 9100 14500 9100
Wire Wire Line
	19350 9200 14500 9200
Wire Wire Line
	14500 9300 19350 9300
Wire Wire Line
	19350 9400 14500 9400
Wire Wire Line
	14500 9500 19350 9500
Wire Wire Line
	19350 9600 14500 9600
Wire Wire Line
	19350 9700 14500 9700
Wire Wire Line
	19350 9800 14500 9800
Wire Wire Line
	19350 9900 14500 9900
Wire Wire Line
	19350 8450 14500 8450
$EndSCHEMATC
