// Seed: 3247436083
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  integer id_2 = id_1;
  logic   id_3;
  defparam id_4.id_5 = id_2 & id_1;
  assign id_2 = 1;
endmodule
