// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calc_phi_hw_HH_
#define _calc_phi_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "phiOffSet.h"
#include "calc_phi_hw_dmul_dEe.h"
#include "calc_phi_hw_sitodeOg.h"
#include "calc_phi_hw_am_adfYi.h"

namespace ap_rtl {

struct calc_phi_hw : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<19> > hwPhi_V;
    sc_in< sc_lv<5> > hwSector_V;
    sc_out< sc_lv<23> > hwPhiGlobal_V;
    sc_out< sc_logic > hwPhiGlobal_V_ap_vld;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    calc_phi_hw(sc_module_name name);
    SC_HAS_PROCESS(calc_phi_hw);

    ~calc_phi_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    phiOffSet* grp_phiOffSet_fu_150;
    calc_phi_hw_dmul_dEe<1,10,64,64,64>* calc_phi_hw_dmul_dEe_x_U6;
    calc_phi_hw_sitodeOg<1,6,32,64>* calc_phi_hw_sitodeOg_x_U7;
    calc_phi_hw_am_adfYi<1,3,19,19,19,39>* calc_phi_hw_am_adfYi_U8;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<19> > p_Val2_2_reg_105;
    sc_signal< sc_lv<19> > ap_pipeline_reg_pp0_iter2_p_Val2_2_reg_105;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<64> > grp_fu_155_p2;
    sc_signal< sc_lv<64> > reg_163;
    sc_signal< sc_lv<1> > tmp_reg_566;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_reg_566;
    sc_signal< sc_lv<1> > tmp_fu_167_p3;
    sc_signal< sc_lv<32> > tmp_21_fu_175_p1;
    sc_signal< sc_lv<19> > op2_fu_186_p2;
    sc_signal< sc_lv<19> > op2_reg_575;
    sc_signal< sc_lv<32> > tmp_20_fu_203_p1;
    sc_signal< sc_lv<64> > grp_fu_160_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_585;
    sc_signal< sc_lv<64> > tmp_1_reg_590;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > isneg_1_fu_215_p3;
    sc_signal< sc_lv<1> > isneg_1_reg_595;
    sc_signal< sc_lv<54> > man_V_5_fu_259_p3;
    sc_signal< sc_lv<54> > man_V_5_reg_600;
    sc_signal< sc_lv<1> > tmp_10_fu_267_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_607;
    sc_signal< sc_lv<1> > tmp_17_fu_279_p2;
    sc_signal< sc_lv<1> > tmp_17_reg_611;
    sc_signal< sc_lv<12> > sh_amt_1_fu_297_p3;
    sc_signal< sc_lv<12> > sh_amt_1_reg_615;
    sc_signal< sc_lv<1> > tmp_19_fu_305_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_623;
    sc_signal< sc_lv<1> > tmp_25_fu_320_p2;
    sc_signal< sc_lv<1> > tmp_25_reg_627;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<19> > tmp_31_fu_325_p2;
    sc_signal< sc_lv<19> > tmp_31_reg_631;
    sc_signal< sc_lv<1> > tmp_24_fu_331_p2;
    sc_signal< sc_lv<1> > tmp_24_reg_636;
    sc_signal< sc_lv<19> > tmp_103_fu_345_p1;
    sc_signal< sc_lv<19> > tmp_103_reg_640;
    sc_signal< sc_lv<19> > tmp_99_fu_349_p1;
    sc_signal< sc_lv<19> > tmp_99_reg_645;
    sc_signal< sc_lv<1> > isneg_fu_360_p3;
    sc_signal< sc_lv<1> > isneg_reg_650;
    sc_signal< sc_lv<54> > man_V_2_fu_404_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_655;
    sc_signal< sc_lv<1> > tmp_5_fu_412_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_662;
    sc_signal< sc_lv<1> > tmp_12_fu_424_p2;
    sc_signal< sc_lv<1> > tmp_12_reg_666;
    sc_signal< sc_lv<12> > sh_amt_fu_442_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_670;
    sc_signal< sc_lv<1> > tmp_15_fu_450_p2;
    sc_signal< sc_lv<1> > tmp_15_reg_678;
    sc_signal< sc_lv<1> > tmp_23_fu_465_p2;
    sc_signal< sc_lv<1> > tmp_23_reg_682;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<19> > tmp_28_fu_470_p2;
    sc_signal< sc_lv<19> > tmp_28_reg_686;
    sc_signal< sc_lv<1> > tmp_22_fu_476_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_691;
    sc_signal< sc_lv<19> > tmp_102_fu_490_p1;
    sc_signal< sc_lv<19> > tmp_102_reg_695;
    sc_signal< sc_lv<19> > tmp_98_fu_494_p1;
    sc_signal< sc_lv<19> > tmp_98_reg_700;
    sc_signal< sc_lv<19> > p_3_fu_497_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<19> > p_2_fu_504_p3;
    sc_signal< sc_lv<19> > grp_phiOffSet_fu_150_ap_return;
    sc_signal< sc_lv<19> > offset_V_reg_715;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<23> > tmp_4_reg_720;
    sc_signal< sc_lv<1> > tmp_104_fu_527_p3;
    sc_signal< sc_lv<1> > tmp_104_reg_727;
    sc_signal< sc_lv<1> > tmp_34_fu_537_p2;
    sc_signal< sc_lv<1> > tmp_34_reg_731;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_preg;
    sc_signal< sc_logic > grp_phiOffSet_fu_150_ap_start;
    sc_signal< sc_logic > grp_phiOffSet_fu_150_ap_done;
    sc_signal< sc_logic > grp_phiOffSet_fu_150_ap_idle;
    sc_signal< sc_logic > grp_phiOffSet_fu_150_ap_ready;
    sc_signal< sc_lv<6> > grp_phiOffSet_fu_150_sector_V;
    sc_signal< sc_lv<19> > ap_phi_precharge_reg_pp0_iter0_p_Val2_2_reg_105;
    sc_signal< sc_lv<19> > ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_105;
    sc_signal< sc_lv<23> > p_s_fu_548_p3;
    sc_signal< sc_lv<23> > ap_phi_precharge_reg_pp0_iter2_p_1_reg_140;
    sc_signal< sc_lv<23> > ap_phi_precharge_reg_pp0_iter3_p_1_reg_140;
    sc_signal< sc_lv<23> > p_1_phi_fu_143_p4;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< sc_logic > ap_grp_phiOffSet_fu_150_ap_start;
    sc_signal< sc_lv<64> > grp_fu_155_p0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > grp_fu_160_p0;
    sc_signal< sc_lv<19> > r_V_fu_180_p2;
    sc_signal< sc_lv<6> > lhs_V_1_cast_fu_192_p1;
    sc_signal< sc_lv<64> > ireg_V_1_fu_207_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_1_fu_223_p4;
    sc_signal< sc_lv<52> > tmp_97_fu_237_p1;
    sc_signal< sc_lv<53> > tmp_8_fu_241_p3;
    sc_signal< sc_lv<54> > p_Result_1_fu_249_p1;
    sc_signal< sc_lv<54> > man_V_4_fu_253_p2;
    sc_signal< sc_lv<63> > tmp_95_fu_211_p1;
    sc_signal< sc_lv<12> > tmp_7_fu_233_p1;
    sc_signal< sc_lv<12> > F2_1_fu_273_p2;
    sc_signal< sc_lv<12> > tmp_s_fu_285_p2;
    sc_signal< sc_lv<12> > tmp_18_fu_291_p2;
    sc_signal< sc_lv<19> > tmp_101_fu_317_p1;
    sc_signal< sc_lv<19> > sh_amt_1_cast1_fu_311_p1;
    sc_signal< sc_lv<32> > sh_amt_1_cast_fu_314_p1;
    sc_signal< sc_lv<54> > tmp_29_fu_336_p1;
    sc_signal< sc_lv<54> > tmp_30_fu_340_p2;
    sc_signal< sc_lv<64> > ireg_V_fu_352_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_368_p4;
    sc_signal< sc_lv<52> > tmp_94_fu_382_p1;
    sc_signal< sc_lv<53> > tmp_3_fu_386_p3;
    sc_signal< sc_lv<54> > p_Result_s_fu_394_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_398_p2;
    sc_signal< sc_lv<63> > tmp_92_fu_356_p1;
    sc_signal< sc_lv<12> > tmp_2_fu_378_p1;
    sc_signal< sc_lv<12> > F2_fu_418_p2;
    sc_signal< sc_lv<12> > tmp_13_fu_430_p2;
    sc_signal< sc_lv<12> > tmp_14_fu_436_p2;
    sc_signal< sc_lv<19> > tmp_100_fu_462_p1;
    sc_signal< sc_lv<19> > sh_amt_cast2_fu_456_p1;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_459_p1;
    sc_signal< sc_lv<54> > tmp_26_fu_481_p1;
    sc_signal< sc_lv<54> > tmp_27_fu_485_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<39> > grp_fu_555_p3;
    sc_signal< sc_lv<16> > tmp_105_fu_534_p1;
    sc_signal< sc_lv<23> > ret_V_1_fu_543_p2;
    sc_signal< sc_lv<19> > grp_fu_555_p2;
    sc_signal< sc_logic > ap_pipeline_idle_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_pp0_stage0;
    static const sc_lv<15> ap_ST_fsm_pp0_stage1;
    static const sc_lv<15> ap_ST_fsm_pp0_stage2;
    static const sc_lv<15> ap_ST_fsm_pp0_stage3;
    static const sc_lv<15> ap_ST_fsm_pp0_stage4;
    static const sc_lv<15> ap_ST_fsm_pp0_stage5;
    static const sc_lv<15> ap_ST_fsm_pp0_stage6;
    static const sc_lv<15> ap_ST_fsm_pp0_stage7;
    static const sc_lv<15> ap_ST_fsm_pp0_stage8;
    static const sc_lv<15> ap_ST_fsm_pp0_stage9;
    static const sc_lv<15> ap_ST_fsm_pp0_stage10;
    static const sc_lv<15> ap_ST_fsm_pp0_stage11;
    static const sc_lv<15> ap_ST_fsm_pp0_stage12;
    static const sc_lv<15> ap_ST_fsm_pp0_stage13;
    static const sc_lv<15> ap_ST_fsm_pp0_stage14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<64> ap_const_lv64_3ED3DBA1734F2478;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<19> ap_const_lv19_40000;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<12> ap_const_lv12_13;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<19> ap_const_lv19_7FFFF;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<23> ap_const_lv23_1;
    static const sc_lv<39> ap_const_lv39_33910;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_1_fu_273_p2();
    void thread_F2_fu_418_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_done();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_grp_phiOffSet_fu_150_ap_start();
    void thread_ap_idle();
    void thread_ap_phi_precharge_reg_pp0_iter0_p_Val2_2_reg_105();
    void thread_ap_phi_precharge_reg_pp0_iter2_p_1_reg_140();
    void thread_ap_pipeline_idle_pp0();
    void thread_ap_ready();
    void thread_exp_tmp_V_1_fu_223_p4();
    void thread_exp_tmp_V_fu_368_p4();
    void thread_grp_fu_155_p0();
    void thread_grp_fu_160_p0();
    void thread_grp_fu_555_p2();
    void thread_grp_phiOffSet_fu_150_ap_start();
    void thread_grp_phiOffSet_fu_150_sector_V();
    void thread_hwPhiGlobal_V();
    void thread_hwPhiGlobal_V_ap_vld();
    void thread_ireg_V_1_fu_207_p1();
    void thread_ireg_V_fu_352_p1();
    void thread_isneg_1_fu_215_p3();
    void thread_isneg_fu_360_p3();
    void thread_lhs_V_1_cast_fu_192_p1();
    void thread_man_V_1_fu_398_p2();
    void thread_man_V_2_fu_404_p3();
    void thread_man_V_4_fu_253_p2();
    void thread_man_V_5_fu_259_p3();
    void thread_op2_fu_186_p2();
    void thread_p_1_phi_fu_143_p4();
    void thread_p_2_fu_504_p3();
    void thread_p_3_fu_497_p3();
    void thread_p_Result_1_fu_249_p1();
    void thread_p_Result_s_fu_394_p1();
    void thread_p_s_fu_548_p3();
    void thread_r_V_fu_180_p2();
    void thread_ret_V_1_fu_543_p2();
    void thread_sh_amt_1_cast1_fu_311_p1();
    void thread_sh_amt_1_cast_fu_314_p1();
    void thread_sh_amt_1_fu_297_p3();
    void thread_sh_amt_cast2_fu_456_p1();
    void thread_sh_amt_cast_fu_459_p1();
    void thread_sh_amt_fu_442_p3();
    void thread_tmp_100_fu_462_p1();
    void thread_tmp_101_fu_317_p1();
    void thread_tmp_102_fu_490_p1();
    void thread_tmp_103_fu_345_p1();
    void thread_tmp_104_fu_527_p3();
    void thread_tmp_105_fu_534_p1();
    void thread_tmp_10_fu_267_p2();
    void thread_tmp_12_fu_424_p2();
    void thread_tmp_13_fu_430_p2();
    void thread_tmp_14_fu_436_p2();
    void thread_tmp_15_fu_450_p2();
    void thread_tmp_17_fu_279_p2();
    void thread_tmp_18_fu_291_p2();
    void thread_tmp_19_fu_305_p2();
    void thread_tmp_20_fu_203_p1();
    void thread_tmp_21_fu_175_p1();
    void thread_tmp_22_fu_476_p2();
    void thread_tmp_23_fu_465_p2();
    void thread_tmp_24_fu_331_p2();
    void thread_tmp_25_fu_320_p2();
    void thread_tmp_26_fu_481_p1();
    void thread_tmp_27_fu_485_p2();
    void thread_tmp_28_fu_470_p2();
    void thread_tmp_29_fu_336_p1();
    void thread_tmp_2_fu_378_p1();
    void thread_tmp_30_fu_340_p2();
    void thread_tmp_31_fu_325_p2();
    void thread_tmp_34_fu_537_p2();
    void thread_tmp_3_fu_386_p3();
    void thread_tmp_5_fu_412_p2();
    void thread_tmp_7_fu_233_p1();
    void thread_tmp_8_fu_241_p3();
    void thread_tmp_92_fu_356_p1();
    void thread_tmp_94_fu_382_p1();
    void thread_tmp_95_fu_211_p1();
    void thread_tmp_97_fu_237_p1();
    void thread_tmp_98_fu_494_p1();
    void thread_tmp_99_fu_349_p1();
    void thread_tmp_fu_167_p3();
    void thread_tmp_s_fu_285_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
