// Seed: 2687353819
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = id_3 == -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd89
) (
    input  uwire _id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  wand  id_4
);
  logic [-1 'b0 : -1] id_6;
  ;
  assign id_6 = id_6 == id_1;
  wire [id_0 : 1] id_7;
  or primCall (id_3, id_2, id_7, id_8, id_6);
  logic id_8 = -1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7,
      id_7
  );
endmodule
