{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742039843553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742039843557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 19:57:23 2025 " "Processing started: Sat Mar 15 19:57:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742039843557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039843557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039843557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742039843756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742039843756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742039849294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742039849307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 stopwatch.v(73) " "Verilog HDL assignment warning at stopwatch.v(73): truncated value with size 32 to match size of target (20)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849308 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 stopwatch.v(82) " "Verilog HDL assignment warning at stopwatch.v(82): truncated value with size 32 to match size of target (20)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849308 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 stopwatch.v(96) " "Verilog HDL assignment warning at stopwatch.v(96): truncated value with size 32 to match size of target (20)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849308 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(161) " "Verilog HDL assignment warning at stopwatch.v(161): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849308 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(164) " "Verilog HDL assignment warning at stopwatch.v(164): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(168) " "Verilog HDL assignment warning at stopwatch.v(168): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(171) " "Verilog HDL assignment warning at stopwatch.v(171): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(175) " "Verilog HDL assignment warning at stopwatch.v(175): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(178) " "Verilog HDL assignment warning at stopwatch.v(178): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stopwatch.v(155) " "Verilog HDL Case Statement information at stopwatch.v(155): all case item expressions in this case statement are onehot" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 stopwatch.v(11) " "Output port \"HEX6\" at stopwatch.v(11) has no driver" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742039849309 "|stopwatch"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742039849315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:UL0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:UL0\"" {  } { { "stopwatch.v" "UL0" { Text "F:/fp/q2/stopwatch/stopwatch.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_lut.v(7) " "Verilog HDL Case Statement warning at seg7_lut.v(7): incomplete case statement has no default case item" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 "|stopwatch|SEG7_LUT:UL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oSEG seg7_lut.v(5) " "Verilog HDL Always Construct warning at seg7_lut.v(5): inferring latch(es) for variable \"oSEG\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[0\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[0\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[1\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[1\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[2\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[2\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[3\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[3\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849315 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[4\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[4\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849316 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[5\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[5\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849316 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[6\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[6\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039849316 "|stopwatch|SEG7_LUT:UL0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[0\] " "Latch SEG7_LUT:UL0\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[1\] " "Latch SEG7_LUT:UL0\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[2\] " "Latch SEG7_LUT:UL0\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[3\] " "Latch SEG7_LUT:UL0\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[4\] " "Latch SEG7_LUT:UL0\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[5\] " "Latch SEG7_LUT:UL0\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[6\] " "Latch SEG7_LUT:UL0\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[0\] " "Latch SEG7_LUT:UL1\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[1\] " "Latch SEG7_LUT:UL1\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[2\] " "Latch SEG7_LUT:UL1\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[3\] " "Latch SEG7_LUT:UL1\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[4\] " "Latch SEG7_LUT:UL1\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[5\] " "Latch SEG7_LUT:UL1\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[6\] " "Latch SEG7_LUT:UL1\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[0\] " "Latch SEG7_LUT:UL2\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[1\] " "Latch SEG7_LUT:UL2\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[2\] " "Latch SEG7_LUT:UL2\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[3\] " "Latch SEG7_LUT:UL2\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[4\] " "Latch SEG7_LUT:UL2\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[5\] " "Latch SEG7_LUT:UL2\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849604 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[6\] " "Latch SEG7_LUT:UL2\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[0\] " "Latch SEG7_LUT:UL3\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[1\] " "Latch SEG7_LUT:UL3\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[2\] " "Latch SEG7_LUT:UL3\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[3\] " "Latch SEG7_LUT:UL3\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[4\] " "Latch SEG7_LUT:UL3\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[5\] " "Latch SEG7_LUT:UL3\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[6\] " "Latch SEG7_LUT:UL3\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[0\] " "Latch SEG7_LUT:UL4\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[1\] " "Latch SEG7_LUT:UL4\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[2\] " "Ports D and ENA on the latch are fed by the same signal min_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[2\] " "Latch SEG7_LUT:UL4\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[3\] " "Latch SEG7_LUT:UL4\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[2\] " "Ports D and ENA on the latch are fed by the same signal min_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[4\] " "Latch SEG7_LUT:UL4\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[5\] " "Latch SEG7_LUT:UL4\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[6\] " "Latch SEG7_LUT:UL4\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[0\] " "Latch SEG7_LUT:UL5\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[1\] " "Latch SEG7_LUT:UL5\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[2\] " "Ports D and ENA on the latch are fed by the same signal min_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[2\] " "Latch SEG7_LUT:UL5\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[3\] " "Latch SEG7_LUT:UL5\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[2\] " "Ports D and ENA on the latch are fed by the same signal min_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[4\] " "Latch SEG7_LUT:UL5\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[5\] " "Latch SEG7_LUT:UL5\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[6\] " "Latch SEG7_LUT:UL5\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742039849605 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742039849605 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 58 -1 0 } } { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742039849606 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742039849606 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742039849630 "|stopwatch|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742039849630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742039849680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742039849919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742039849976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742039849976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742039849996 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742039849996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742039849996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742039849996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742039850004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 19:57:30 2025 " "Processing ended: Sat Mar 15 19:57:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742039850004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742039850004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742039850004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742039850004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742039850889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742039850893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 19:57:30 2025 " "Processing started: Sat Mar 15 19:57:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742039850893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742039850893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742039850893 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742039850961 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1742039850961 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1742039850961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742039850999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742039850999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742039851003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742039851042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742039851042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742039851236 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742039851240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742039851337 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742039851337 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/fp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fp/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742039851338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/fp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fp/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742039851338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/fp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fp/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742039851338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/fp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fp/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742039851338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/fp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fp/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742039851338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742039851338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742039851339 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 53 " "No exact pin location assignment(s) for 7 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742039851759 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1742039851888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742039851889 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742039851889 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742039851891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742039851891 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742039851891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsec_l\[2\] " "Destination node hsec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsec_l\[3\] " "Destination node hsec_l\[3\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsec_h\[2\] " "Destination node hsec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsec_h\[3\] " "Destination node hsec_h\[3\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec_l\[2\] " "Destination node sec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec_l\[3\] " "Destination node sec_l\[3\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec_h\[2\] " "Destination node sec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec_h\[3\] " "Destination node sec_h\[3\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "min_l\[2\] " "Destination node min_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "min_l\[3\] " "Destination node min_l\[3\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742039851903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1742039851903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742039851903 ""}  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_LUT:UL0\|Mux7~0  " "Automatically promoted node SEG7_LUT:UL0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851904 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_LUT:UL1\|Mux7~0  " "Automatically promoted node SEG7_LUT:UL1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851904 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_LUT:UL2\|Mux7~0  " "Automatically promoted node SEG7_LUT:UL2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851904 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_LUT:UL3\|Mux7~0  " "Automatically promoted node SEG7_LUT:UL3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851904 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_LUT:UL4\|Mux7~0  " "Automatically promoted node SEG7_LUT:UL4\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851904 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_LUT:UL5\|Mux7~0  " "Automatically promoted node SEG7_LUT:UL5\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742039851904 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/fp/q2/stopwatch/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742039851904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742039852043 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742039852043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742039852043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742039852044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742039852044 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742039852045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742039852045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742039852045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742039852059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742039852059 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742039852059 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1742039852063 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1742039852063 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742039852063 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 18 47 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742039852064 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1742039852064 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742039852064 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742039852104 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742039852107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742039853392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742039853478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742039853500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742039857632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742039857632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742039857775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "F:/fp/q2/stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742039859304 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742039859304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742039860111 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742039860111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742039860113 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742039860185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742039860192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742039860336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742039860336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742039860461 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742039860684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/fp/q2/stopwatch/output_files/stopwatch.fit.smsg " "Generated suppressed messages file F:/fp/q2/stopwatch/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742039860921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6533 " "Peak virtual memory: 6533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742039861069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 19:57:41 2025 " "Processing ended: Sat Mar 15 19:57:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742039861069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742039861069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742039861069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742039861069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742039861856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742039861859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 19:57:41 2025 " "Processing started: Sat Mar 15 19:57:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742039861859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742039861859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742039861859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742039862011 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742039863398 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742039863449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742039863629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 19:57:43 2025 " "Processing ended: Sat Mar 15 19:57:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742039863629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742039863629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742039863629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742039863629 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742039864199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742039864487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742039864491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 19:57:44 2025 " "Processing started: Sat Mar 15 19:57:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742039864491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742039864491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742039864491 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742039864550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742039864665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742039864665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039864703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039864703 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1742039864950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742039864958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039864958 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hsec_l\[1\] hsec_l\[1\] " "create_clock -period 1.000 -name hsec_l\[1\] hsec_l\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hsec_h\[1\] hsec_h\[1\] " "create_clock -period 1.000 -name hsec_h\[1\] hsec_h\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sec_l\[1\] sec_l\[1\] " "create_clock -period 1.000 -name sec_l\[1\] sec_l\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sec_h\[1\] sec_h\[1\] " "create_clock -period 1.000 -name sec_h\[1\] sec_h\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name min_l\[1\] min_l\[1\] " "create_clock -period 1.000 -name min_l\[1\] min_l\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name min_h\[1\] min_h\[1\] " "create_clock -period 1.000 -name min_h\[1\] min_h\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742039864959 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742039864959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742039864960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742039864961 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742039864961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742039864966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742039864984 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742039864984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.705 " "Worst-case setup slack is -5.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.705            -217.667 clk  " "   -5.705            -217.667 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532             -19.663 sec_h\[1\]  " "   -3.532             -19.663 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505             -22.041 min_l\[1\]  " "   -3.505             -22.041 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501             -18.929 min_h\[1\]  " "   -3.501             -18.929 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -19.859 sec_l\[1\]  " "   -3.020             -19.859 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.815             -17.232 hsec_h\[1\]  " "   -2.815             -17.232 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.525             -15.862 hsec_l\[1\]  " "   -2.525             -15.862 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039864985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk  " "    0.289               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 hsec_l\[1\]  " "    0.626               0.000 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 hsec_h\[1\]  " "    0.657               0.000 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 min_h\[1\]  " "    0.744               0.000 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 min_l\[1\]  " "    0.885               0.000 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 sec_h\[1\]  " "    0.933               0.000 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 sec_l\[1\]  " "    1.146               0.000 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039864988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742039864989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742039864990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.520 clk  " "   -3.000             -95.520 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 sec_h\[1\]  " "    0.362               0.000 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sec_l\[1\]  " "    0.382               0.000 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 hsec_h\[1\]  " "    0.391               0.000 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 min_l\[1\]  " "    0.402               0.000 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 min_h\[1\]  " "    0.405               0.000 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 hsec_l\[1\]  " "    0.456               0.000 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039864991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039864991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742039865035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742039865047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742039865197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742039865219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742039865225 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742039865225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.101 " "Worst-case setup slack is -5.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.101            -191.915 clk  " "   -5.101            -191.915 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267             -18.307 sec_h\[1\]  " "   -3.267             -18.307 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249             -17.209 min_h\[1\]  " "   -3.249             -17.209 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.219             -20.413 min_l\[1\]  " "   -3.219             -20.413 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788             -18.288 sec_l\[1\]  " "   -2.788             -18.288 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578             -15.912 hsec_h\[1\]  " "   -2.578             -15.912 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288             -14.330 hsec_l\[1\]  " "   -2.288             -14.330 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039865227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clk  " "    0.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 hsec_l\[1\]  " "    0.590               0.000 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 hsec_h\[1\]  " "    0.693               0.000 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 min_h\[1\]  " "    0.710               0.000 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 min_l\[1\]  " "    0.863               0.000 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 sec_h\[1\]  " "    0.905               0.000 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184               0.000 sec_l\[1\]  " "    1.184               0.000 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039865230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742039865232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742039865234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.520 clk  " "   -3.000             -95.520 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 sec_h\[1\]  " "    0.278               0.000 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 sec_l\[1\]  " "    0.322               0.000 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 min_l\[1\]  " "    0.326               0.000 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 hsec_h\[1\]  " "    0.327               0.000 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 min_h\[1\]  " "    0.387               0.000 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 hsec_l\[1\]  " "    0.415               0.000 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039865236 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742039865291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742039865331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742039865333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742039865333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.444 " "Worst-case setup slack is -2.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.444             -73.532 clk  " "   -2.444             -73.532 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595              -8.335 min_h\[1\]  " "   -1.595              -8.335 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402              -7.368 sec_h\[1\]  " "   -1.402              -7.368 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249              -8.015 min_l\[1\]  " "   -1.249              -8.015 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249              -7.306 hsec_l\[1\]  " "   -1.249              -7.306 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162              -7.048 sec_l\[1\]  " "   -1.162              -7.048 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017              -6.060 hsec_h\[1\]  " "   -1.017              -6.060 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039865336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk  " "    0.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 hsec_h\[1\]  " "    0.143               0.000 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 min_h\[1\]  " "    0.155               0.000 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 hsec_l\[1\]  " "    0.163               0.000 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 min_l\[1\]  " "    0.260               0.000 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 sec_h\[1\]  " "    0.334               0.000 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 sec_l\[1\]  " "    0.365               0.000 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039865340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742039865342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742039865345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.741 clk  " "   -3.000             -78.741 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 min_h\[1\]  " "    0.353               0.000 min_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 sec_l\[1\]  " "    0.398               0.000 sec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 min_l\[1\]  " "    0.406               0.000 min_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 sec_h\[1\]  " "    0.406               0.000 sec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 hsec_h\[1\]  " "    0.407               0.000 hsec_h\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 hsec_l\[1\]  " "    0.429               0.000 hsec_l\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742039865347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742039865347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742039865625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742039865625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742039865663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 19:57:45 2025 " "Processing ended: Sat Mar 15 19:57:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742039865663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742039865663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742039865663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742039865663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742039866289 ""}
