//! Oscillator types:
//!
//! 1. LFXO, External, 32.768kHz: Low-Frequency Crystal Oscillator, which operates at lower frequencies, often in the kHz
//!    range. These are typically used for real-time clocks (RTCs) and other low-power operations.
//! 2. HFXO, External, 4..25Mhz: High-Frequency Crystal Oscillator. These can operate in the MHz range and
//!    are often used for the main clock source of a microcontroller or processor.
//! 3. LFRCO, Internal, 32.768kHz: Low-Frequency RC Oscillator, which doesn't use a crystal but rather resistor-capacitor
//!    combinations to generate a clock signal. They are generally less precise than crystal oscillators.
//! 4. HFRCO, Internal, 1..28Mhz: High-Frequency RC Oscillator, the high-frequency counterpart to LFRCO.
//! 5. USHFRCO, Internal, 48/24MHz: Universal Serial HFRCO for USB.
//!
//! There are also:
//!
//! 6. AUXHFRCO, Internal, 1-21Mhz: Auxialiary HRFCO for flash programming.
//! 7. ULFRCO, Internal, 1kHz: Ultra LFRCO for Watchdog.
//!
//! Accuracy, stability, start time, need for calibration and its time, energy consumptions differ for
//! these types. The HFRCO oscillator is a low energy oscillator with extremely short wake-up time. Therefore,
//! this oscillator is always chosen by hardware as the clock source for HFCLK when the device starts up (e.g.
//! after reset and after waking up from EM2 and EM3). After reset, the HFRCO frequency is 14 MHz.
//!
//! RC-based oscillators are inherently not precise. They have a thermal drift, which must be compensated
//! by calibration.

use crate::time_util::Hertz;
use crate::HfClkDiv;
use crate::HfCoreClkDiv;
use crate::HfCoreClkLeDiv;
use crate::HfPerClkDiv;
use crate::HfrcoBand;
use defmt::Format;
use efm32hg309_pac as pac;
use pac::msc::readctrl::Mode;

/// The hgh frequency crystal on SLSTK3400A.
pub const HFXO_FREQUENCY: Hertz = Hertz(24_000_000);
/// The low frequency crystal on SLSTK3400A.
pub const LFXO_FREQUENCY: Hertz = Hertz(32_768);
/// The high frequency RC oscillator.
pub const DEFAULT_HFRCO_FREQUENCY: Hertz = Hertz(14_000_000);
/// The low frequency RC oscillator.
pub const DEFAULT_LFRCO_FREQUENCY: Hertz = Hertz(32_768);

#[derive(Debug)]
pub enum ClockError {
    UnknownClockSource,
    UnknownHfrcoClockSource,
}

/// Threshold for inserting 1 wait state
const WAIT_STATE_1_THRESHOLD: Hertz = Hertz(16_000_000);

/// Clock Source
#[derive(Clone, Copy)]
pub enum ClockSource {
    /// Low Frequency Crystal Oscillator
    LFXO,
    /// Low Frequency Internal RC Oscillator
    LFRCO,
    /// High Frequency Internal RC Oscillator
    HFRCO(HfrcoBand),
    /// High Frequency Crystall Oscillator
    HFXO,
}

impl Format for ClockSource {
    fn format(&self, fmt: defmt::Formatter) {
        match self {
            ClockSource::LFXO => defmt::write!(fmt, "LFXO"),
            ClockSource::LFRCO => defmt::write!(fmt, "LFRCO"),
            ClockSource::HFRCO(band) => match band {
                HfrcoBand::_1mhz => defmt::write!(fmt, "HFRCO 1MHz"),
                HfrcoBand::_7mhz => defmt::write!(fmt, "HFRCO 7MHz"),
                HfrcoBand::_11mhz => defmt::write!(fmt, "HFRCO 11MHz"),
                HfrcoBand::_14mhz => defmt::write!(fmt, "HFRCO 14MHz"),
                HfrcoBand::_21mhz => defmt::write!(fmt, "HFRCO 21MHz"),
            },
            ClockSource::HFXO => defmt::write!(fmt, "HFXO"),
        }
    }
}

/// Clock and prescalers setup:
/// * hclkdiv: prescaler for HCLK clock,
/// * hfcorediv: prescaler for HFCORECLOCK from HCLK,
/// * hfperdiv:  prescaler for HFPERCLOCK from HCLK, and
/// * hfcoreclklediv: prescaler for HFCLKLE from HFCORECLOCK.
#[derive(Clone, Copy)]
pub struct ClockSetup {
    /// Clock source
    pub source: ClockSource,
    /// Divisor of base frequency to generate HFCLK
    pub hfclkdiv: HfClkDiv,
    /// Divisor of HFCLK to generate Core Clock
    pub hfcoreclkdiv: HfCoreClkDiv,
    /// Divisor of HFCLK to generate Peripheral Clock
    pub hfperclkdiv: HfPerClkDiv,
    /// Divisor of HFCLK to generate Low Energy Peripheral Clock
    pub hfcoreclklediv: HfCoreClkLeDiv,
}

impl Default for ClockSetup {
    fn default() -> Self {
        ClockSetup {
            source: ClockSource::HFRCO(HfrcoBand::_14mhz),
            hfclkdiv: HfClkDiv::Div1,
            hfcoreclkdiv: HfCoreClkDiv::Hfclk,
            hfperclkdiv: HfPerClkDiv::Hfclk,
            hfcoreclklediv: HfCoreClkLeDiv::Div2,
        }
    }
}

/// Clock Configuration
#[derive(Clone, Copy, Format)]
pub struct ClockConfiguration {
    /// Clock source
    pub source: ClockSource,
    /// Divisor of base frequency to generate HFCLK
    pub hclkdiv: u8,
    /// Divisor of HFCLK to generate Core Clock
    pub hfcoreclkdiv: u8,
    /// Divisor of HFCLK to generate Peripheral Clock
    pub hfperclkdiv: u8,
    /// 2 or 4
    pub hfcoreclklediv: u8,
    /// HFCLK/hclkdiv
    pub hclkfreq: Hertz,
    /// HFCLK/hclkdiv/corediv
    pub hfcoreclkfreq: Hertz,
    /// HFCLK/hclkdiv/perdiv
    pub hfperclkfreq: Hertz,
}

/// Get the Production Revision of the chip.
/// DEVINFO is not in the HG309 SVD; all Tomu boards are rev >= 19.
fn get_prod_rev() -> u8 {
    19
}

/// Returns clock configuration.
pub fn get_clock_config() -> Result<ClockConfiguration, ClockError> {
    let source;
    let basefreq;
    let cmu = unsafe { &*pac::Cmu::ptr() };
    let status = cmu.status().read();

    if status.hfrcosel().bit() {
        if let Some(band) = cmu.hfrcoctrl().read().band().variant() {
            match band {
                HfrcoBand::_1mhz => {
                    if get_prod_rev() >= 19 {
                        basefreq = 1200000;
                    } else {
                        basefreq = 1000000;
                    }
                }
                HfrcoBand::_7mhz => {
                    if get_prod_rev() >= 19 {
                        basefreq = 6600000;
                    } else {
                        basefreq = 7000000;
                    }
                }
                HfrcoBand::_11mhz => {
                    basefreq = 11000000;
                }
                HfrcoBand::_14mhz => {
                    basefreq = 14000000;
                }
                HfrcoBand::_21mhz => {
                    basefreq = 21000000;
                }
            }
            source = ClockSource::HFRCO(band);
        } else {
            return Err(ClockError::UnknownHfrcoClockSource);
        }
    } else if status.lfrcosel().bit() {
        basefreq = DEFAULT_LFRCO_FREQUENCY.0;
        source = ClockSource::LFRCO;
    } else if status.lfxosel().bit() {
        basefreq = LFXO_FREQUENCY.0;
        source = ClockSource::LFXO;
    } else if status.hfxosel().bit() {
        basefreq = HFXO_FREQUENCY.0;
        source = ClockSource::HFXO;
    } else {
        return Err(ClockError::UnknownClockSource);
    }

    let hclkdiv = cmu.ctrl().read().hfclkdiv().bits();
    let corediv = cmu.hfcoreclkdiv().read().hfcoreclkdiv().bits();
    let hfcoreclklediv = 1 << (cmu.hfcoreclkdiv().read().hfcoreclklediv().bit() as u8 + 1);
    let perdiv = cmu.hfperclkdiv().read().hfperclkdiv().bits();
    let hclkfreq = basefreq / (hclkdiv as u32 + 1);
    let corefreq = hclkfreq / (1 << corediv);
    let perfreq = hclkfreq / (1 << perdiv);

    Ok(ClockConfiguration {
        source,
        hclkdiv: hclkdiv + 1,
        hclkfreq: Hertz(hclkfreq),
        hfcoreclkfreq: Hertz(corefreq),
        hfcoreclkdiv: 1 << corediv,
        hfperclkfreq: Hertz(perfreq),
        hfperclkdiv: 1 << perdiv,
        hfcoreclklediv,
    })
}

pub fn setup_clocks(clock_setup: &ClockSetup) -> Result<ClockConfiguration, ClockError> {
    let cmu = unsafe { &*pac::Cmu::ptr() };

    // Set wait states for the worst case for the flash access time.
    let msc = unsafe { &*pac::Msc::ptr() };
    let msc_read_ctrl = &msc.readctrl();
    // MSC_READCTL:
    //
    // If software wants to set a core clock frequency above 16 MHz, this register
    // must be set to WS1 before the core clock is switched to the higher frequency.
    // When changing to a lower frequency, this register can be set to WS0 after the
    // frequency transition has been completed. After reset, the core clock is 14 MHz
    // from the HFRCO but the MODE field of MSC_READCTRL register is set to WS1. This
    // is because the HFRCO may produce a frequency above 16 MHz before it is calibrated.
    // If the HFRCO is used as clock source, wait until the oscillator is stable on
    // the new frequency to avoid unpredictable behavior.
    //
    // Value | Mode | Description
    // ------|------|-------------------------------------------------------------------
    // 0     | WS0  | Zero wait-states inserted in fetch or read transfers.
    // 1     | WS1  | One wait-state inserted for each fetch or read transfer. This mode
    //       |      | is required for a core frequency above 16 MHz
    msc_read_ctrl.write(|w: &mut pac::msc::readctrl::W| w.mode().variant(Mode::Ws1));

    // Set the clock divisors to 1.
    cmu.ctrl()
        .write(|w: &mut pac::cmu::ctrl::W| unsafe { w.hfclkdiv().bits(HfClkDiv::Div1 as u8) });
    cmu.hfcoreclkdiv()
        .write(|w: &mut pac::cmu::hfcoreclkdiv::W| w.hfcoreclkdiv().variant(HfCoreClkDiv::Hfclk));
    cmu.hfperclkdiv()
        .write(|w: &mut pac::cmu::hfperclkdiv::W| w.hfperclkdiv().variant(HfPerClkDiv::Hfclk));

    let change_freq_and_wait = || {
        match clock_setup.source {
            ClockSource::HFRCO(band) => {
                // Configure band and tuning from DEVINFO (factory calibration).
                // DEVINFO base = 0x0FE081B0; HFRCOCAL0 = +0x28, HFRCOCAL1 = +0x2C
                let hfrcocal0 = unsafe { core::ptr::read_volatile(0x0FE0_81D8 as *const u32) };
                let hfrcocal1 = unsafe { core::ptr::read_volatile(0x0FE0_81DC as *const u32) };
                let tuning = match band {
                    HfrcoBand::_1mhz => (hfrcocal0 & 0x1F) as u8, // band1: bits [4:0]
                    HfrcoBand::_7mhz => ((hfrcocal0 >> 8) & 0x1F) as u8, // band7: bits [12:8]
                    HfrcoBand::_11mhz => ((hfrcocal0 >> 16) & 0x1F) as u8, // band11: bits [20:16]
                    HfrcoBand::_14mhz => ((hfrcocal0 >> 24) & 0x1F) as u8, // band14: bits [28:24]
                    HfrcoBand::_21mhz => (hfrcocal1 & 0x1F) as u8, // band21: bits [4:0]
                };
                cmu.hfrcoctrl().write(|w: &mut pac::cmu::hfrcoctrl::W| {
                    w.band().variant(band);
                    unsafe { w.tuning().bits(tuning) }
                });

                // Check if HFRCO is already enabled.
                if !cmu.status().read().hfrcordy().bit() {
                    // Enable HFRCO and wait until it is stable.
                    cmu.oscencmd()
                        .write(|w: &mut pac::cmu::oscencmd::W| w.hfrcoen().set_bit());
                    // Wait until ready.
                    while !cmu.status().read().hfrcoens().bit() {}
                    while !cmu.status().read().hfrcordy().bit() {}
                }

                // Select HFRCO as source for HFCLK.
                cmu.cmd()
                    .write(|w: &mut pac::cmu::cmd::W| w.hfclksel().hfrco());
                while !cmu.status().read().hfrcosel().bit() {}
            }
            ClockSource::HFXO => {
                // Check if HFXO is already enabled.
                if !cmu.status().read().hfxordy().bit() {
                    // Enable HFXO and wait until it is stable.
                    cmu.oscencmd()
                        .write(|w: &mut pac::cmu::oscencmd::W| w.hfxoen().set_bit());
                    while !cmu.status().read().hfxoens().bit() {}
                    while !cmu.status().read().hfxordy().bit() {}
                }

                // Select HFXO as source for HFCLK.
                cmu.cmd()
                    .write(|w: &mut pac::cmu::cmd::W| w.hfclksel().hfxo());
                while !cmu.status().read().hfxosel().bit() {}
            }
            ClockSource::LFRCO => {
                // Check if LFRCO is already enabled.
                if !cmu.status().read().lfrcordy().bit() {
                    // Enable LFRCO and wait until it is stable.
                    cmu.oscencmd()
                        .write(|w: &mut pac::cmu::oscencmd::W| w.lfrcoen().set_bit());
                    while !cmu.status().read().lfrcoens().bit() {}
                    while !cmu.status().read().lfrcordy().bit() {}
                }

                // Select LFRCO as source for HFCLK.
                cmu.cmd()
                    .write(|w: &mut pac::cmu::cmd::W| w.hfclksel().lfrco());
                while !cmu.status().read().lfrcosel().bit() {}
            }
            ClockSource::LFXO => {
                // Check if LFXO is already enabled.
                if !cmu.status().read().lfxordy().bit() {
                    // Enable LFXO and wait until it is stable.
                    cmu.oscencmd()
                        .write(|w: &mut pac::cmu::oscencmd::W| w.lfxoen().set_bit());
                    while !cmu.status().read().lfxoens().bit() {}
                    while !cmu.status().read().lfxordy().bit() {}
                }

                // Select LFXO as source for HFCLK.
                cmu.cmd()
                    .write(|w: &mut pac::cmu::cmd::W| w.hfclksel().lfxo());
                while !cmu.status().read().lfxosel().bit() {}
            }
        }

        Ok(())
    };

    // TODO: restore wait states on error?
    change_freq_and_wait()?;

    // Set the clock div, core clock and and the peripheral clock divisors
    cmu.ctrl().write(|w: &mut pac::cmu::ctrl::W| unsafe {
        w.hfclkdiv().bits(clock_setup.hfclkdiv as u8)
    });
    cmu.hfcoreclkdiv()
        .write(|w: &mut pac::cmu::hfcoreclkdiv::W| {
            w.hfcoreclkdiv().variant(clock_setup.hfcoreclkdiv)
        });
    cmu.hfperclkdiv()
        .write(|w: &mut pac::cmu::hfperclkdiv::W| w.hfperclkdiv().variant(clock_setup.hfperclkdiv));

    // Set the low-energy clock prescaler.
    cmu.hfcoreclkdiv()
        .write(|w: &mut pac::cmu::hfcoreclkdiv::W| {
            w.hfcoreclklediv()
                .bit(clock_setup.hfcoreclklediv == HfCoreClkLeDiv::Div4)
        });

    // TODO: assert on the configuration matching what was intended to have been set.
    let clock_config_ready = get_clock_config()?;

    // If the new frequency is below the threshold, no wait state is rwquired when reading the flash.
    if clock_config_ready.hclkfreq <= WAIT_STATE_1_THRESHOLD {
        msc_read_ctrl.write(|w: &mut pac::msc::readctrl::W| w.mode().variant(Mode::Ws0));
    }

    Ok(clock_config_ready)
}

pub fn lock_clock_config() {
    todo!("lock_clock_config");
}

pub fn enable_gpio_clock() {
    let cmu = unsafe { &*pac::Cmu::ptr() };
    cmu.hfperclken0().write(|w: &mut pac::cmu::hfperclken0::W| {
        w.gpio().set_bit();
        w
    });
}

pub fn disable_gpio_clock() {
    let cmu = unsafe { &*pac::Cmu::ptr() };
    cmu.hfperclken0()
        .write(|w: &mut pac::cmu::hfperclken0::W| w.gpio().clear_bit());
}
