Microsemi Libero Software
Version: 11.6.0.34
Release: v11.6

Info: The design transceiver_integration.adb was last modified by software version 11.6.0.34.
Opened an existing Libero design transceiver_integration.adb.
'BA_NAME' set to 'transceiver_integration_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
While analyzing gated clock network, ambiguities have been found on gates
spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO:Y,
spi_master_0/un1_rst_1_inferred_clock_RNO:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Apr 01 16:51:43 2016

Placer Finished: Fri Apr 01 16:51:55 2016
Total Placer CPU Time:     00:00:12

                        o - o - o - o - o - o

While analyzing gated clock network, ambiguities have been found on gates
spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO:Y,
spi_master_0/un1_rst_1_inferred_clock_RNO:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router 
Design: transceiver_integration         Started: Fri Apr 01 16:51:58 2016

While analyzing gated clock network, ambiguities have been found on gates
spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO:Y,
spi_master_0/un1_rst_1_inferred_clock_RNO:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
 
While analyzing gated clock network, ambiguities have been found on gates
spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO:Y,
spi_master_0/un1_rst_1_inferred_clock_RNO:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO:Y,
spi_master_0/un1_rst_1_inferred_clock_RNO:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router completed successfully.

Design: transceiver_integration         
Finished: Fri Apr 01 16:52:29 2016
Total CPU Time:     00:00:30            Total Elapsed Time: 00:00:31
Total Memory Usage: 377.7 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO:Y,
spi_master_0/un1_rst_1_inferred_clock_RNO:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:52 )
Wrote status report to file: transceiver_integration_place_and_route_report.txt

The Report command succeeded ( 00:00:01 )
Wrote globalnet report to file: transceiver_integration_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: transceiver_integration_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: transceiver_integration_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: transceiver_integration_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: transceiver_integration_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\designer\impl1\transceiv\
er_integration.adb.

The Execute Script command succeeded ( 00:00:56 )
Design closed.

