Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 02:54:52 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (14)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.896ns (52.816%)  route 4.374ns (47.184%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.084 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.767     6.851    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.419     9.270 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.270    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 5.002ns (54.224%)  route 4.223ns (45.776%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.943 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.943    compressor/chain2_0/carryout[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.177 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.616     6.793    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     9.225 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.225    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 4.963ns (53.848%)  route 4.254ns (46.152%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.943 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.943    compressor/chain2_0/carryout[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.173 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.647     6.820    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     9.216 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.216    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 4.831ns (53.183%)  route 4.253ns (46.817%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.035 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.646     6.681    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.403     9.083 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.083    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 4.613ns (50.799%)  route 4.468ns (49.201%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src5_reg[10]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[10]/Q
                         net (fo=5, routed)           1.078     1.419    compressor/chain0_5/src5[4]
    SLICE_X7Y70                                                       r  compressor/chain0_5/lut5_prop3/I3
    SLICE_X7Y70          LUT5 (Prop_lut5_I3_O)        0.097     1.516 r  compressor/chain0_5/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.516    compressor/chain0_5/prop[3]
    SLICE_X7Y70                                                       r  compressor/chain0_5/carry4_inst0/S[3]
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.815 r  compressor/chain0_5/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_5/carryout[3]
    SLICE_X7Y71                                                       r  compressor/chain0_5/carry4_inst1/CI
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.996 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           1.053     3.049    compressor/chain1_1/src6[3]
    SLICE_X4Y70                                                       r  compressor/chain1_1/lut5_prop7/I2
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.230     3.279 r  compressor/chain1_1/lut5_prop7/O
                         net (fo=1, routed)           0.000     3.279    compressor/chain1_1/prop[7]
    SLICE_X4Y70                                                       r  compressor/chain1_1/carry4_inst1/S[3]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.578 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.578    compressor/chain1_1/carryout[7]
    SLICE_X4Y71                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.812 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.603     4.415    compressor/chain2_0/dst[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut2_prop13/I1
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.234     4.649 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.649    compressor/chain2_0/prop[13]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.061 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.733     6.795    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.286     9.080 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.080    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 4.935ns (54.403%)  route 4.136ns (45.597%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.943 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.943    compressor/chain2_0/carryout[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.124 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.530     6.653    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     9.072 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.072    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.066ns  (logic 4.891ns (53.951%)  route 4.175ns (46.049%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.088 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.568     6.656    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.410     9.066 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.066    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.893ns (54.070%)  route 4.156ns (45.930%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.943 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.943    compressor/chain2_0/carryout[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.102 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.549     6.651    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     9.049 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.049    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.797ns (54.866%)  route 3.946ns (45.134%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.854 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.854    compressor/chain2_0/carryout[7]
    SLICE_X3Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.013 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.339     6.352    dst9_OBUF[0]
    V16                                                               r  dst9_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.391     8.743 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.743    dst9[0]
    V16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.720ns (54.489%)  route 3.943ns (45.511%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.872     1.213    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X3Y66                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X3Y66          LUT6 (Prop_lut6_I1_O)        0.097     1.310 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.310    compressor/chain0_2/lut6_2_inst1_n_1
    SLICE_X3Y66                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.787 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.025     2.811    compressor/chain1_1/lut6_2_inst0/I1
    SLICE_X4Y69                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.234     3.045 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.045    compressor/chain1_1/prop[0]
    SLICE_X4Y69                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.497 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.710     4.208    compressor/chain2_0/dst[3]
    SLICE_X3Y69                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.234     4.442 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.442    compressor/chain2_0/prop[5]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.919 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.336     6.255    dst8_OBUF[0]
    U17                                                               r  dst8_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408     8.663 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.663    dst8[0]
    U17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.837%)  route 0.061ns (32.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.061     0.189    src13[9]
    SLICE_X7Y73          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE                         0.000     0.000 r  src4_reg[9]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src4[9]
    SLICE_X7Y68          FDRE                                         r  src4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.775%)  route 0.064ns (33.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src8_reg[9]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src8[9]
    SLICE_X7Y69          FDRE                                         r  src8_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.360%)  route 0.068ns (34.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src5_reg[5]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[5]/Q
                         net (fo=5, routed)           0.068     0.196    src5[5]
    SLICE_X1Y68          FDRE                                         r  src5_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.258%)  route 0.068ns (34.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[3]/Q
                         net (fo=5, routed)           0.068     0.196    src4[3]
    SLICE_X1Y72          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.524%)  route 0.080ns (38.476%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[1]/Q
                         net (fo=5, routed)           0.080     0.208    src7[1]
    SLICE_X1Y68          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.717%)  route 0.067ns (31.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src7_reg[9]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src7_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src7[9]
    SLICE_X6Y72          FDRE                                         r  src7_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.112%)  route 0.060ns (26.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  src12_reg[10]/C
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src12_reg[10]/Q
                         net (fo=5, routed)           0.060     0.224    src12[10]
    SLICE_X7Y73          FDRE                                         r  src12_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.036%)  route 0.113ns (46.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=5, routed)           0.113     0.241    src8[7]
    SLICE_X7Y69          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[6]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[6]/Q
                         net (fo=2, routed)           0.111     0.252    src10[6]
    SLICE_X6Y73          FDRE                                         r  src10_reg[7]/D
  -------------------------------------------------------------------    -------------------





