#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Sun Apr  1 13:05:14 2018
# Process ID: 6024
# Current directory: C:/Users/meera/single_precision
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3056 C:\Users\meera\single_precision\single_precision.xpr
# Log file: C:/Users/meera/single_precision/vivado.log
# Journal file: C:/Users/meera/single_precision\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/meera/single_precision/single_precision.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 743.680 ; gain = 71.316
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 2
[Sun Apr  1 13:05:45 2018] Launched synth_2...
Run output will be captured here: C:/Users/meera/single_precision/single_precision.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
[Sun Apr  1 13:07:35 2018] Launched synth_2...
Run output will be captured here: C:/Users/meera/single_precision/single_precision.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1174.359 ; gain = 399.336
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1334.836 ; gain = 160.477
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'singleaddsub_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj singleaddsub_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleaddsub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meera/single_precision/single_precision.srcs/sim_1/new/singleaddsub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleaddsub_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 21a1558613254d9b90a24b876f5385e7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot singleaddsub_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.singleaddsub_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "singleaddsub_tb_time_synth.sdf", for root module "singleaddsub_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "singleaddsub_tb_time_synth.sdf", for root module "singleaddsub_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.singleaddsub
Compiling module xil_defaultlib.singleaddsub_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleaddsub_tb_time_synth

****** Webtalk v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/xsim.dir/singleaddsub_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/xsim.dir/singleaddsub_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr  1 13:09:20 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 52.301 ; gain = 0.988
INFO: [Common 17-206] Exiting Webtalk at Sun Apr  1 13:09:20 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1726.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleaddsub_tb_time_synth -key {Post-Synthesis:sim_1:Timing:singleaddsub_tb} -tclbatch {singleaddsub_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source singleaddsub_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   4out=00000000000000000000000000000000
                 456out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 556out=01000001100010010011001100110011
                 656out=11000001001111011001100110011001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleaddsub_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 1726.656 ; gain = 951.633
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleaddsub_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleaddsub_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meera/single_precision/single_precision.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleaddsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meera/single_precision/single_precision.srcs/sim_1/new/singleaddsub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleaddsub_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 21a1558613254d9b90a24b876f5385e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleaddsub_tb_behav xil_defaultlib.singleaddsub_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleaddsub
Compiling module xil_defaultlib.singleaddsub_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleaddsub_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleaddsub_tb_behav -key {Behavioral:sim_1:Functional:singleaddsub_tb} -tclbatch {singleaddsub_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source singleaddsub_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 150out=0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 250out=1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 350out=11000001000100100110011001100111
                 450out=11000001001111011001100110011001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleaddsub_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.402 ; gain = 5.879
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1745.711 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'singleaddsub_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj singleaddsub_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim/singleaddsub_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleaddsub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meera/single_precision/single_precision.srcs/sim_1/new/singleaddsub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleaddsub_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 21a1558613254d9b90a24b876f5385e7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot singleaddsub_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.singleaddsub_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "singleaddsub_tb_time_synth.sdf", for root module "singleaddsub_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "singleaddsub_tb_time_synth.sdf", for root module "singleaddsub_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.singleaddsub
Compiling module xil_defaultlib.singleaddsub_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleaddsub_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1750.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/meera/single_precision/single_precision.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleaddsub_tb_time_synth -key {Post-Synthesis:sim_1:Timing:singleaddsub_tb} -tclbatch {singleaddsub_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source singleaddsub_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   4out=00000000000000000000000000000000
                 456out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 556out=01000001100010010011001100110011
                 656out=11000001001111011001100110011001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleaddsub_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1750.297 ; gain = 4.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  1 13:19:39 2018...
