#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Mar  8 17:13:40 2025
# Process ID         : 22584
# Current directory  : C:/Users/91629/Desktop/32bit_ALU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3500 C:\Users\91629\Desktop\32bit_ALU\32bit_ALU.xpr
# Log file           : C:/Users/91629/Desktop/32bit_ALU/vivado.log
# Journal file       : C:/Users/91629/Desktop/32bit_ALU\vivado.jou
# Running On         : wangzhangzhuo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16334 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27609 MB
# Available Virtual  : 8570 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/桌面/1/32bit_ALU/32bit_ALU' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '32bit_ALU.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3To8
INFO: [VRFC 10-311] analyzing module Decoder_2To4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_1bit
INFO: [VRFC 10-311] analyzing module shifter_2bit
INFO: [VRFC 10-311] analyzing module shifter_4bit
INFO: [VRFC 10-311] analyzing module shifter_8bit
INFO: [VRFC 10-311] analyzing module shifter_16bit
INFO: [VRFC 10-311] analyzing module shifter_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_1bit
INFO: [VRFC 10-311] analyzing module CLA_4bit
INFO: [VRFC 10-311] analyzing module CLA_Add_4bit
INFO: [VRFC 10-311] analyzing module CLA_Add_16bit
INFO: [VRFC 10-311] analyzing module CLA_Add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cut_decoder
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'judge' is not allowed [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:16]
INFO: [VRFC 10-311] analyzing module CutL
INFO: [VRFC 10-311] analyzing module CutR
INFO: [VRFC 10-311] analyzing module Truncate_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder_3To8
Compiling module xil_defaultlib.Add_1bit
Compiling module xil_defaultlib.CLA_4bit
Compiling module xil_defaultlib.CLA_Add_4bit
Compiling module xil_defaultlib.CLA_Add_16bit
Compiling module xil_defaultlib.CLA_Add_32bit
Compiling module xil_defaultlib.Decoder_2To4
Compiling module xil_defaultlib.shifter_1bit
Compiling module xil_defaultlib.shifter_2bit
Compiling module xil_defaultlib.shifter_4bit
Compiling module xil_defaultlib.shifter_8bit
Compiling module xil_defaultlib.shifter_16bit
Compiling module xil_defaultlib.shifter_32bit
Compiling module xil_defaultlib.Cut_decoder
Compiling module xil_defaultlib.CutL
Compiling module xil_defaultlib.CutR
Compiling module xil_defaultlib.Truncate_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Not_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.ALU_32bit
Compiling module xil_defaultlib.test_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.125 ; gain = 22.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3To8
INFO: [VRFC 10-311] analyzing module Decoder_2To4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_1bit
INFO: [VRFC 10-311] analyzing module shifter_2bit
INFO: [VRFC 10-311] analyzing module shifter_4bit
INFO: [VRFC 10-311] analyzing module shifter_8bit
INFO: [VRFC 10-311] analyzing module shifter_16bit
INFO: [VRFC 10-311] analyzing module shifter_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_1bit
INFO: [VRFC 10-311] analyzing module CLA_4bit
INFO: [VRFC 10-311] analyzing module CLA_Add_4bit
INFO: [VRFC 10-311] analyzing module CLA_Add_16bit
INFO: [VRFC 10-311] analyzing module CLA_Add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cut_decoder
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'judge' is not allowed [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:16]
INFO: [VRFC 10-311] analyzing module CutL
INFO: [VRFC 10-311] analyzing module CutR
INFO: [VRFC 10-311] analyzing module Truncate_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
WARNING: [VRFC 10-8497] literal value 'b1000 truncated to fit in 3 bits [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v:113]
WARNING: [VRFC 10-8497] literal value 'b1001 truncated to fit in 3 bits [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:383]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:384]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:385]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:386]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:387]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:388]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:389]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:390]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:391]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:392]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:393]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:394]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:395]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:396]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:397]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:398]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:399]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:400]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:401]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:402]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:403]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:404]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:405]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:406]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:407]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:408]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:409]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:410]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:411]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:412]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:413]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:414]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:420]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:421]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:422]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:423]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:424]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:425]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:426]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:427]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:428]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:429]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:430]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:431]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:432]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:433]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:434]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:435]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:436]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:437]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:438]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:439]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:440]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:441]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:442]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:443]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:444]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:445]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:446]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:447]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:448]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:449]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:450]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:451]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder_3To8
Compiling module xil_defaultlib.Add_1bit
Compiling module xil_defaultlib.CLA_4bit
Compiling module xil_defaultlib.CLA_Add_4bit
Compiling module xil_defaultlib.CLA_Add_16bit
Compiling module xil_defaultlib.CLA_Add_32bit
Compiling module xil_defaultlib.Decoder_2To4
Compiling module xil_defaultlib.shifter_1bit
Compiling module xil_defaultlib.shifter_2bit
Compiling module xil_defaultlib.shifter_4bit
Compiling module xil_defaultlib.shifter_8bit
Compiling module xil_defaultlib.shifter_16bit
Compiling module xil_defaultlib.shifter_32bit
Compiling module xil_defaultlib.Cut_decoder
Compiling module xil_defaultlib.CutL
Compiling module xil_defaultlib.CutR
Compiling module xil_defaultlib.Truncate_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Not_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.ALU_32bit
Compiling module xil_defaultlib.test_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.621 ; gain = 5.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3To8
INFO: [VRFC 10-311] analyzing module Decoder_2To4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_1bit
INFO: [VRFC 10-311] analyzing module shifter_2bit
INFO: [VRFC 10-311] analyzing module shifter_4bit
INFO: [VRFC 10-311] analyzing module shifter_8bit
INFO: [VRFC 10-311] analyzing module shifter_16bit
INFO: [VRFC 10-311] analyzing module shifter_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_1bit
INFO: [VRFC 10-311] analyzing module CLA_4bit
INFO: [VRFC 10-311] analyzing module CLA_Add_4bit
INFO: [VRFC 10-311] analyzing module CLA_Add_16bit
INFO: [VRFC 10-311] analyzing module CLA_Add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cut_decoder
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'judge' is not allowed [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:16]
INFO: [VRFC 10-311] analyzing module CutL
INFO: [VRFC 10-311] analyzing module CutR
INFO: [VRFC 10-311] analyzing module Truncate_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
WARNING: [VRFC 10-8497] literal value 'b1000 truncated to fit in 3 bits [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v:113]
WARNING: [VRFC 10-8497] literal value 'b1001 truncated to fit in 3 bits [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v:121]
WARNING: [VRFC 10-8497] literal value 'b1010 truncated to fit in 3 bits [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v:128]
WARNING: [VRFC 10-8497] literal value 'b1011 truncated to fit in 3 bits [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v:136]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:348]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:349]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:350]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:351]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:352]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:353]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:354]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:355]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:356]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:357]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:358]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:359]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:360]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:361]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:362]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:363]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:364]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:365]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:366]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:367]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:368]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:369]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:370]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:371]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:372]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:373]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:374]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:375]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:376]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:377]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:378]
WARNING: [VRFC 10-3705] select index 8 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:379]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:385]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:386]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:387]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:388]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:389]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:390]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:391]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:392]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:393]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:394]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:395]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:396]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:397]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:398]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:399]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:400]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:401]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:402]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:403]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:404]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:405]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:406]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:407]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:408]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:409]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:410]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:411]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:412]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:413]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:414]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:415]
WARNING: [VRFC 10-3705] select index 9 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:416]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:422]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:423]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:424]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:425]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:426]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:427]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:428]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:429]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:430]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:431]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:432]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:433]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:434]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:435]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:436]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:437]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:438]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:439]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:440]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:441]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:442]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:443]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:444]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:445]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:446]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:447]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:448]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:449]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:450]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:451]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:452]
WARNING: [VRFC 10-3705] select index 10 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:453]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:459]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:460]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:461]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:462]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:463]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:464]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:465]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:466]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:467]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:468]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:469]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:470]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:471]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:472]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:473]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:474]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:475]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:476]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:477]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:478]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:479]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:480]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:481]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:482]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:483]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:484]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:485]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:486]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:487]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:488]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:489]
WARNING: [VRFC 10-3705] select index 11 into 'y' is out of bounds [C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:490]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder_3To8
Compiling module xil_defaultlib.Add_1bit
Compiling module xil_defaultlib.CLA_4bit
Compiling module xil_defaultlib.CLA_Add_4bit
Compiling module xil_defaultlib.CLA_Add_16bit
Compiling module xil_defaultlib.CLA_Add_32bit
Compiling module xil_defaultlib.Decoder_2To4
Compiling module xil_defaultlib.shifter_1bit
Compiling module xil_defaultlib.shifter_2bit
Compiling module xil_defaultlib.shifter_4bit
Compiling module xil_defaultlib.shifter_8bit
Compiling module xil_defaultlib.shifter_16bit
Compiling module xil_defaultlib.shifter_32bit
Compiling module xil_defaultlib.Cut_decoder
Compiling module xil_defaultlib.CutL
Compiling module xil_defaultlib.CutR
Compiling module xil_defaultlib.Truncate_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Not_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.ALU_32bit
Compiling module xil_defaultlib.test_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2297.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2297.301 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.runs/synth_1

launch_runs impl_1 -jobs 8
[Sat Mar  8 17:36:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.runs/synth_1/runme.log
[Sat Mar  8 17:36:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2334.766 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2334.766 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2334.766 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2334.766 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.766 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2334.766 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2334.766 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2334.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2578.215 ; gain = 243.449
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar  8 17:38:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2584.965 ; gain = 2.059
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.runs/impl_1/ALU_Display.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/91629/Desktop/32bit_ALU/32bit_ALU.runs/impl_1/ALU_Display.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.852 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  8 17:50:02 2025...
