module testbench;
    logic [3:0] d;
    logic [1:0] sel;
    logic y;

    mux4to1 uut (
        .d(d),
        .sel(sel),
        .y(y)
    );

    initial begin
        d = 4'b1010;
        sel = 2'b00; #10;
        sel = 2'b01; #10;
        sel = 2'b10; #10;
        sel = 2'b11; #10;
        $finish;
    end

    initial begin
        $dumpfile("mux4to1.vcd");
        $dumpvars(0, testbench);
    end
endmodule
