Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Thu Aug 21 19:55:40 2014
| Host             : XSJYCW33 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb
| Design           : wave_gen
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.198  |
| Dynamic (W)              | 0.126  |
| Device Static (W)        | 0.072  |
| Total Off-Chip Power (W) | 0.000  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        5 |       --- |             --- |
| Slice Logic    |     0.002 |     1389 |       --- |             --- |
|   LUT as Logic |     0.002 |      542 |     20800 |            2.60 |
|   Register     |    <0.001 |      591 |     41600 |            1.42 |
|   CARRY4       |    <0.001 |       29 |      8150 |            0.35 |
|   F7/F8 Muxes  |    <0.001 |        3 |     32600 |           <0.01 |
|   Others       |     0.000 |       78 |       --- |             --- |
| Signals        |     0.002 |     1037 |       --- |             --- |
| Block RAM      |     0.002 |        1 |        50 |            2.00 |
| MMCM           |     0.106 |        1 |         5 |           20.00 |
| I/O            |     0.009 |       17 |       106 |           16.03 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.198 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.011 |      0.010 |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-----------------------------------------------+-----------------+
| Clock             | Domain                                        | Constraint (ns) |
+-------------------+-----------------------------------------------+-----------------+
| clk_out1_clk_core | clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |            10.0 |
| clk_pin           | clk_pin                                       |            10.0 |
| clkfbout_clk_core | clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |            10.0 |
| clk_samp          | clk_gen_i0/clk_samp                           |           320.0 |
| clk_out2_clk_core | clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |            10.0 |
+-------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| wave_gen                                          |     0.126 |
|   char_fifo_i                                     |     0.003 |
|     fifo_generator_0                              |     0.003 |
|       U0                                          |     0.003 |
|         inst_fifo_gen                             |     0.003 |
|           gconvfifo.rf                            |     0.003 |
|             grf.rf                                |     0.003 |
|               gntv_or_sync_fifo.gcx.clkx          |     0.001 |
|                 gsync_stage[1].rd_stg_inst        |    <0.001 |
|                 gsync_stage[1].wr_stg_inst        |    <0.001 |
|                 gsync_stage[2].rd_stg_inst        |    <0.001 |
|                 gsync_stage[2].wr_stg_inst        |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                 gr1.rfwft                         |    <0.001 |
|                 gras.rsts                         |    <0.001 |
|                   c0                              |    <0.001 |
|                   c1                              |    <0.001 |
|                 rpntr                             |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                 gwas.wsts                         |    <0.001 |
|                   c1                              |    <0.001 |
|                   c2                              |    <0.001 |
|                 wpntr                             |    <0.001 |
|               gntv_or_sync_fifo.mem               |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg          |    <0.001 |
|                   inst_blk_mem_gen                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen |    <0.001 |
|                       valid.cstr                  |    <0.001 |
|                         ramloop[0].ram.r          |    <0.001 |
|                           prim_noinit.ram         |    <0.001 |
|               rstblk                              |    <0.001 |
|   clk_gen_i0                                      |     0.107 |
|     clk_core_i0                                   |     0.107 |
|       inst                                        |     0.107 |
|     clk_div_i0                                    |    <0.001 |
|   clkx_nsamp_i0                                   |    <0.001 |
|     meta_harden_bus_new_i0                        |    <0.001 |
|   clkx_pre_i0                                     |    <0.001 |
|     meta_harden_bus_new_i0                        |    <0.001 |
|   clkx_spd_i0                                     |    <0.001 |
|     meta_harden_bus_new_i0                        |    <0.001 |
|   cmd_parse_i0                                    |     0.001 |
|   dac_spi_i0                                      |    <0.001 |
|     out_ddr_flop_spi_clk_i0                       |    <0.001 |
|   lb_ctl_i0                                       |    <0.001 |
|     debouncer_i0                                  |    <0.001 |
|       meta_harden_signal_in_i0                    |    <0.001 |
|     meta_harden_rxd_i0                            |    <0.001 |
|   resp_gen_i0                                     |    <0.001 |
|     to_bcd_i0                                     |    <0.001 |
|   rst_gen_i0                                      |    <0.001 |
|     reset_bridge_clk_rx_i0                        |    <0.001 |
|     reset_bridge_clk_samp_i0                      |    <0.001 |
|     reset_bridge_clk_tx_i0                        |    <0.001 |
|   samp_gen_i0                                     |    <0.001 |
|     meta_harden_samp_gen_go_i0                    |    <0.001 |
|   samp_ram_i0                                     |    <0.001 |
|   uart_rx_i0                                      |    <0.001 |
|     meta_harden_rxd_i0                            |    <0.001 |
|     uart_baud_gen_rx_i0                           |    <0.001 |
|     uart_rx_ctl_i0                                |    <0.001 |
|   uart_tx_i0                                      |    <0.001 |
|     uart_baud_gen_tx_i0                           |    <0.001 |
|     uart_tx_ctl_i0                                |    <0.001 |
+---------------------------------------------------+-----------+


