<proc _="proc_cfg"><periph_data _="dict"><TIM2 _="periph_obj" a="0x40000000" t="TIM" /><TIM3 _="periph_obj" a="0x40000400" t="TIM" /><TIM4 _="periph_obj" a="0x40000800" t="TIM" /><TIM5 _="periph_obj" a="0x40000c00" t="TIM" /><TIM6 _="periph_obj" a="0x40001000" t="TIM" /><TIM7 _="periph_obj" a="0x40001400" t="TIM" /><TIM12 _="periph_obj" a="0x40001800" t="TIM" /><TIM13 _="periph_obj" a="0x40001c00" t="TIM" /><TIM14 _="periph_obj" a="0x40002000" t="TIM" /><RTC _="periph_obj" a="0x40002800" t="RTC" /><WWDG _="periph_obj" a="0x40002c00" t="WWDG" /><IWDG _="periph_obj" a="0x40003000" t="IWDG" /><I2S2ext _="periph_obj" a="0x40003400" t="SPI" /><SPI2 _="periph_obj" a="0x40003800" t="SPI" /><SPI3 _="periph_obj" a="0x40003c00" t="SPI" /><I2S3ext _="periph_obj" a="0x40004000" t="SPI" /><USART2 _="periph_obj" a="0x40004400" t="USART" /><USART3 _="periph_obj" a="0x40004800" t="USART" /><UART4 _="periph_obj" a="0x40004c00" t="USART" /><UART5 _="periph_obj" a="0x40005000" t="USART" /><I2C1 _="periph_obj" a="0x40005400" t="I2C" /><I2C2 _="periph_obj" a="0x40005800" t="I2C" /><I2C3 _="periph_obj" a="0x40005c00" t="I2C" /><CAN1 _="periph_obj" a="0x40006400" t="CAN" /><CAN2 _="periph_obj" a="0x40006800" t="CAN" /><PWR _="periph_obj" a="0x40007000" t="PWR" /><DAC _="periph_obj" a="0x40007400" t="DAC" /><TIM1 _="periph_obj" a="0x40010000" t="TIM" /><TIM8 _="periph_obj" a="0x40010400" t="TIM" /><USART1 _="periph_obj" a="0x40011000" t="USART" /><USART6 _="periph_obj" a="0x40011400" t="USART" /><ADC _="periph_obj" a="0x40012300" t="ADC_Common" /><ADC1 _="periph_obj" a="0x40012000" t="ADC" /><ADC2 _="periph_obj" a="0x40012100" t="ADC" /><ADC3 _="periph_obj" a="0x40012200" t="ADC" /><SDIO _="periph_obj" a="0x40012c00" t="SDIO" /><SPI1 _="periph_obj" a="0x40013000" t="SPI" /><SYSCFG _="periph_obj" a="0x40013800" t="SYSCFG" /><EXTI _="periph_obj" a="0x40013c00" t="EXTI" /><TIM9 _="periph_obj" a="0x40014000" t="TIM" /><TIM10 _="periph_obj" a="0x40014400" t="TIM" /><TIM11 _="periph_obj" a="0x40014800" t="TIM" /><GPIOA _="periph_obj" a="0x40020000" t="GPIO" /><GPIOB _="periph_obj" a="0x40020400" t="GPIO" /><GPIOC _="periph_obj" a="0x40020800" t="GPIO" /><GPIOD _="periph_obj" a="0x40020c00" t="GPIO" /><GPIOE _="periph_obj" a="0x40021000" t="GPIO" /><GPIOF _="periph_obj" a="0x40021400" t="GPIO" /><GPIOG _="periph_obj" a="0x40021800" t="GPIO" /><GPIOH _="periph_obj" a="0x40021c00" t="GPIO" /><GPIOI _="periph_obj" a="0x40022000" t="GPIO" /><CRC _="periph_obj" a="0x40023000" t="CRC" /><RCC _="periph_obj" a="0x40023800" t="RCC" /><FLASH _="periph_obj" a="0x40023c00" t="FLASH" /><DMA1 _="periph_obj" a="0x40026000" t="DMA" /><DMA1_Stream0 _="periph_obj" a="0x40026010" t="DMA_Stream" /><DMA1_Stream1 _="periph_obj" a="0x40026028" t="DMA_Stream" /><DMA1_Stream2 _="periph_obj" a="0x40026040" t="DMA_Stream" /><DMA1_Stream3 _="periph_obj" a="0x40026058" t="DMA_Stream" /><DMA1_Stream4 _="periph_obj" a="0x40026070" t="DMA_Stream" /><DMA1_Stream5 _="periph_obj" a="0x40026088" t="DMA_Stream" /><DMA1_Stream6 _="periph_obj" a="0x400260a0" t="DMA_Stream" /><DMA1_Stream7 _="periph_obj" a="0x400260b8" t="DMA_Stream" /><DMA2 _="periph_obj" a="0x40026400" t="DMA" /><DMA2_Stream0 _="periph_obj" a="0x40026410" t="DMA_Stream" /><DMA2_Stream1 _="periph_obj" a="0x40026428" t="DMA_Stream" /><DMA2_Stream2 _="periph_obj" a="0x40026440" t="DMA_Stream" /><DMA2_Stream3 _="periph_obj" a="0x40026458" t="DMA_Stream" /><DMA2_Stream4 _="periph_obj" a="0x40026470" t="DMA_Stream" /><DMA2_Stream5 _="periph_obj" a="0x40026488" t="DMA_Stream" /><DMA2_Stream6 _="periph_obj" a="0x400264a0" t="DMA_Stream" /><DMA2_Stream7 _="periph_obj" a="0x400264b8" t="DMA_Stream" /><ETH _="periph_obj" a="0x40028000" t="ETH" /><DCMI _="periph_obj" a="0x50050000" t="DCMI" /><RNG _="periph_obj" a="0x50060800" t="RNG" /><FSMC_Bank1 _="periph_obj" a="0xa0000000" t="FSMC_Bank1" /><FSMC_Bank1E _="periph_obj" a="0xa0000104" t="FSMC_Bank1E" /><FSMC_Bank2_3 _="periph_obj" a="0xa0000060" t="FSMC_Bank2_3" /><FSMC_Bank4 _="periph_obj" a="0xa00000a0" t="FSMC_Bank4" /><DBGMCU _="periph_obj" a="0xe0042000" t="DBGMCU" /><USB_OTG_FS _="periph_obj" a="0x50000000" t="USB_OTG_Global" /><USB_OTG_HS _="periph_obj" a="0x40040000" t="USB_OTG_Global" /></periph_data><types _="nd"><ADC _="struct_descr" rn="ADC_TypeDef"><t _="nl"><SR _="struct_field" doc="ADC status register,  Address offset: 0x00" l="4"><v _="nl"><AWD _="reg_bit" b="0" doc="Analog watchdog flag" /><EOC _="reg_bit" b="1" doc="End of conversion" /><JEOC _="reg_bit" b="2" doc="Injected channel end of conversion" /><JSTRT _="reg_bit" b="3" doc="Injected channel Start flag" /><STRT _="reg_bit" b="4" doc="Regular channel Start flag" /><OVR _="reg_bit" b="5" doc="Overrun flag" /></v></SR><CR _="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" ne="2"><v _="nl"><AWDCH _="reg_bit" b="0" doc="AWDCH[4:0] bits (Analog watchdog channel select bits)" e="4" /><EOCIE _="reg_bit" b="5" doc="Interrupt enable for EOC" /><AWDIE _="reg_bit" b="6" doc="AAnalog Watchdog interrupt enable" /><JEOCIE _="reg_bit" b="7" doc="Interrupt enable for injected channels" /><SCAN _="reg_bit" b="8" doc="Scan mode" /><AWDSGL _="reg_bit" b="9" doc="Enable the watchdog on a single channel in scan mode" /><JAUTO _="reg_bit" b="10" doc="Automatic injected group conversion" /><DISCEN _="reg_bit" b="11" doc="Discontinuous mode on regular channels" /><JDISCEN _="reg_bit" b="12" doc="Discontinuous mode on injected channels" /><DISCNUM _="reg_bit" b="13" doc="DISCNUM[2:0] bits (Discontinuous mode channel count)" e="15" /><JAWDEN _="reg_bit" b="22" doc="Analog watchdog enable on injected channels" /><AWDEN _="reg_bit" b="23" doc="Analog watchdog enable on regular channels" /><RES _="reg_bit" b="24" doc="RES[2:0] bits (Resolution)" e="25" /><OVRIE _="reg_bit" b="26" doc="overrun interrupt enable" /><ADON _="reg_bit" b="32" doc="A/D Converter ON / OFF" /><CONT _="reg_bit" b="33" doc="Continuous Conversion" /><DMA _="reg_bit" b="40" doc="Direct Memory access mode" /><DDS _="reg_bit" b="41" doc="DMA disable selection (Single ADC)" /><EOCS _="reg_bit" b="42" doc="End of conversion selection" /><ALIGN _="reg_bit" b="43" doc="Data Alignment" /><JSWSTART _="reg_bit" b="54" doc="Start Conversion of injected channels" /><SWSTART _="reg_bit" b="62" doc="Start Conversion of regular channels" /><JEXTSEL _="reg_bit" b="80" doc="JEXTSEL[3:0] bits (External event select for injected group)" e="19" /><JEXTEN _="reg_bit" b="84" doc="JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp)" e="21" /><EXTSEL _="reg_bit" b="88" doc="EXTSEL[3:0] bits (External Event Select for regular group)" e="27" /><EXTEN _="reg_bit" b="92" doc="EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp)" e="29" /></v></CR><SMPR1 _="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4"><v _="nl"><SMP10 _="reg_bit" b="0" doc="SMP10[2:0] bits (Channel 10 Sample time selection)" e="2" /><SMP11 _="reg_bit" b="3" doc="SMP11[2:0] bits (Channel 11 Sample time selection)" e="5" /><SMP12 _="reg_bit" b="6" doc="SMP12[2:0] bits (Channel 12 Sample time selection)" e="8" /><SMP13 _="reg_bit" b="9" doc="SMP13[2:0] bits (Channel 13 Sample time selection)" e="11" /><SMP14 _="reg_bit" b="12" doc="SMP14[2:0] bits (Channel 14 Sample time selection)" e="14" /><SMP15 _="reg_bit" b="15" doc="SMP15[2:0] bits (Channel 15 Sample time selection)" e="17" /><SMP16 _="reg_bit" b="18" doc="SMP16[2:0] bits (Channel 16 Sample time selection)" e="20" /><SMP17 _="reg_bit" b="21" doc="SMP17[2:0] bits (Channel 17 Sample time selection)" e="23" /><SMP18 _="reg_bit" b="24" doc="SMP18[2:0] bits (Channel 18 Sample time selection)" e="26" /></v></SMPR1><SMPR2 _="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4"><v _="nl"><SMP0 _="reg_bit" b="0" doc="SMP0[2:0] bits (Channel 0 Sample time selection)" e="2" /><SMP1 _="reg_bit" b="3" doc="SMP1[2:0] bits (Channel 1 Sample time selection)" e="5" /><SMP2 _="reg_bit" b="6" doc="SMP2[2:0] bits (Channel 2 Sample time selection)" e="8" /><SMP3 _="reg_bit" b="9" doc="SMP3[2:0] bits (Channel 3 Sample time selection)" e="11" /><SMP4 _="reg_bit" b="12" doc="SMP4[2:0] bits (Channel 4 Sample time selection)" e="14" /><SMP5 _="reg_bit" b="15" doc="SMP5[2:0] bits (Channel 5 Sample time selection)" e="17" /><SMP6 _="reg_bit" b="18" doc="SMP6[2:0] bits (Channel 6 Sample time selection)" e="20" /><SMP7 _="reg_bit" b="21" doc="SMP7[2:0] bits (Channel 7 Sample time selection)" e="23" /><SMP8 _="reg_bit" b="24" doc="SMP8[2:0] bits (Channel 8 Sample time selection)" e="26" /><SMP9 _="reg_bit" b="27" doc="SMP9[2:0] bits (Channel 9 Sample time selection)" e="29" /></v></SMPR2><JOFR _="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" ne="4"><v _="nl"><JOFFSET1 _="reg_bit" b="0" doc="Data offset for injected channel 1" e="11" /><JOFFSET2 _="reg_bit" b="64" doc="Data offset for injected channel 2" e="11" /><JOFFSET3 _="reg_bit" b="128" doc="Data offset for injected channel 3" e="11" /><JOFFSET4 _="reg_bit" b="192" doc="Data offset for injected channel 4" e="11" /></v></JOFR><HTR _="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4"><v _="nl"><HT _="reg_bit" b="0" doc="Analog watchdog high threshold" e="11" /></v></HTR><LTR _="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4"><v _="nl"><LT _="reg_bit" b="0" doc="Analog watchdog low threshold" e="11" /></v></LTR><SQR _="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" ne="3"><v _="nl"><SQ13 _="reg_bit" b="0" doc="SQ13[4:0] bits (13th conversion in regular sequence)" e="4" /><SQ14 _="reg_bit" b="5" doc="SQ14[4:0] bits (14th conversion in regular sequence)" e="9" /><SQ15 _="reg_bit" b="10" doc="SQ15[4:0] bits (15th conversion in regular sequence)" e="14" /><SQ16 _="reg_bit" b="15" doc="SQ16[4:0] bits (16th conversion in regular sequence)" e="19" /><L _="reg_bit" b="20" doc="L[3:0] bits (Regular channel sequence length)" e="23" /><SQ7 _="reg_bit" b="64" doc="SQ7[4:0] bits (7th conversion in regular sequence)" e="4" /><SQ8 _="reg_bit" b="69" doc="SQ8[4:0] bits (8th conversion in regular sequence)" e="9" /><SQ9 _="reg_bit" b="74" doc="SQ9[4:0] bits (9th conversion in regular sequence)" e="14" /><SQ10 _="reg_bit" b="79" doc="SQ10[4:0] bits (10th conversion in regular sequence)" e="19" /><SQ11 _="reg_bit" b="84" doc="SQ11[4:0] bits (11th conversion in regular sequence)" e="24" /><SQ12 _="reg_bit" b="89" doc="SQ12[4:0] bits (12th conversion in regular sequence)" e="29" /><SQ1 _="reg_bit" b="128" doc="SQ1[4:0] bits (1st conversion in regular sequence)" e="4" /><SQ2 _="reg_bit" b="133" doc="SQ2[4:0] bits (2nd conversion in regular sequence)" e="9" /><SQ3 _="reg_bit" b="138" doc="SQ3[4:0] bits (3rd conversion in regular sequence)" e="14" /><SQ4 _="reg_bit" b="143" doc="SQ4[4:0] bits (4th conversion in regular sequence)" e="19" /><SQ5 _="reg_bit" b="148" doc="SQ5[4:0] bits (5th conversion in regular sequence)" e="24" /><SQ6 _="reg_bit" b="153" doc="SQ6[4:0] bits (6th conversion in regular sequence)" e="29" /></v></SQR><JSQR _="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4"><v _="nl"><JSQ1 _="reg_bit" b="0" doc="JSQ1[4:0] bits (1st conversion in injected sequence)" e="4" /><JSQ2 _="reg_bit" b="5" doc="JSQ2[4:0] bits (2nd conversion in injected sequence)" e="9" /><JSQ3 _="reg_bit" b="10" doc="JSQ3[4:0] bits (3rd conversion in injected sequence)" e="14" /><JSQ4 _="reg_bit" b="15" doc="JSQ4[4:0] bits (4th conversion in injected sequence)" e="19" /><JL _="reg_bit" b="20" doc="JL[1:0] bits (Injected Sequence length)" e="21" /></v></JSQR><JDR1 _="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4"><v _="nl"><JDATA _="reg_bit" b="0" doc="Injected data" e="15" /></v></JDR1><JDR2 _="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4"><v _="nl"><JDATA _="reg_bit" b="0" doc="Injected data" e="15" /></v></JDR2><JDR3 _="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4"><v _="nl"><JDATA _="reg_bit" b="0" doc="Injected data" e="15" /></v></JDR3><JDR4 _="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4"><v _="nl"><JDATA _="reg_bit" b="0" doc="Injected data" e="15" /></v></JDR4><DR _="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4"><v _="nl"><DATA _="reg_bit" b="0" doc="Regular data" e="15" /><ADC2DATA _="reg_bit" b="16" doc="ADC2 data" e="31" /></v></DR></t></ADC><ADC_Common _="struct_descr" rn="ADC_Common_TypeDef"><t _="nl"><CSR _="struct_field" doc="ADC Common status register, Address offset: ADC1 base address + 0x300" l="4"><v _="nl" /></CSR><CCR _="struct_field" doc="ADC common control register,  Address offset: ADC1 base address + 0x304" l="4"><v _="nl" /></CCR><CDR _="struct_field" doc="ADC common regular data register for dual" l="4"><v _="nl" /></CDR></t></ADC_Common><CAN_TxMailBox _="struct_descr" rn="CAN_TxMailBox_TypeDef"><t _="nl"><TIR _="struct_field" doc="CAN TX mailbox identifier register" l="4"><v _="nl" /></TIR><TDTR _="struct_field" doc="CAN mailbox data length control and time stamp register" l="4"><v _="nl" /></TDTR><TDLR _="struct_field" doc="CAN mailbox data low register" l="4"><v _="nl" /></TDLR><TDHR _="struct_field" doc="CAN mailbox data high register" l="4"><v _="nl" /></TDHR></t></CAN_TxMailBox><CAN_FIFOMailBox _="struct_descr" rn="CAN_FIFOMailBox_TypeDef"><t _="nl"><RIR _="struct_field" doc="CAN receive FIFO mailbox identifier register" l="4"><v _="nl" /></RIR><RDTR _="struct_field" doc="CAN receive FIFO mailbox data length control and time stamp register" l="4"><v _="nl" /></RDTR><RDLR _="struct_field" doc="CAN receive FIFO mailbox data low register" l="4"><v _="nl" /></RDLR><RDHR _="struct_field" doc="CAN receive FIFO mailbox data high register" l="4"><v _="nl" /></RDHR></t></CAN_FIFOMailBox><CAN_FilterRegister _="struct_descr" rn="CAN_FilterRegister_TypeDef"><t _="nl"><FR1 _="struct_field" doc="CAN Filter bank register 1" l="4"><v _="nl" /></FR1><FR2 _="struct_field" doc="CAN Filter bank register 1" l="4"><v _="nl" /></FR2></t></CAN_FilterRegister><CAN _="struct_descr" rn="CAN_TypeDef"><t _="nl"><MCR _="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4"><v _="nl"><INRQ _="reg_bit" b="0" doc="Initialization Request" /><SLEEP _="reg_bit" b="1" doc="Sleep Mode Request" /><TXFP _="reg_bit" b="2" doc="Transmit FIFO Priority" /><RFLM _="reg_bit" b="3" doc="Receive FIFO Locked Mode" /><NART _="reg_bit" b="4" doc="No Automatic Retransmission" /><AWUM _="reg_bit" b="5" doc="Automatic Wakeup Mode" /><ABOM _="reg_bit" b="6" doc="Automatic Bus-Off Management" /><TTCM _="reg_bit" b="7" doc="Time Triggered Communication Mode" /><RESET _="reg_bit" b="15" doc="bxCAN software master reset" /><DBF _="reg_bit" b="16" doc="bxCAN Debug freeze" /></v></MCR><MSR _="struct_field" doc="CAN master status register, Address offset: 0x04" l="4"><v _="nl"><INAK _="reg_bit" b="0" doc="Initialization Acknowledge" /><SLAK _="reg_bit" b="1" doc="Sleep Acknowledge" /><ERRI _="reg_bit" b="2" doc="Error Interrupt" /><WKUI _="reg_bit" b="3" doc="Wakeup Interrupt" /><SLAKI _="reg_bit" b="4" doc="Sleep Acknowledge Interrupt" /><TXM _="reg_bit" b="8" doc="Transmit Mode" /><RXM _="reg_bit" b="9" doc="Receive Mode" /><SAMP _="reg_bit" b="10" doc="Last Sample Point" /><RX _="reg_bit" b="11" doc="CAN Rx Signal" /></v></MSR><TSR _="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4"><v _="nl"><RQCP0 _="reg_bit" b="0" doc="Request Completed Mailbox0" /><TXOK0 _="reg_bit" b="1" doc="Transmission OK of Mailbox0" /><ALST0 _="reg_bit" b="2" doc="Arbitration Lost for Mailbox0" /><TERR0 _="reg_bit" b="3" doc="Transmission Error of Mailbox0" /><ABRQ0 _="reg_bit" b="7" doc="Abort Request for Mailbox0" /><RQCP1 _="reg_bit" b="8" doc="Request Completed Mailbox1" /><TXOK1 _="reg_bit" b="9" doc="Transmission OK of Mailbox1" /><ALST1 _="reg_bit" b="10" doc="Arbitration Lost for Mailbox1" /><TERR1 _="reg_bit" b="11" doc="Transmission Error of Mailbox1" /><ABRQ1 _="reg_bit" b="15" doc="Abort Request for Mailbox 1" /><RQCP2 _="reg_bit" b="16" doc="Request Completed Mailbox2" /><TXOK2 _="reg_bit" b="17" doc="Transmission OK of Mailbox 2" /><ALST2 _="reg_bit" b="18" doc="Arbitration Lost for mailbox 2" /><TERR2 _="reg_bit" b="19" doc="Transmission Error of Mailbox 2" /><ABRQ2 _="reg_bit" b="23" doc="Abort Request for Mailbox 2" /><CODE _="reg_bit" b="24" doc="Mailbox Code" e="25" /><TME _="reg_bit" b="26" doc="TME[2:0] bits" e="28" /><TME0 _="reg_bit" b="26" doc="Transmit Mailbox 0 Empty" /><TME1 _="reg_bit" b="27" doc="Transmit Mailbox 1 Empty" /><TME2 _="reg_bit" b="28" doc="Transmit Mailbox 2 Empty" /><LOW _="reg_bit" b="29" doc="LOW[2:0] bits" e="31" /><LOW0 _="reg_bit" b="29" doc="Lowest Priority Flag for Mailbox 0" /><LOW1 _="reg_bit" b="30" doc="Lowest Priority Flag for Mailbox 1" /><LOW2 _="reg_bit" b="31" doc="Lowest Priority Flag for Mailbox 2" /></v></TSR><RF0R _="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4"><v _="nl"><FMP0 _="reg_bit" b="0" doc="FIFO 0 Message Pending" e="1" /><FULL0 _="reg_bit" b="3" doc="FIFO 0 Full" /><FOVR0 _="reg_bit" b="4" doc="FIFO 0 Overrun" /><RFOM0 _="reg_bit" b="5" doc="Release FIFO 0 Output Mailbox" /></v></RF0R><RF1R _="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4"><v _="nl"><FMP1 _="reg_bit" b="0" doc="FIFO 1 Message Pending" e="1" /><FULL1 _="reg_bit" b="3" doc="FIFO 1 Full" /><FOVR1 _="reg_bit" b="4" doc="FIFO 1 Overrun" /><RFOM1 _="reg_bit" b="5" doc="Release FIFO 1 Output Mailbox" /></v></RF1R><IER _="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4"><v _="nl"><TMEIE _="reg_bit" b="0" doc="Transmit Mailbox Empty Interrupt Enable" /><FMPIE0 _="reg_bit" b="1" doc="FIFO Message Pending Interrupt Enable" /><FFIE0 _="reg_bit" b="2" doc="FIFO Full Interrupt Enable" /><FOVIE0 _="reg_bit" b="3" doc="FIFO Overrun Interrupt Enable" /><FMPIE1 _="reg_bit" b="4" doc="FIFO Message Pending Interrupt Enable" /><FFIE1 _="reg_bit" b="5" doc="FIFO Full Interrupt Enable" /><FOVIE1 _="reg_bit" b="6" doc="FIFO Overrun Interrupt Enable" /><EWGIE _="reg_bit" b="8" doc="Error warning interrupt enable" /><EPVIE _="reg_bit" b="9" doc="Error passive interrupt enable" /><BOFIE _="reg_bit" b="10" doc="Bus-off interrupt enable" /><LECIE _="reg_bit" b="11" doc="Last error code interrupt enable" /><ERRIE _="reg_bit" b="15" doc="Error interrupt enable" /><WKUIE _="reg_bit" b="16" doc="Wakeup Interrupt Enable" /><SLKIE _="reg_bit" b="17" doc="Sleep Interrupt Enable" /></v></IER><ESR _="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4"><v _="nl"><EWGF _="reg_bit" b="0" doc="Error Warning Flag" /><EPVF _="reg_bit" b="1" doc="Error Passive Flag" /><BOFF _="reg_bit" b="2" doc="Bus-Off Flag" /><LEC _="reg_bit" b="4" doc="LEC[2:0] bits (Last Error Code)" e="6" /><TEC _="reg_bit" b="16" doc="Least significant byte of the 9-bit Transmit Error Counter" e="23" /><REC _="reg_bit" b="24" doc="Receive Error Counter" e="31" /></v></ESR><BTR _="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4"><v _="nl"><BRP _="reg_bit" b="0" doc="Baud Rate Prescaler" e="9" /><TS1 _="reg_bit" b="16" doc="Time Segment 1" e="19" /><TS2 _="reg_bit" b="20" doc="Time Segment 2" e="22" /><SJW _="reg_bit" b="24" doc="Resynchronization Jump Width" e="25" /><LBKM _="reg_bit" b="30" doc="Loop Back Mode (Debug)" /><SILM _="reg_bit" b="31" doc="Silent Mode" /></v></BTR><RESERVED0 _="struct_field" doc="Reserved, 0x020 - 0x17F" l="4" ne="88"><v _="nl" /></RESERVED0><sTxMailBox _="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" ne="3" t="CAN_TxMailBox"><v _="nl" /></sTxMailBox><sFIFOMailBox _="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" ne="2" t="CAN_FIFOMailBox"><v _="nl" /></sFIFOMailBox><RESERVED1 _="struct_field" doc="Reserved, 0x1D0 - 0x1FF" l="4" ne="12"><v _="nl" /></RESERVED1><FMR _="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4"><v _="nl"><FINIT _="reg_bit" b="0" doc="Filter Init Mode" /><CAN2SB _="reg_bit" b="8" doc="CAN2 start bank" e="13" /></v></FMR><FM1R _="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4"><v _="nl"><FBM _="reg_bit" b="0" doc="Filter Mode" e="27" /><FBM0 _="reg_bit" b="0" doc="Filter Init Mode bit 0" /><FBM1 _="reg_bit" b="1" doc="Filter Init Mode bit 1" /><FBM2 _="reg_bit" b="2" doc="Filter Init Mode bit 2" /><FBM3 _="reg_bit" b="3" doc="Filter Init Mode bit 3" /><FBM4 _="reg_bit" b="4" doc="Filter Init Mode bit 4" /><FBM5 _="reg_bit" b="5" doc="Filter Init Mode bit 5" /><FBM6 _="reg_bit" b="6" doc="Filter Init Mode bit 6" /><FBM7 _="reg_bit" b="7" doc="Filter Init Mode bit 7" /><FBM8 _="reg_bit" b="8" doc="Filter Init Mode bit 8" /><FBM9 _="reg_bit" b="9" doc="Filter Init Mode bit 9" /><FBM10 _="reg_bit" b="10" doc="Filter Init Mode bit 10" /><FBM11 _="reg_bit" b="11" doc="Filter Init Mode bit 11" /><FBM12 _="reg_bit" b="12" doc="Filter Init Mode bit 12" /><FBM13 _="reg_bit" b="13" doc="Filter Init Mode bit 13" /><FBM14 _="reg_bit" b="14" doc="Filter Init Mode bit 14" /><FBM15 _="reg_bit" b="15" doc="Filter Init Mode bit 15" /><FBM16 _="reg_bit" b="16" doc="Filter Init Mode bit 16" /><FBM17 _="reg_bit" b="17" doc="Filter Init Mode bit 17" /><FBM18 _="reg_bit" b="18" doc="Filter Init Mode bit 18" /><FBM19 _="reg_bit" b="19" doc="Filter Init Mode bit 19" /><FBM20 _="reg_bit" b="20" doc="Filter Init Mode bit 20" /><FBM21 _="reg_bit" b="21" doc="Filter Init Mode bit 21" /><FBM22 _="reg_bit" b="22" doc="Filter Init Mode bit 22" /><FBM23 _="reg_bit" b="23" doc="Filter Init Mode bit 23" /><FBM24 _="reg_bit" b="24" doc="Filter Init Mode bit 24" /><FBM25 _="reg_bit" b="25" doc="Filter Init Mode bit 25" /><FBM26 _="reg_bit" b="26" doc="Filter Init Mode bit 26" /><FBM27 _="reg_bit" b="27" doc="Filter Init Mode bit 27" /></v></FM1R><RESERVED2 _="struct_field" doc="Reserved, 0x208" l="4"><v _="nl" /></RESERVED2><FS1R _="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4"><v _="nl"><FSC _="reg_bit" b="0" doc="Filter Scale Configuration" e="27" /><FSC0 _="reg_bit" b="0" doc="Filter Scale Configuration bit 0" /><FSC1 _="reg_bit" b="1" doc="Filter Scale Configuration bit 1" /><FSC2 _="reg_bit" b="2" doc="Filter Scale Configuration bit 2" /><FSC3 _="reg_bit" b="3" doc="Filter Scale Configuration bit 3" /><FSC4 _="reg_bit" b="4" doc="Filter Scale Configuration bit 4" /><FSC5 _="reg_bit" b="5" doc="Filter Scale Configuration bit 5" /><FSC6 _="reg_bit" b="6" doc="Filter Scale Configuration bit 6" /><FSC7 _="reg_bit" b="7" doc="Filter Scale Configuration bit 7" /><FSC8 _="reg_bit" b="8" doc="Filter Scale Configuration bit 8" /><FSC9 _="reg_bit" b="9" doc="Filter Scale Configuration bit 9" /><FSC10 _="reg_bit" b="10" doc="Filter Scale Configuration bit 10" /><FSC11 _="reg_bit" b="11" doc="Filter Scale Configuration bit 11" /><FSC12 _="reg_bit" b="12" doc="Filter Scale Configuration bit 12" /><FSC13 _="reg_bit" b="13" doc="Filter Scale Configuration bit 13" /><FSC14 _="reg_bit" b="14" doc="Filter Scale Configuration bit 14" /><FSC15 _="reg_bit" b="15" doc="Filter Scale Configuration bit 15" /><FSC16 _="reg_bit" b="16" doc="Filter Scale Configuration bit 16" /><FSC17 _="reg_bit" b="17" doc="Filter Scale Configuration bit 17" /><FSC18 _="reg_bit" b="18" doc="Filter Scale Configuration bit 18" /><FSC19 _="reg_bit" b="19" doc="Filter Scale Configuration bit 19" /><FSC20 _="reg_bit" b="20" doc="Filter Scale Configuration bit 20" /><FSC21 _="reg_bit" b="21" doc="Filter Scale Configuration bit 21" /><FSC22 _="reg_bit" b="22" doc="Filter Scale Configuration bit 22" /><FSC23 _="reg_bit" b="23" doc="Filter Scale Configuration bit 23" /><FSC24 _="reg_bit" b="24" doc="Filter Scale Configuration bit 24" /><FSC25 _="reg_bit" b="25" doc="Filter Scale Configuration bit 25" /><FSC26 _="reg_bit" b="26" doc="Filter Scale Configuration bit 26" /><FSC27 _="reg_bit" b="27" doc="Filter Scale Configuration bit 27" /></v></FS1R><RESERVED3 _="struct_field" doc="Reserved, 0x210" l="4"><v _="nl" /></RESERVED3><FFA1R _="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4"><v _="nl"><FFA _="reg_bit" b="0" doc="Filter FIFO Assignment" e="27" /><FFA0 _="reg_bit" b="0" doc="Filter FIFO Assignment bit 0" /><FFA1 _="reg_bit" b="1" doc="Filter FIFO Assignment bit 1" /><FFA2 _="reg_bit" b="2" doc="Filter FIFO Assignment bit 2" /><FFA3 _="reg_bit" b="3" doc="Filter FIFO Assignment bit 3" /><FFA4 _="reg_bit" b="4" doc="Filter FIFO Assignment bit 4" /><FFA5 _="reg_bit" b="5" doc="Filter FIFO Assignment bit 5" /><FFA6 _="reg_bit" b="6" doc="Filter FIFO Assignment bit 6" /><FFA7 _="reg_bit" b="7" doc="Filter FIFO Assignment bit 7" /><FFA8 _="reg_bit" b="8" doc="Filter FIFO Assignment bit 8" /><FFA9 _="reg_bit" b="9" doc="Filter FIFO Assignment bit 9" /><FFA10 _="reg_bit" b="10" doc="Filter FIFO Assignment bit 10" /><FFA11 _="reg_bit" b="11" doc="Filter FIFO Assignment bit 11" /><FFA12 _="reg_bit" b="12" doc="Filter FIFO Assignment bit 12" /><FFA13 _="reg_bit" b="13" doc="Filter FIFO Assignment bit 13" /><FFA14 _="reg_bit" b="14" doc="Filter FIFO Assignment bit 14" /><FFA15 _="reg_bit" b="15" doc="Filter FIFO Assignment bit 15" /><FFA16 _="reg_bit" b="16" doc="Filter FIFO Assignment bit 16" /><FFA17 _="reg_bit" b="17" doc="Filter FIFO Assignment bit 17" /><FFA18 _="reg_bit" b="18" doc="Filter FIFO Assignment bit 18" /><FFA19 _="reg_bit" b="19" doc="Filter FIFO Assignment bit 19" /><FFA20 _="reg_bit" b="20" doc="Filter FIFO Assignment bit 20" /><FFA21 _="reg_bit" b="21" doc="Filter FIFO Assignment bit 21" /><FFA22 _="reg_bit" b="22" doc="Filter FIFO Assignment bit 22" /><FFA23 _="reg_bit" b="23" doc="Filter FIFO Assignment bit 23" /><FFA24 _="reg_bit" b="24" doc="Filter FIFO Assignment bit 24" /><FFA25 _="reg_bit" b="25" doc="Filter FIFO Assignment bit 25" /><FFA26 _="reg_bit" b="26" doc="Filter FIFO Assignment bit 26" /><FFA27 _="reg_bit" b="27" doc="Filter FIFO Assignment bit 27" /></v></FFA1R><RESERVED4 _="struct_field" doc="Reserved, 0x218" l="4"><v _="nl" /></RESERVED4><FA1R _="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4"><v _="nl"><FACT _="reg_bit" b="0" doc="Filter Active" e="27" /><FACT0 _="reg_bit" b="0" doc="Filter Active bit 0" /><FACT1 _="reg_bit" b="1" doc="Filter Active bit 1" /><FACT2 _="reg_bit" b="2" doc="Filter Active bit 2" /><FACT3 _="reg_bit" b="3" doc="Filter Active bit 3" /><FACT4 _="reg_bit" b="4" doc="Filter Active bit 4" /><FACT5 _="reg_bit" b="5" doc="Filter Active bit 5" /><FACT6 _="reg_bit" b="6" doc="Filter Active bit 6" /><FACT7 _="reg_bit" b="7" doc="Filter Active bit 7" /><FACT8 _="reg_bit" b="8" doc="Filter Active bit 8" /><FACT9 _="reg_bit" b="9" doc="Filter Active bit 9" /><FACT10 _="reg_bit" b="10" doc="Filter Active bit 10" /><FACT11 _="reg_bit" b="11" doc="Filter Active bit 11" /><FACT12 _="reg_bit" b="12" doc="Filter Active bit 12" /><FACT13 _="reg_bit" b="13" doc="Filter Active bit 13" /><FACT14 _="reg_bit" b="14" doc="Filter Active bit 14" /><FACT15 _="reg_bit" b="15" doc="Filter Active bit 15" /><FACT16 _="reg_bit" b="16" doc="Filter Active bit 16" /><FACT17 _="reg_bit" b="17" doc="Filter Active bit 17" /><FACT18 _="reg_bit" b="18" doc="Filter Active bit 18" /><FACT19 _="reg_bit" b="19" doc="Filter Active bit 19" /><FACT20 _="reg_bit" b="20" doc="Filter Active bit 20" /><FACT21 _="reg_bit" b="21" doc="Filter Active bit 21" /><FACT22 _="reg_bit" b="22" doc="Filter Active bit 22" /><FACT23 _="reg_bit" b="23" doc="Filter Active bit 23" /><FACT24 _="reg_bit" b="24" doc="Filter Active bit 24" /><FACT25 _="reg_bit" b="25" doc="Filter Active bit 25" /><FACT26 _="reg_bit" b="26" doc="Filter Active bit 26" /><FACT27 _="reg_bit" b="27" doc="Filter Active bit 27" /></v></FA1R><RESERVED5 _="struct_field" doc="Reserved, 0x220-0x23F" l="4" ne="8"><v _="nl" /></RESERVED5><sFilterRegister _="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" ne="28" t="CAN_FilterRegister"><v _="nl" /></sFilterRegister></t></CAN><CRC _="struct_descr" rn="CRC_TypeDef"><t _="nl"><DR _="struct_field" doc="CRC Data register,  Address offset: 0x00" l="4"><v _="nl"><DR _="reg_bit" b="0" doc="Data register bits" e="31" /></v></DR><IDR _="struct_field" doc="CRC Independent data register, Address offset: 0x04" l="1"><v _="nl"><IDR _="reg_bit" b="0" doc="General-purpose 8-bit data register bits" e="7" /></v></IDR><RESERVED0 _="struct_field" doc="Reserved, 0x05" l="1"><v _="nl" /></RESERVED0><RESERVED1 _="struct_field" doc="Reserved, 0x06" l="2"><v _="nl" /></RESERVED1><CR _="struct_field" doc="CRC Control register, Address offset: 0x08" l="4"><v _="nl"><RESET _="reg_bit" b="0" doc="RESET bit" /></v></CR></t></CRC><DAC _="struct_descr" rn="DAC_TypeDef"><t _="nl"><CR _="struct_field" doc="DAC control register, Address offset: 0x00" l="4"><v _="nl"><EN1 _="reg_bit" b="0" doc="DAC channel1 enable" /><BOFF1 _="reg_bit" b="1" doc="DAC channel1 output buffer disable" /><TEN1 _="reg_bit" b="2" doc="DAC channel1 Trigger enable" /><TSEL1 _="reg_bit" b="3" doc="TSEL1[2:0] (DAC channel1 Trigger selection)" e="5" /><WAVE1 _="reg_bit" b="6" doc="WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable)" e="7" /><MAMP1 _="reg_bit" b="8" doc="MAMP1[3:0] (DAC channel1 Mask/Amplitude selector)" e="11" /><DMAEN1 _="reg_bit" b="12" doc="DAC channel1 DMA enable" /><EN2 _="reg_bit" b="16" doc="DAC channel2 enable" /><BOFF2 _="reg_bit" b="17" doc="DAC channel2 output buffer disable" /><TEN2 _="reg_bit" b="18" doc="DAC channel2 Trigger enable" /><TSEL2 _="reg_bit" b="19" doc="TSEL2[2:0] (DAC channel2 Trigger selection)" e="21" /><WAVE2 _="reg_bit" b="22" doc="WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable)" e="23" /><MAMP2 _="reg_bit" b="24" doc="MAMP2[3:0] (DAC channel2 Mask/Amplitude selector)" e="27" /><DMAEN2 _="reg_bit" b="28" doc="DAC channel2 DMA enabled" /></v></CR><SWTRIGR _="struct_field" doc="DAC software trigger register,  Address offset: 0x04" l="4"><v _="nl"><SWTRIG1 _="reg_bit" b="0" doc="DAC channel1 software trigger" /><SWTRIG2 _="reg_bit" b="1" doc="DAC channel2 software trigger" /></v></SWTRIGR><DHR12R1 _="struct_field" doc="DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08" l="4"><v _="nl"><DACC1DHR _="reg_bit" b="0" doc="DAC channel1 12-bit Right aligned data" e="11" /></v></DHR12R1><DHR12L1 _="struct_field" doc="DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C" l="4"><v _="nl"><DACC1DHR _="reg_bit" b="4" doc="DAC channel1 12-bit Left aligned data" e="15" /></v></DHR12L1><DHR8R1 _="struct_field" doc="DAC channel1 8-bit right aligned data holding register, Address offset: 0x10" l="4"><v _="nl"><DACC1DHR _="reg_bit" b="0" doc="DAC channel1 8-bit Right aligned data" e="7" /></v></DHR8R1><DHR12R2 _="struct_field" doc="DAC channel2 12-bit right aligned data holding register, Address offset: 0x14" l="4"><v _="nl"><DACC2DHR _="reg_bit" b="0" doc="DAC channel2 12-bit Right aligned data" e="11" /></v></DHR12R2><DHR12L2 _="struct_field" doc="DAC channel2 12-bit left aligned data holding register, Address offset: 0x18" l="4"><v _="nl"><DACC2DHR _="reg_bit" b="4" doc="DAC channel2 12-bit Left aligned data" e="15" /></v></DHR12L2><DHR8R2 _="struct_field" doc="DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C" l="4"><v _="nl"><DACC2DHR _="reg_bit" b="0" doc="DAC channel2 8-bit Right aligned data" e="7" /></v></DHR8R2><DHR12RD _="struct_field" doc="Dual DAC 12-bit right-aligned data holding register,  Address offset: 0x20" l="4"><v _="nl"><DACC1DHR _="reg_bit" b="0" doc="DAC channel1 12-bit Right aligned data" e="11" /><DACC2DHR _="reg_bit" b="16" doc="DAC channel2 12-bit Right aligned data" e="27" /></v></DHR12RD><DHR12LD _="struct_field" doc="DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24" l="4"><v _="nl"><DACC1DHR _="reg_bit" b="4" doc="DAC channel1 12-bit Left aligned data" e="15" /><DACC2DHR _="reg_bit" b="20" doc="DAC channel2 12-bit Left aligned data" e="31" /></v></DHR12LD><DHR8RD _="struct_field" doc="DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28" l="4"><v _="nl"><DACC1DHR _="reg_bit" b="0" doc="DAC channel1 8-bit Right aligned data" e="7" /><DACC2DHR _="reg_bit" b="8" doc="DAC channel2 8-bit Right aligned data" e="15" /></v></DHR8RD><DOR1 _="struct_field" doc="DAC channel1 data output register,  Address offset: 0x2C" l="4"><v _="nl"><DACC1DOR _="reg_bit" b="0" doc="DAC channel1 data output" e="11" /></v></DOR1><DOR2 _="struct_field" doc="DAC channel2 data output register,  Address offset: 0x30" l="4"><v _="nl"><DACC2DOR _="reg_bit" b="0" doc="DAC channel2 data output" e="11" /></v></DOR2><SR _="struct_field" doc="DAC status register,  Address offset: 0x34" l="4"><v _="nl"><DMAUDR1 _="reg_bit" b="13" doc="DAC channel1 DMA underrun flag" /><DMAUDR2 _="reg_bit" b="29" doc="DAC channel2 DMA underrun flag" /></v></SR></t></DAC><DBGMCU _="struct_descr" rn="DBGMCU_TypeDef"><t _="nl"><IDCODE _="struct_field" doc="MCU device ID code,  Address offset: 0x00" l="4"><v _="nl" /></IDCODE><CR _="struct_field" doc="Debug MCU configuration register, Address offset: 0x04" l="4"><v _="nl" /></CR><APB1FZ _="struct_field" doc="Debug MCU APB1 freeze register,  Address offset: 0x08" l="4"><v _="nl" /></APB1FZ><APB2FZ _="struct_field" doc="Debug MCU APB2 freeze register,  Address offset: 0x0C" l="4"><v _="nl" /></APB2FZ></t></DBGMCU><DCMI _="struct_descr" rn="DCMI_TypeDef"><t _="nl"><CR _="struct_field" doc="DCMI control register 1,  Address offset: 0x00" l="4"><v _="nl"><CAPTURE _="reg_bit" b="0" doc="" /><CM _="reg_bit" b="1" doc="" /><CROP _="reg_bit" b="2" doc="" /><JPEG _="reg_bit" b="3" doc="" /><ESS _="reg_bit" b="4" doc="" /><PCKPOL _="reg_bit" b="5" doc="" /><HSPOL _="reg_bit" b="6" doc="" /><VSPOL _="reg_bit" b="7" doc="" /><CRE _="reg_bit" b="12" doc="" /><ENABLE _="reg_bit" b="14" doc="" /></v></CR><SR _="struct_field" doc="DCMI status register, Address offset: 0x04" l="4"><v _="nl"><HSYNC _="reg_bit" b="0" doc="" /><VSYNC _="reg_bit" b="1" doc="" /><FNE _="reg_bit" b="2" doc="" /></v></SR><RISR _="struct_field" doc="DCMI raw interrupt status register, Address offset: 0x08" l="4"><v _="nl" /></RISR><IER _="struct_field" doc="DCMI interrupt enable register, Address offset: 0x0C" l="4"><v _="nl" /></IER><MISR _="struct_field" doc="DCMI masked interrupt status register,  Address offset: 0x10" l="4"><v _="nl" /></MISR><ICR _="struct_field" doc="DCMI interrupt clear register,  Address offset: 0x14" l="4"><v _="nl" /></ICR><ESCR _="struct_field" doc="DCMI embedded synchronization code register,  Address offset: 0x18" l="4"><v _="nl" /></ESCR><ESUR _="struct_field" doc="DCMI embedded synchronization unmask register, Address offset: 0x1C" l="4"><v _="nl" /></ESUR><CWSTRTR _="struct_field" doc="DCMI crop window start, Address offset: 0x20" l="4"><v _="nl" /></CWSTRTR><CWSIZER _="struct_field" doc="DCMI crop window size,  Address offset: 0x24" l="4"><v _="nl" /></CWSIZER><DR _="struct_field" doc="DCMI data register, Address offset: 0x28" l="4"><v _="nl" /></DR></t></DCMI><DMA_Stream _="struct_descr" rn="DMA_Stream_TypeDef"><t _="nl"><CR _="struct_field" doc="DMA stream x configuration register" l="4"><v _="nl" /></CR><NDTR _="struct_field" doc="DMA stream x number of data register" l="4"><v _="nl" /></NDTR><PAR _="struct_field" doc="DMA stream x peripheral address register" l="4"><v _="nl" /></PAR><M0AR _="struct_field" doc="DMA stream x memory 0 address register" l="4"><v _="nl" /></M0AR><M1AR _="struct_field" doc="DMA stream x memory 1 address register" l="4"><v _="nl" /></M1AR><FCR _="struct_field" doc="DMA stream x FIFO control register" l="4"><v _="nl" /></FCR></t></DMA_Stream><DMA _="struct_descr" rn="DMA_TypeDef"><t _="nl"><LISR _="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4"><v _="nl"><FEIF0 _="reg_bit" b="0" doc="" /><DMEIF0 _="reg_bit" b="2" doc="" /><TEIF0 _="reg_bit" b="3" doc="" /><HTIF0 _="reg_bit" b="4" doc="" /><TCIF0 _="reg_bit" b="5" doc="" /><FEIF1 _="reg_bit" b="6" doc="" /><DMEIF1 _="reg_bit" b="8" doc="" /><TEIF1 _="reg_bit" b="9" doc="" /><HTIF1 _="reg_bit" b="10" doc="" /><TCIF1 _="reg_bit" b="11" doc="" /><FEIF2 _="reg_bit" b="16" doc="" /><DMEIF2 _="reg_bit" b="18" doc="" /><TEIF2 _="reg_bit" b="19" doc="" /><HTIF2 _="reg_bit" b="20" doc="" /><TCIF2 _="reg_bit" b="21" doc="" /><FEIF3 _="reg_bit" b="22" doc="" /><DMEIF3 _="reg_bit" b="24" doc="" /><TEIF3 _="reg_bit" b="25" doc="" /><HTIF3 _="reg_bit" b="26" doc="" /><TCIF3 _="reg_bit" b="27" doc="" /></v></LISR><HISR _="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4"><v _="nl"><FEIF4 _="reg_bit" b="0" doc="" /><DMEIF4 _="reg_bit" b="2" doc="" /><TEIF4 _="reg_bit" b="3" doc="" /><HTIF4 _="reg_bit" b="4" doc="" /><TCIF4 _="reg_bit" b="5" doc="" /><FEIF5 _="reg_bit" b="6" doc="" /><DMEIF5 _="reg_bit" b="8" doc="" /><TEIF5 _="reg_bit" b="9" doc="" /><HTIF5 _="reg_bit" b="10" doc="" /><TCIF5 _="reg_bit" b="11" doc="" /><FEIF6 _="reg_bit" b="16" doc="" /><DMEIF6 _="reg_bit" b="18" doc="" /><TEIF6 _="reg_bit" b="19" doc="" /><HTIF6 _="reg_bit" b="20" doc="" /><TCIF6 _="reg_bit" b="21" doc="" /><FEIF7 _="reg_bit" b="22" doc="" /><DMEIF7 _="reg_bit" b="24" doc="" /><TEIF7 _="reg_bit" b="25" doc="" /><HTIF7 _="reg_bit" b="26" doc="" /><TCIF7 _="reg_bit" b="27" doc="" /></v></HISR><LIFCR _="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4"><v _="nl"><CFEIF0 _="reg_bit" b="0" doc="" /><CDMEIF0 _="reg_bit" b="2" doc="" /><CTEIF0 _="reg_bit" b="3" doc="" /><CHTIF0 _="reg_bit" b="4" doc="" /><CTCIF0 _="reg_bit" b="5" doc="" /><CFEIF1 _="reg_bit" b="6" doc="" /><CDMEIF1 _="reg_bit" b="8" doc="" /><CTEIF1 _="reg_bit" b="9" doc="" /><CHTIF1 _="reg_bit" b="10" doc="" /><CTCIF1 _="reg_bit" b="11" doc="" /><CFEIF2 _="reg_bit" b="16" doc="" /><CDMEIF2 _="reg_bit" b="18" doc="" /><CTEIF2 _="reg_bit" b="19" doc="" /><CHTIF2 _="reg_bit" b="20" doc="" /><CTCIF2 _="reg_bit" b="21" doc="" /><CFEIF3 _="reg_bit" b="22" doc="" /><CDMEIF3 _="reg_bit" b="24" doc="" /><CTEIF3 _="reg_bit" b="25" doc="" /><CHTIF3 _="reg_bit" b="26" doc="" /><CTCIF3 _="reg_bit" b="27" doc="" /></v></LIFCR><HIFCR _="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4"><v _="nl"><CFEIF4 _="reg_bit" b="0" doc="" /><CDMEIF4 _="reg_bit" b="2" doc="" /><CTEIF4 _="reg_bit" b="3" doc="" /><CHTIF4 _="reg_bit" b="4" doc="" /><CTCIF4 _="reg_bit" b="5" doc="" /><CFEIF5 _="reg_bit" b="6" doc="" /><CDMEIF5 _="reg_bit" b="8" doc="" /><CTEIF5 _="reg_bit" b="9" doc="" /><CHTIF5 _="reg_bit" b="10" doc="" /><CTCIF5 _="reg_bit" b="11" doc="" /><CFEIF6 _="reg_bit" b="16" doc="" /><CDMEIF6 _="reg_bit" b="18" doc="" /><CTEIF6 _="reg_bit" b="19" doc="" /><CHTIF6 _="reg_bit" b="20" doc="" /><CTCIF6 _="reg_bit" b="21" doc="" /><CFEIF7 _="reg_bit" b="22" doc="" /><CDMEIF7 _="reg_bit" b="24" doc="" /><CTEIF7 _="reg_bit" b="25" doc="" /><CHTIF7 _="reg_bit" b="26" doc="" /><CTCIF7 _="reg_bit" b="27" doc="" /></v></HIFCR></t></DMA><ETH _="struct_descr" rn="ETH_TypeDef"><t _="nl"><MACCR _="struct_field" doc="" l="4"><v _="nl"><RE _="reg_bit" b="2" doc="Receiver enable" /><TE _="reg_bit" b="3" doc="Transmitter enable" /><DC _="reg_bit" b="4" doc="Defferal check" /><BL _="reg_bit" b="5" doc="Back-off limit: random integer number (r) of slot time delays before rescheduling" e="6" /><APCS _="reg_bit" b="7" doc="Automatic Pad/CRC stripping" /><RD _="reg_bit" b="9" doc="Retry disable" /><IPCO _="reg_bit" b="10" doc="IP Checksum offload" /><DM _="reg_bit" b="11" doc="Duplex mode" /><LM _="reg_bit" b="12" doc="loopback mode" /><ROD _="reg_bit" b="13" doc="Receive own disable" /><FES _="reg_bit" b="14" doc="Fast ethernet speed" /><CSD _="reg_bit" b="16" doc="Carrier sense disable (during transmission)" /><IFG _="reg_bit" b="17" doc="Inter-frame gap" e="19" /><JD _="reg_bit" b="22" doc="Jabber disable" /><WD _="reg_bit" b="23" doc="Watchdog disable" /></v></MACCR><MACFFR _="struct_field" doc="" l="4"><v _="nl"><PM _="reg_bit" b="0" doc="Promiscuous mode" /><HU _="reg_bit" b="1" doc="Hash unicast" /><HM _="reg_bit" b="2" doc="Hash multicast" /><DAIF _="reg_bit" b="3" doc="DA Inverse filtering" /><PAM _="reg_bit" b="4" doc="Pass all mutlicast" /><BFD _="reg_bit" b="5" doc="Broadcast frame disable" /><PCF _="reg_bit" b="6" doc="Pass control frames: 3 cases" e="7" /><SAIF _="reg_bit" b="8" doc="SA inverse filtering" /><SAF _="reg_bit" b="9" doc="Source address filter enable" /><HPF _="reg_bit" b="10" doc="Hash or perfect filter" /><RA _="reg_bit" b="31" doc="Receive all" /></v></MACFFR><MACHTHR _="struct_field" doc="" l="4"><v _="nl"><HTH _="reg_bit" b="0" doc="Hash table high" e="31" /></v></MACHTHR><MACHTLR _="struct_field" doc="" l="4"><v _="nl"><HTL _="reg_bit" b="0" doc="Hash table low" e="31" /></v></MACHTLR><MACMIIAR _="struct_field" doc="" l="4"><v _="nl"><MB _="reg_bit" b="0" doc="MII busy" /><MW _="reg_bit" b="1" doc="MII write" /><CR _="reg_bit" b="2" doc="CR clock range: 6 cases" e="4" /><MR _="reg_bit" b="6" doc="MII register in the selected PHY" e="10" /><PA _="reg_bit" b="11" doc="Physical layer address" e="15" /></v></MACMIIAR><MACMIIDR _="struct_field" doc="" l="4"><v _="nl"><MD _="reg_bit" b="0" doc="MII data: read/write data from/to PHY" e="15" /></v></MACMIIDR><MACFCR _="struct_field" doc="" l="4"><v _="nl"><FCBBPA _="reg_bit" b="0" doc="Flow control busy/backpressure activate" /><TFCE _="reg_bit" b="1" doc="Transmit flow control enable" /><RFCE _="reg_bit" b="2" doc="Receive flow control enable" /><UPFD _="reg_bit" b="3" doc="Unicast pause frame detect" /><PLT _="reg_bit" b="4" doc="Pause low threshold: 4 cases" e="5" /><ZQPD _="reg_bit" b="7" doc="Zero-quanta pause disable" /><PT _="reg_bit" b="16" doc="Pause time" e="31" /></v></MACFCR><MACVLANTR _="struct_field" doc="" l="4"><v _="nl"><VLANTI _="reg_bit" b="0" doc="VLAN tag identifier (for receive frames)" e="15" /><VLANTC _="reg_bit" b="16" doc="12-bit VLAN tag comparison" /></v></MACVLANTR><RESERVED0 _="struct_field" doc="" l="4" ne="2"><v _="nl" /></RESERVED0><MACRWUFFR _="struct_field" doc="" l="4"><v _="nl"><D _="reg_bit" b="0" doc="Wake-up frame filter register data" e="31" /></v></MACRWUFFR><MACPMTCSR _="struct_field" doc="" l="4"><v _="nl"><PD _="reg_bit" b="0" doc="Power Down" /><MPE _="reg_bit" b="1" doc="Magic Packet Enable" /><WFE _="reg_bit" b="2" doc="Wake-Up Frame Enable" /><MPR _="reg_bit" b="5" doc="Magic Packet Received" /><WFR _="reg_bit" b="6" doc="Wake-Up Frame Received" /><GU _="reg_bit" b="9" doc="Global Unicast" /><WFFRPR _="reg_bit" b="31" doc="Wake-Up Frame Filter Register Pointer Reset" /></v></MACPMTCSR><RESERVED1 _="struct_field" doc="" l="4" ne="2"><v _="nl" /></RESERVED1><MACSR _="struct_field" doc="" l="4"><v _="nl"><PMTS _="reg_bit" b="3" doc="PMT status" /><MMCS _="reg_bit" b="4" doc="MMC status" /><MMMCRS _="reg_bit" b="5" doc="MMC receive status" /><MMCTS _="reg_bit" b="6" doc="MMC transmit status" /><TSTS _="reg_bit" b="9" doc="Time stamp trigger status" /></v></MACSR><MACIMR _="struct_field" doc="" l="4"><v _="nl"><PMTIM _="reg_bit" b="3" doc="PMT interrupt mask" /><TSTIM _="reg_bit" b="9" doc="Time stamp trigger interrupt mask" /></v></MACIMR><MACA0HR _="struct_field" doc="" l="4"><v _="nl"><MACA0H _="reg_bit" b="0" doc="MAC address0 high" e="15" /></v></MACA0HR><MACA0LR _="struct_field" doc="" l="4"><v _="nl"><MACA0L _="reg_bit" b="0" doc="MAC address0 low" e="31" /></v></MACA0LR><MACA1HR _="struct_field" doc="" l="4"><v _="nl"><MACA1H _="reg_bit" b="0" doc="MAC address1 high" e="15" /><MBC _="reg_bit" b="24" doc="Mask byte control: bits to mask for comparison of the MAC Address bytes" e="29" /><SA _="reg_bit" b="30" doc="Source address" /><AE _="reg_bit" b="31" doc="Address enable" /></v></MACA1HR><MACA1LR _="struct_field" doc="" l="4"><v _="nl"><MACA1L _="reg_bit" b="0" doc="MAC address1 low" e="31" /></v></MACA1LR><MACA2HR _="struct_field" doc="" l="4"><v _="nl"><MACA2H _="reg_bit" b="0" doc="MAC address1 high" e="15" /><MBC _="reg_bit" b="24" doc="Mask byte control" e="29" /><SA _="reg_bit" b="30" doc="Source address" /><AE _="reg_bit" b="31" doc="Address enable" /></v></MACA2HR><MACA2LR _="struct_field" doc="" l="4"><v _="nl"><MACA2L _="reg_bit" b="0" doc="MAC address2 low" e="31" /></v></MACA2LR><MACA3HR _="struct_field" doc="" l="4"><v _="nl"><MACA3H _="reg_bit" b="0" doc="MAC address3 high" e="15" /><MBC _="reg_bit" b="24" doc="Mask byte control" e="29" /><SA _="reg_bit" b="30" doc="Source address" /><AE _="reg_bit" b="31" doc="Address enable" /></v></MACA3HR><MACA3LR _="struct_field" doc="" l="4"><v _="nl"><MACA3L _="reg_bit" b="0" doc="MAC address3 low" e="31" /></v></MACA3LR><RESERVED2 _="struct_field" doc="" l="4" ne="40"><v _="nl" /></RESERVED2><MMCCR _="struct_field" doc="" l="4"><v _="nl"><CR _="reg_bit" b="0" doc="Counters Reset" /><CSR _="reg_bit" b="1" doc="Counter Stop Rollover" /><ROR _="reg_bit" b="2" doc="Reset on Read" /><MCF _="reg_bit" b="3" doc="MMC Counter Freeze" /><MCP _="reg_bit" b="4" doc="MMC counter preset" /><MCFHP _="reg_bit" b="5" doc="MMC counter Full-Half preset" /></v></MMCCR><MMCRIR _="struct_field" doc="" l="4"><v _="nl"><RFCES _="reg_bit" b="5" doc="Set when Rx crc error counter reaches half the maximum value" /><RFAES _="reg_bit" b="6" doc="Set when Rx alignment error counter reaches half the maximum value" /><RGUFS _="reg_bit" b="17" doc="Set when Rx good unicast frames counter reaches half the maximum value" /></v></MMCRIR><MMCTIR _="struct_field" doc="" l="4"><v _="nl"><TGFSCS _="reg_bit" b="14" doc="Set when Tx good single col counter reaches half the maximum value" /><TGFMSCS _="reg_bit" b="15" doc="Set when Tx good multi col counter reaches half the maximum value" /><TGFS _="reg_bit" b="21" doc="Set when Tx good frame count counter reaches half the maximum value" /></v></MMCTIR><MMCRIMR _="struct_field" doc="" l="4"><v _="nl"><RFCEM _="reg_bit" b="5" doc="Mask the interrupt when Rx crc error counter reaches half the maximum value" /><RFAEM _="reg_bit" b="6" doc="Mask the interrupt when when Rx alignment error counter reaches half the maximum value" /><RGUFM _="reg_bit" b="17" doc="Mask the interrupt when Rx good unicast frames counter reaches half the maximum value" /></v></MMCRIMR><MMCTIMR _="struct_field" doc="" l="4"><v _="nl"><TGFSCM _="reg_bit" b="14" doc="Mask the interrupt when Tx good single col counter reaches half the maximum value" /><TGFMSCM _="reg_bit" b="15" doc="Mask the interrupt when Tx good multi col counter reaches half the maximum value" /><TGFM _="reg_bit" b="21" doc="Mask the interrupt when Tx good frame count counter reaches half the maximum value" /></v></MMCTIMR><RESERVED3 _="struct_field" doc="" l="4" ne="14"><v _="nl" /></RESERVED3><MMCTGFSCCR _="struct_field" doc="" l="4"><v _="nl"><TGFSCC _="reg_bit" b="0" doc="Number of successfully transmitted frames after a single collision in Half-duplex mode." e="31" /></v></MMCTGFSCCR><MMCTGFMSCCR _="struct_field" doc="" l="4"><v _="nl"><TGFMSCC _="reg_bit" b="0" doc="Number of successfully transmitted frames after more than a single collision in Half-duplex mode." e="31" /></v></MMCTGFMSCCR><RESERVED4 _="struct_field" doc="" l="4" ne="5"><v _="nl" /></RESERVED4><MMCTGFCR _="struct_field" doc="" l="4"><v _="nl"><TGFC _="reg_bit" b="0" doc="Number of good frames transmitted." e="31" /></v></MMCTGFCR><RESERVED5 _="struct_field" doc="" l="4" ne="10"><v _="nl" /></RESERVED5><MMCRFCECR _="struct_field" doc="" l="4"><v _="nl"><RFCEC _="reg_bit" b="0" doc="Number of frames received with CRC error." e="31" /></v></MMCRFCECR><MMCRFAECR _="struct_field" doc="" l="4"><v _="nl"><RFAEC _="reg_bit" b="0" doc="Number of frames received with alignment (dribble) error" e="31" /></v></MMCRFAECR><RESERVED6 _="struct_field" doc="" l="4" ne="10"><v _="nl" /></RESERVED6><MMCRGUFCR _="struct_field" doc="" l="4"><v _="nl"><RGUFC _="reg_bit" b="0" doc="Number of good unicast frames received." e="31" /></v></MMCRGUFCR><RESERVED7 _="struct_field" doc="" l="4" ne="334"><v _="nl" /></RESERVED7><PTPTSCR _="struct_field" doc="" l="4"><v _="nl"><TSE _="reg_bit" b="0" doc="Time stamp enable" /><TSFCU _="reg_bit" b="1" doc="Time stamp fine or coarse update" /><TSSTI _="reg_bit" b="2" doc="Time stamp initialize" /><TSSTU _="reg_bit" b="3" doc="Time stamp update" /><TSITE _="reg_bit" b="4" doc="Time stamp interrupt trigger enable" /><TSARU _="reg_bit" b="5" doc="Addend register update" /><TSCNT _="reg_bit" b="16" doc="Time stamp clock node type" e="17" /></v></PTPTSCR><PTPSSIR _="struct_field" doc="" l="4"><v _="nl"><STSSI _="reg_bit" b="0" doc="System time Sub-second increment value" e="7" /></v></PTPSSIR><PTPTSHR _="struct_field" doc="" l="4"><v _="nl"><STS _="reg_bit" b="0" doc="System Time second" e="31" /></v></PTPTSHR><PTPTSLR _="struct_field" doc="" l="4"><v _="nl"><STSS _="reg_bit" b="0" doc="System Time sub-seconds" e="30" /><STPNS _="reg_bit" b="31" doc="System Time Positive or negative time" /></v></PTPTSLR><PTPTSHUR _="struct_field" doc="" l="4"><v _="nl"><TSUS _="reg_bit" b="0" doc="Time stamp update seconds" e="31" /></v></PTPTSHUR><PTPTSLUR _="struct_field" doc="" l="4"><v _="nl"><TSUSS _="reg_bit" b="0" doc="Time stamp update sub-seconds" e="30" /><TSUPNS _="reg_bit" b="31" doc="Time stamp update Positive or negative time" /></v></PTPTSLUR><PTPTSAR _="struct_field" doc="" l="4"><v _="nl"><TSA _="reg_bit" b="0" doc="Time stamp addend" e="31" /></v></PTPTSAR><PTPTTHR _="struct_field" doc="" l="4"><v _="nl"><TTSH _="reg_bit" b="0" doc="Target time stamp high" e="31" /></v></PTPTTHR><PTPTTLR _="struct_field" doc="" l="4"><v _="nl"><TTSL _="reg_bit" b="0" doc="Target time stamp low" e="31" /></v></PTPTTLR><RESERVED8 _="struct_field" doc="" l="4"><v _="nl" /></RESERVED8><PTPTSSR _="struct_field" doc="" l="4"><v _="nl"><TSSO _="reg_bit" b="4" doc="Time stamp seconds overflow" /><TSTTR _="reg_bit" b="5" doc="Time stamp target time reached" /><TSSARFE _="reg_bit" b="8" doc="Time stamp snapshot for all received frames enable" /><TSSSR _="reg_bit" b="9" doc="Time stamp Sub-seconds rollover" /><TSPTPPSV2E _="reg_bit" b="10" doc="Time stamp PTP packet snooping for version2 format enable" /><TSSPTPOEFE _="reg_bit" b="11" doc="Time stamp snapshot for PTP over ethernet frames enable" /><TSSIPV6FE _="reg_bit" b="12" doc="Time stamp snapshot for IPv6 frames enable" /><TSSIPV4FE _="reg_bit" b="13" doc="Time stamp snapshot for IPv4 frames enable" /><TSSEME _="reg_bit" b="14" doc="Time stamp snapshot for event message enable" /><TSSMRME _="reg_bit" b="15" doc="Time stamp snapshot for message relevant to master enable" /></v></PTPTSSR><RESERVED9 _="struct_field" doc="" l="4" ne="565"><v _="nl" /></RESERVED9><DMABMR _="struct_field" doc="" l="4"><v _="nl"><SR _="reg_bit" b="0" doc="Software reset" /><DA _="reg_bit" b="1" doc="DMA arbitration scheme" /><DSL _="reg_bit" b="2" doc="Descriptor Skip Length" e="6" /><EDE _="reg_bit" b="7" doc="Enhanced Descriptor Enable" /><PBL _="reg_bit" b="8" doc="Programmable burst length" e="13" /><RTPR _="reg_bit" b="14" doc="Rx Tx priority ratio" e="15" /><FB _="reg_bit" b="16" doc="Fixed Burst" /><RDP _="reg_bit" b="17" doc="RxDMA PBL" e="22" /><USP _="reg_bit" b="23" doc="Use separate PBL" /><FPM _="reg_bit" b="24" doc="4xPBL mode" /><AAB _="reg_bit" b="25" doc="Address-Aligned beats" /></v></DMABMR><DMATPDR _="struct_field" doc="" l="4"><v _="nl"><TPD _="reg_bit" b="0" doc="Transmit poll demand" e="31" /></v></DMATPDR><DMARPDR _="struct_field" doc="" l="4"><v _="nl"><RPD _="reg_bit" b="0" doc="Receive poll demand" e="31" /></v></DMARPDR><DMARDLAR _="struct_field" doc="" l="4"><v _="nl"><SRL _="reg_bit" b="0" doc="Start of receive list" e="31" /></v></DMARDLAR><DMATDLAR _="struct_field" doc="" l="4"><v _="nl"><STL _="reg_bit" b="0" doc="Start of transmit list" e="31" /></v></DMATDLAR><DMASR _="struct_field" doc="" l="4"><v _="nl"><TS _="reg_bit" b="0" doc="Transmit status" /><TPSS _="reg_bit" b="1" doc="Transmit process stopped status" /><TBUS _="reg_bit" b="2" doc="Transmit buffer unavailable status" /><TJTS _="reg_bit" b="3" doc="Transmit jabber timeout status" /><ROS _="reg_bit" b="4" doc="Receive overflow status" /><TUS _="reg_bit" b="5" doc="Transmit underflow status" /><RS _="reg_bit" b="6" doc="Receive status" /><RBUS _="reg_bit" b="7" doc="Receive buffer unavailable status" /><RPSS _="reg_bit" b="8" doc="Receive process stopped status" /><RWTS _="reg_bit" b="9" doc="Receive watchdog timeout status" /><ETS _="reg_bit" b="10" doc="Early transmit status" /><FBES _="reg_bit" b="13" doc="Fatal bus error status" /><ERS _="reg_bit" b="14" doc="Early receive status" /><AIS _="reg_bit" b="15" doc="Abnormal interrupt summary" /><NIS _="reg_bit" b="16" doc="Normal interrupt summary" /><RPS _="reg_bit" b="17" doc="Receive process state" e="19" /><TPS _="reg_bit" b="20" doc="Transmit process state" e="22" /><EBS _="reg_bit" b="23" doc="Error bits status" e="25" /><MMCS _="reg_bit" b="27" doc="MMC status" /><PMTS _="reg_bit" b="28" doc="PMT status" /><TSTS _="reg_bit" b="29" doc="Time-stamp trigger status" /></v></DMASR><DMAOMR _="struct_field" doc="" l="4"><v _="nl"><SR _="reg_bit" b="1" doc="Start/stop receive" /><OSF _="reg_bit" b="2" doc="operate on second frame" /><RTC _="reg_bit" b="3" doc="receive threshold control" e="4" /><FUGF _="reg_bit" b="6" doc="Forward undersized good frames" /><FEF _="reg_bit" b="7" doc="Forward error frames" /><ST _="reg_bit" b="13" doc="Start/stop transmission command" /><TTC _="reg_bit" b="14" doc="Transmit threshold control" e="16" /><FTF _="reg_bit" b="20" doc="Flush transmit FIFO" /><TSF _="reg_bit" b="21" doc="Transmit store and forward" /><DFRF _="reg_bit" b="24" doc="Disable flushing of received frames" /><RSF _="reg_bit" b="25" doc="Receive store and forward" /><DTCEFD _="reg_bit" b="26" doc="Disable Dropping of TCP/IP checksum error frames" /></v></DMAOMR><DMAIER _="struct_field" doc="" l="4"><v _="nl"><TIE _="reg_bit" b="0" doc="Transmit interrupt enable" /><TPSIE _="reg_bit" b="1" doc="Transmit process stopped interrupt enable" /><TBUIE _="reg_bit" b="2" doc="Transmit buffer unavailable interrupt enable" /><TJTIE _="reg_bit" b="3" doc="Transmit jabber timeout interrupt enable" /><ROIE _="reg_bit" b="4" doc="Receive Overflow interrupt enable" /><TUIE _="reg_bit" b="5" doc="Transmit Underflow interrupt enable" /><RIE _="reg_bit" b="6" doc="Receive interrupt enable" /><RBUIE _="reg_bit" b="7" doc="Receive buffer unavailable interrupt enable" /><RPSIE _="reg_bit" b="8" doc="Receive process stopped interrupt enable" /><RWTIE _="reg_bit" b="9" doc="Receive watchdog timeout interrupt enable" /><ETIE _="reg_bit" b="10" doc="Early transmit interrupt enable" /><FBEIE _="reg_bit" b="13" doc="Fatal bus error interrupt enable" /><ERIE _="reg_bit" b="14" doc="Early receive interrupt enable" /><AISE _="reg_bit" b="15" doc="Abnormal interrupt summary enable" /><NISE _="reg_bit" b="16" doc="Normal interrupt summary enable" /></v></DMAIER><DMAMFBOCR _="struct_field" doc="" l="4"><v _="nl"><MFC _="reg_bit" b="0" doc="Number of frames missed by the controller" e="15" /><OMFC _="reg_bit" b="16" doc="Overflow bit for missed frame counter" /><MFA _="reg_bit" b="17" doc="Number of frames missed by the application" e="27" /><OFOC _="reg_bit" b="28" doc="Overflow bit for FIFO overflow counter" /></v></DMAMFBOCR><DMARSWTR _="struct_field" doc="" l="4"><v _="nl" /></DMARSWTR><RESERVED10 _="struct_field" doc="" l="4" ne="8"><v _="nl" /></RESERVED10><DMACHTDR _="struct_field" doc="" l="4"><v _="nl"><HTDAP _="reg_bit" b="0" doc="Host transmit descriptor address pointer" e="31" /></v></DMACHTDR><DMACHRDR _="struct_field" doc="" l="4"><v _="nl"><HRDAP _="reg_bit" b="0" doc="Host receive descriptor address pointer" e="31" /></v></DMACHRDR><DMACHTBAR _="struct_field" doc="" l="4"><v _="nl"><HTBAP _="reg_bit" b="0" doc="Host transmit buffer address pointer" e="31" /></v></DMACHTBAR><DMACHRBAR _="struct_field" doc="" l="4"><v _="nl"><HRBAP _="reg_bit" b="0" doc="Host receive buffer address pointer" e="31" /></v></DMACHRBAR></t></ETH><EXTI _="struct_descr" rn="EXTI_TypeDef"><t _="nl"><IMR _="struct_field" doc="EXTI Interrupt mask register, Address offset: 0x00" l="4"><v _="nl"><MR0 _="reg_bit" b="0" doc="Interrupt Mask on line 0" /><MR1 _="reg_bit" b="1" doc="Interrupt Mask on line 1" /><MR2 _="reg_bit" b="2" doc="Interrupt Mask on line 2" /><MR3 _="reg_bit" b="3" doc="Interrupt Mask on line 3" /><MR4 _="reg_bit" b="4" doc="Interrupt Mask on line 4" /><MR5 _="reg_bit" b="5" doc="Interrupt Mask on line 5" /><MR6 _="reg_bit" b="6" doc="Interrupt Mask on line 6" /><MR7 _="reg_bit" b="7" doc="Interrupt Mask on line 7" /><MR8 _="reg_bit" b="8" doc="Interrupt Mask on line 8" /><MR9 _="reg_bit" b="9" doc="Interrupt Mask on line 9" /><MR10 _="reg_bit" b="10" doc="Interrupt Mask on line 10" /><MR11 _="reg_bit" b="11" doc="Interrupt Mask on line 11" /><MR12 _="reg_bit" b="12" doc="Interrupt Mask on line 12" /><MR13 _="reg_bit" b="13" doc="Interrupt Mask on line 13" /><MR14 _="reg_bit" b="14" doc="Interrupt Mask on line 14" /><MR15 _="reg_bit" b="15" doc="Interrupt Mask on line 15" /><MR16 _="reg_bit" b="16" doc="Interrupt Mask on line 16" /><MR17 _="reg_bit" b="17" doc="Interrupt Mask on line 17" /><MR18 _="reg_bit" b="18" doc="Interrupt Mask on line 18" /><MR19 _="reg_bit" b="19" doc="Interrupt Mask on line 19" /><MR20 _="reg_bit" b="20" doc="Interrupt Mask on line 20" /><MR21 _="reg_bit" b="21" doc="Interrupt Mask on line 21" /><MR22 _="reg_bit" b="22" doc="Interrupt Mask on line 22" /></v></IMR><EMR _="struct_field" doc="EXTI Event mask register, Address offset: 0x04" l="4"><v _="nl"><MR0 _="reg_bit" b="0" doc="Event Mask on line 0" /><MR1 _="reg_bit" b="1" doc="Event Mask on line 1" /><MR2 _="reg_bit" b="2" doc="Event Mask on line 2" /><MR3 _="reg_bit" b="3" doc="Event Mask on line 3" /><MR4 _="reg_bit" b="4" doc="Event Mask on line 4" /><MR5 _="reg_bit" b="5" doc="Event Mask on line 5" /><MR6 _="reg_bit" b="6" doc="Event Mask on line 6" /><MR7 _="reg_bit" b="7" doc="Event Mask on line 7" /><MR8 _="reg_bit" b="8" doc="Event Mask on line 8" /><MR9 _="reg_bit" b="9" doc="Event Mask on line 9" /><MR10 _="reg_bit" b="10" doc="Event Mask on line 10" /><MR11 _="reg_bit" b="11" doc="Event Mask on line 11" /><MR12 _="reg_bit" b="12" doc="Event Mask on line 12" /><MR13 _="reg_bit" b="13" doc="Event Mask on line 13" /><MR14 _="reg_bit" b="14" doc="Event Mask on line 14" /><MR15 _="reg_bit" b="15" doc="Event Mask on line 15" /><MR16 _="reg_bit" b="16" doc="Event Mask on line 16" /><MR17 _="reg_bit" b="17" doc="Event Mask on line 17" /><MR18 _="reg_bit" b="18" doc="Event Mask on line 18" /><MR19 _="reg_bit" b="19" doc="Event Mask on line 19" /><MR20 _="reg_bit" b="20" doc="Event Mask on line 20" /><MR21 _="reg_bit" b="21" doc="Event Mask on line 21" /><MR22 _="reg_bit" b="22" doc="Event Mask on line 22" /></v></EMR><RTSR _="struct_field" doc="EXTI Rising trigger selection register, Address offset: 0x08" l="4"><v _="nl"><TR0 _="reg_bit" b="0" doc="Rising trigger event configuration bit of line 0" /><TR1 _="reg_bit" b="1" doc="Rising trigger event configuration bit of line 1" /><TR2 _="reg_bit" b="2" doc="Rising trigger event configuration bit of line 2" /><TR3 _="reg_bit" b="3" doc="Rising trigger event configuration bit of line 3" /><TR4 _="reg_bit" b="4" doc="Rising trigger event configuration bit of line 4" /><TR5 _="reg_bit" b="5" doc="Rising trigger event configuration bit of line 5" /><TR6 _="reg_bit" b="6" doc="Rising trigger event configuration bit of line 6" /><TR7 _="reg_bit" b="7" doc="Rising trigger event configuration bit of line 7" /><TR8 _="reg_bit" b="8" doc="Rising trigger event configuration bit of line 8" /><TR9 _="reg_bit" b="9" doc="Rising trigger event configuration bit of line 9" /><TR10 _="reg_bit" b="10" doc="Rising trigger event configuration bit of line 10" /><TR11 _="reg_bit" b="11" doc="Rising trigger event configuration bit of line 11" /><TR12 _="reg_bit" b="12" doc="Rising trigger event configuration bit of line 12" /><TR13 _="reg_bit" b="13" doc="Rising trigger event configuration bit of line 13" /><TR14 _="reg_bit" b="14" doc="Rising trigger event configuration bit of line 14" /><TR15 _="reg_bit" b="15" doc="Rising trigger event configuration bit of line 15" /><TR16 _="reg_bit" b="16" doc="Rising trigger event configuration bit of line 16" /><TR17 _="reg_bit" b="17" doc="Rising trigger event configuration bit of line 17" /><TR18 _="reg_bit" b="18" doc="Rising trigger event configuration bit of line 18" /><TR19 _="reg_bit" b="19" doc="Rising trigger event configuration bit of line 19" /><TR20 _="reg_bit" b="20" doc="Rising trigger event configuration bit of line 20" /><TR21 _="reg_bit" b="21" doc="Rising trigger event configuration bit of line 21" /><TR22 _="reg_bit" b="22" doc="Rising trigger event configuration bit of line 22" /></v></RTSR><FTSR _="struct_field" doc="EXTI Falling trigger selection register, Address offset: 0x0C" l="4"><v _="nl"><TR0 _="reg_bit" b="0" doc="Falling trigger event configuration bit of line 0" /><TR1 _="reg_bit" b="1" doc="Falling trigger event configuration bit of line 1" /><TR2 _="reg_bit" b="2" doc="Falling trigger event configuration bit of line 2" /><TR3 _="reg_bit" b="3" doc="Falling trigger event configuration bit of line 3" /><TR4 _="reg_bit" b="4" doc="Falling trigger event configuration bit of line 4" /><TR5 _="reg_bit" b="5" doc="Falling trigger event configuration bit of line 5" /><TR6 _="reg_bit" b="6" doc="Falling trigger event configuration bit of line 6" /><TR7 _="reg_bit" b="7" doc="Falling trigger event configuration bit of line 7" /><TR8 _="reg_bit" b="8" doc="Falling trigger event configuration bit of line 8" /><TR9 _="reg_bit" b="9" doc="Falling trigger event configuration bit of line 9" /><TR10 _="reg_bit" b="10" doc="Falling trigger event configuration bit of line 10" /><TR11 _="reg_bit" b="11" doc="Falling trigger event configuration bit of line 11" /><TR12 _="reg_bit" b="12" doc="Falling trigger event configuration bit of line 12" /><TR13 _="reg_bit" b="13" doc="Falling trigger event configuration bit of line 13" /><TR14 _="reg_bit" b="14" doc="Falling trigger event configuration bit of line 14" /><TR15 _="reg_bit" b="15" doc="Falling trigger event configuration bit of line 15" /><TR16 _="reg_bit" b="16" doc="Falling trigger event configuration bit of line 16" /><TR17 _="reg_bit" b="17" doc="Falling trigger event configuration bit of line 17" /><TR18 _="reg_bit" b="18" doc="Falling trigger event configuration bit of line 18" /><TR19 _="reg_bit" b="19" doc="Falling trigger event configuration bit of line 19" /><TR20 _="reg_bit" b="20" doc="Falling trigger event configuration bit of line 20" /><TR21 _="reg_bit" b="21" doc="Falling trigger event configuration bit of line 21" /><TR22 _="reg_bit" b="22" doc="Falling trigger event configuration bit of line 22" /></v></FTSR><SWIER _="struct_field" doc="EXTI Software interrupt event register, Address offset: 0x10" l="4"><v _="nl"><SWIER0 _="reg_bit" b="0" doc="Software Interrupt on line 0" /><SWIER1 _="reg_bit" b="1" doc="Software Interrupt on line 1" /><SWIER2 _="reg_bit" b="2" doc="Software Interrupt on line 2" /><SWIER3 _="reg_bit" b="3" doc="Software Interrupt on line 3" /><SWIER4 _="reg_bit" b="4" doc="Software Interrupt on line 4" /><SWIER5 _="reg_bit" b="5" doc="Software Interrupt on line 5" /><SWIER6 _="reg_bit" b="6" doc="Software Interrupt on line 6" /><SWIER7 _="reg_bit" b="7" doc="Software Interrupt on line 7" /><SWIER8 _="reg_bit" b="8" doc="Software Interrupt on line 8" /><SWIER9 _="reg_bit" b="9" doc="Software Interrupt on line 9" /><SWIER10 _="reg_bit" b="10" doc="Software Interrupt on line 10" /><SWIER11 _="reg_bit" b="11" doc="Software Interrupt on line 11" /><SWIER12 _="reg_bit" b="12" doc="Software Interrupt on line 12" /><SWIER13 _="reg_bit" b="13" doc="Software Interrupt on line 13" /><SWIER14 _="reg_bit" b="14" doc="Software Interrupt on line 14" /><SWIER15 _="reg_bit" b="15" doc="Software Interrupt on line 15" /><SWIER16 _="reg_bit" b="16" doc="Software Interrupt on line 16" /><SWIER17 _="reg_bit" b="17" doc="Software Interrupt on line 17" /><SWIER18 _="reg_bit" b="18" doc="Software Interrupt on line 18" /><SWIER19 _="reg_bit" b="19" doc="Software Interrupt on line 19" /><SWIER20 _="reg_bit" b="20" doc="Software Interrupt on line 20" /><SWIER21 _="reg_bit" b="21" doc="Software Interrupt on line 21" /><SWIER22 _="reg_bit" b="22" doc="Software Interrupt on line 22" /></v></SWIER><PR _="struct_field" doc="EXTI Pending register,  Address offset: 0x14" l="4"><v _="nl"><PR0 _="reg_bit" b="0" doc="Pending bit for line 0" /><PR1 _="reg_bit" b="1" doc="Pending bit for line 1" /><PR2 _="reg_bit" b="2" doc="Pending bit for line 2" /><PR3 _="reg_bit" b="3" doc="Pending bit for line 3" /><PR4 _="reg_bit" b="4" doc="Pending bit for line 4" /><PR5 _="reg_bit" b="5" doc="Pending bit for line 5" /><PR6 _="reg_bit" b="6" doc="Pending bit for line 6" /><PR7 _="reg_bit" b="7" doc="Pending bit for line 7" /><PR8 _="reg_bit" b="8" doc="Pending bit for line 8" /><PR9 _="reg_bit" b="9" doc="Pending bit for line 9" /><PR10 _="reg_bit" b="10" doc="Pending bit for line 10" /><PR11 _="reg_bit" b="11" doc="Pending bit for line 11" /><PR12 _="reg_bit" b="12" doc="Pending bit for line 12" /><PR13 _="reg_bit" b="13" doc="Pending bit for line 13" /><PR14 _="reg_bit" b="14" doc="Pending bit for line 14" /><PR15 _="reg_bit" b="15" doc="Pending bit for line 15" /><PR16 _="reg_bit" b="16" doc="Pending bit for line 16" /><PR17 _="reg_bit" b="17" doc="Pending bit for line 17" /><PR18 _="reg_bit" b="18" doc="Pending bit for line 18" /><PR19 _="reg_bit" b="19" doc="Pending bit for line 19" /><PR20 _="reg_bit" b="20" doc="Pending bit for line 20" /><PR21 _="reg_bit" b="21" doc="Pending bit for line 21" /><PR22 _="reg_bit" b="22" doc="Pending bit for line 22" /></v></PR></t></EXTI><FLASH _="struct_descr" rn="FLASH_TypeDef"><t _="nl"><ACR _="struct_field" doc="FLASH access control register,  Address offset: 0x00" l="4"><v _="nl"><LATENCY _="reg_bit" b="0" doc="" e="3" /><PRFTEN _="reg_bit" b="8" doc="" /><ICEN _="reg_bit" b="9" doc="" /><DCEN _="reg_bit" b="10" doc="" /><ICRST _="reg_bit" b="11" doc="" /><DCRST _="reg_bit" b="12" doc="" /></v></ACR><KEYR _="struct_field" doc="FLASH key register, Address offset: 0x04" l="4"><v _="nl" /></KEYR><OPTKEYR _="struct_field" doc="FLASH option key register,  Address offset: 0x08" l="4"><v _="nl" /></OPTKEYR><SR _="struct_field" doc="FLASH status register,  Address offset: 0x0C" l="4"><v _="nl"><EOP _="reg_bit" b="0" doc="" /><SOP _="reg_bit" b="1" doc="" /><WRPERR _="reg_bit" b="4" doc="" /><PGAERR _="reg_bit" b="5" doc="" /><PGPERR _="reg_bit" b="6" doc="" /><PGSERR _="reg_bit" b="7" doc="" /><BSY _="reg_bit" b="16" doc="" /></v></SR><CR _="struct_field" doc="FLASH control register, Address offset: 0x10" l="4"><v _="nl"><PG _="reg_bit" b="0" doc="" /><SER _="reg_bit" b="1" doc="" /><MER _="reg_bit" b="2" doc="" /><SNB _="reg_bit" b="3" doc="" e="7" /><PSIZE _="reg_bit" b="8" doc="" e="9" /><STRT _="reg_bit" b="16" doc="" /><EOPIE _="reg_bit" b="24" doc="" /><LOCK _="reg_bit" b="31" doc="" /></v></CR><OPTCR _="struct_field" doc="FLASH option control register , Address offset: 0x14" l="4"><v _="nl"><OPTLOCK _="reg_bit" b="0" doc="" /><OPTSTRT _="reg_bit" b="1" doc="" /><RDP _="reg_bit" b="8" doc="" e="15" /><nWRP _="reg_bit" b="16" doc="" e="27" /></v></OPTCR><OPTCR1 _="struct_field" doc="FLASH option control register 1, Address offset: 0x18" l="4"><v _="nl"><nWRP _="reg_bit" b="16" doc="" e="27" /></v></OPTCR1></t></FLASH><FSMC_Bank1 _="struct_descr" rn="FSMC_Bank1_TypeDef"><t _="nl"><BTCR _="struct_field" doc="NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C" l="4" ne="8"><v _="nl" /></BTCR></t></FSMC_Bank1><FSMC_Bank1E _="struct_descr" rn="FSMC_Bank1E_TypeDef"><t _="nl"><BWTR _="struct_field" doc="NOR/PSRAM write timing registers, Address offset: 0x104-0x11C" l="4" ne="7"><v _="nl" /></BWTR></t></FSMC_Bank1E><FSMC_Bank2_3 _="struct_descr" rn="FSMC_Bank2_3_TypeDef"><t _="nl"><PCR2 _="struct_field" doc="NAND Flash control register 2,  Address offset: 0x60" l="4"><v _="nl" /></PCR2><SR2 _="struct_field" doc="NAND Flash FIFO status and interrupt register 2,  Address offset: 0x64" l="4"><v _="nl" /></SR2><PMEM2 _="struct_field" doc="NAND Flash Common memory space timing register 2, Address offset: 0x68" l="4"><v _="nl" /></PMEM2><PATT2 _="struct_field" doc="NAND Flash Attribute memory space timing register 2, Address offset: 0x6C" l="4"><v _="nl" /></PATT2><RESERVED0 _="struct_field" doc="Reserved, 0x70" l="4"><v _="nl" /></RESERVED0><ECCR2 _="struct_field" doc="NAND Flash ECC result registers 2,  Address offset: 0x74" l="4"><v _="nl" /></ECCR2><RESERVED1 _="struct_field" doc="Reserved, 0x78" l="4"><v _="nl" /></RESERVED1><RESERVED2 _="struct_field" doc="Reserved, 0x7C" l="4"><v _="nl" /></RESERVED2><PCR3 _="struct_field" doc="NAND Flash control register 3,  Address offset: 0x80" l="4"><v _="nl" /></PCR3><SR3 _="struct_field" doc="NAND Flash FIFO status and interrupt register 3,  Address offset: 0x84" l="4"><v _="nl" /></SR3><PMEM3 _="struct_field" doc="NAND Flash Common memory space timing register 3, Address offset: 0x88" l="4"><v _="nl" /></PMEM3><PATT3 _="struct_field" doc="NAND Flash Attribute memory space timing register 3, Address offset: 0x8C" l="4"><v _="nl" /></PATT3><RESERVED3 _="struct_field" doc="Reserved, 0x90" l="4"><v _="nl" /></RESERVED3><ECCR3 _="struct_field" doc="NAND Flash ECC result registers 3,  Address offset: 0x94" l="4"><v _="nl" /></ECCR3></t></FSMC_Bank2_3><FSMC_Bank4 _="struct_descr" rn="FSMC_Bank4_TypeDef"><t _="nl"><PCR4 _="struct_field" doc="PC Card control register 4,  Address offset: 0xA0" l="4"><v _="nl" /></PCR4><SR4 _="struct_field" doc="PC Card FIFO status and interrupt register 4,  Address offset: 0xA4" l="4"><v _="nl" /></SR4><PMEM4 _="struct_field" doc="PC Card Common memory space timing register 4, Address offset: 0xA8" l="4"><v _="nl" /></PMEM4><PATT4 _="struct_field" doc="PC Card Attribute memory space timing register 4, Address offset: 0xAC" l="4"><v _="nl" /></PATT4><PIO4 _="struct_field" doc="PC Card I/O space timing register 4, Address offset: 0xB0" l="4"><v _="nl" /></PIO4></t></FSMC_Bank4><GPIO _="struct_descr" rn="GPIO_TypeDef"><t _="nl"><MODER _="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4"><v _="nl"><MODER0 _="reg_bit" b="0" doc="" e="1" /><MODER1 _="reg_bit" b="2" doc="" e="3" /><MODER2 _="reg_bit" b="4" doc="" e="5" /><MODER3 _="reg_bit" b="6" doc="" e="7" /><MODER4 _="reg_bit" b="8" doc="" e="9" /><MODER5 _="reg_bit" b="10" doc="" e="11" /><MODER6 _="reg_bit" b="12" doc="" e="13" /><MODER7 _="reg_bit" b="14" doc="" e="15" /><MODER8 _="reg_bit" b="16" doc="" e="17" /><MODER9 _="reg_bit" b="18" doc="" e="19" /><MODER10 _="reg_bit" b="20" doc="" e="21" /><MODER11 _="reg_bit" b="22" doc="" e="23" /><MODER12 _="reg_bit" b="24" doc="" e="25" /><MODER13 _="reg_bit" b="26" doc="" e="27" /><MODER14 _="reg_bit" b="28" doc="" e="29" /><MODER15 _="reg_bit" b="30" doc="" e="31" /></v></MODER><OTYPER _="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4"><v _="nl" /></OTYPER><OSPEEDR _="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4"><v _="nl" /></OSPEEDR><PUPDR _="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4"><v _="nl"><PUPDR0 _="reg_bit" b="0" doc="" e="1" /><PUPDR1 _="reg_bit" b="2" doc="" e="3" /><PUPDR2 _="reg_bit" b="4" doc="" e="5" /><PUPDR3 _="reg_bit" b="6" doc="" e="7" /><PUPDR4 _="reg_bit" b="8" doc="" e="9" /><PUPDR5 _="reg_bit" b="10" doc="" e="11" /><PUPDR6 _="reg_bit" b="12" doc="" e="13" /><PUPDR7 _="reg_bit" b="14" doc="" e="15" /><PUPDR8 _="reg_bit" b="16" doc="" e="17" /><PUPDR9 _="reg_bit" b="18" doc="" e="19" /><PUPDR10 _="reg_bit" b="20" doc="" e="21" /><PUPDR11 _="reg_bit" b="22" doc="" e="23" /><PUPDR12 _="reg_bit" b="24" doc="" e="25" /><PUPDR13 _="reg_bit" b="26" doc="" e="27" /><PUPDR14 _="reg_bit" b="28" doc="" e="29" /><PUPDR15 _="reg_bit" b="30" doc="" e="31" /></v></PUPDR><IDR _="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4"><v _="nl" /></IDR><ODR _="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4"><v _="nl" /></ODR><BSRR _="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4"><v _="nl" /></BSRR><LCKR _="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4"><v _="nl"><LCK0 _="reg_bit" b="0" doc="" /><LCK1 _="reg_bit" b="1" doc="" /><LCK2 _="reg_bit" b="2" doc="" /><LCK3 _="reg_bit" b="3" doc="" /><LCK4 _="reg_bit" b="4" doc="" /><LCK5 _="reg_bit" b="5" doc="" /><LCK6 _="reg_bit" b="6" doc="" /><LCK7 _="reg_bit" b="7" doc="" /><LCK8 _="reg_bit" b="8" doc="" /><LCK9 _="reg_bit" b="9" doc="" /><LCK10 _="reg_bit" b="10" doc="" /><LCK11 _="reg_bit" b="11" doc="" /><LCK12 _="reg_bit" b="12" doc="" /><LCK13 _="reg_bit" b="13" doc="" /><LCK14 _="reg_bit" b="14" doc="" /><LCK15 _="reg_bit" b="15" doc="" /><LCKK _="reg_bit" b="16" doc="" /></v></LCKR><AFR _="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" l="4" ne="2"><v _="nl" /></AFR></t></GPIO><SYSCFG _="struct_descr" rn="SYSCFG_TypeDef"><t _="nl"><MEMRMP _="struct_field" doc="SYSCFG memory remap register, Address offset: 0x00" l="4"><v _="nl" /></MEMRMP><PMC _="struct_field" doc="SYSCFG peripheral mode configuration register,  Address offset: 0x04" l="4"><v _="nl" /></PMC><EXTICR _="struct_field" doc="SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14" l="4" ne="4"><v _="nl" /></EXTICR><RESERVED _="struct_field" doc="Reserved, 0x18-0x1C" l="4" ne="2"><v _="nl" /></RESERVED><CMPCR _="struct_field" doc="SYSCFG Compensation cell control register,  Address offset: 0x20" l="4"><v _="nl"><READY _="reg_bit" b="8" doc="Compensation cell power-down" /></v></CMPCR></t></SYSCFG><I2C _="struct_descr" rn="I2C_TypeDef"><t _="nl"><CR1 _="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4"><v _="nl"><PE _="reg_bit" b="0" doc="Peripheral Enable" /><SMBUS _="reg_bit" b="1" doc="SMBus Mode" /><SMBTYPE _="reg_bit" b="3" doc="SMBus Type" /><ENARP _="reg_bit" b="4" doc="ARP Enable" /><ENPEC _="reg_bit" b="5" doc="PEC Enable" /><ENGC _="reg_bit" b="6" doc="General Call Enable" /><NOSTRETCH _="reg_bit" b="7" doc="Clock Stretching Disable (Slave mode)" /><START _="reg_bit" b="8" doc="Start Generation" /><STOP _="reg_bit" b="9" doc="Stop Generation" /><ACK _="reg_bit" b="10" doc="Acknowledge Enable" /><POS _="reg_bit" b="11" doc="Acknowledge/PEC Position (for data reception)" /><PEC _="reg_bit" b="12" doc="Packet Error Checking" /><ALERT _="reg_bit" b="13" doc="SMBus Alert" /><SWRST _="reg_bit" b="15" doc="Software Reset" /></v></CR1><CR2 _="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4"><v _="nl"><FREQ _="reg_bit" b="0" doc="FREQ[5:0] bits (Peripheral Clock Frequency)" e="5" /><ITERREN _="reg_bit" b="8" doc="Error Interrupt Enable" /><ITEVTEN _="reg_bit" b="9" doc="Event Interrupt Enable" /><ITBUFEN _="reg_bit" b="10" doc="Buffer Interrupt Enable" /><DMAEN _="reg_bit" b="11" doc="DMA Requests Enable" /><LAST _="reg_bit" b="12" doc="DMA Last Transfer" /></v></CR2><OAR1 _="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4"><v _="nl"><ADD0 _="reg_bit" b="0" doc="Bit 0" /><ADD1 _="reg_bit" b="1" doc="Bit 1" /><ADD2 _="reg_bit" b="2" doc="Bit 2" /><ADD3 _="reg_bit" b="3" doc="Bit 3" /><ADD4 _="reg_bit" b="4" doc="Bit 4" /><ADD5 _="reg_bit" b="5" doc="Bit 5" /><ADD6 _="reg_bit" b="6" doc="Bit 6" /><ADD7 _="reg_bit" b="7" doc="Bit 7" /><ADD8 _="reg_bit" b="8" doc="Bit 8" /><ADD9 _="reg_bit" b="9" doc="Bit 9" /><ADDMODE _="reg_bit" b="15" doc="Addressing Mode (Slave mode)" /></v></OAR1><OAR2 _="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4"><v _="nl"><ENDUAL _="reg_bit" b="0" doc="Dual addressing mode enable" /><ADD2 _="reg_bit" b="1" doc="Interface address" e="7" /></v></OAR2><DR _="struct_field" doc="I2C Data register, Address offset: 0x10" l="4"><v _="nl"><DR _="reg_bit" b="0" doc="8-bit Data Register" e="7" /></v></DR><SR1 _="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4"><v _="nl"><SB _="reg_bit" b="0" doc="Start Bit (Master mode)" /><ADDR _="reg_bit" b="1" doc="Address sent (master mode)/matched (slave mode)" /><BTF _="reg_bit" b="2" doc="Byte Transfer Finished" /><ADD10 _="reg_bit" b="3" doc="10-bit header sent (Master mode)" /><STOPF _="reg_bit" b="4" doc="Stop detection (Slave mode)" /><RXNE _="reg_bit" b="6" doc="Data Register not Empty (receivers)" /><TXE _="reg_bit" b="7" doc="Data Register Empty (transmitters)" /><BERR _="reg_bit" b="8" doc="Bus Error" /><ARLO _="reg_bit" b="9" doc="Arbitration Lost (master mode)" /><AF _="reg_bit" b="10" doc="Acknowledge Failure" /><OVR _="reg_bit" b="11" doc="Overrun/Underrun" /><PECERR _="reg_bit" b="12" doc="PEC Error in reception" /><TIMEOUT _="reg_bit" b="14" doc="Timeout or Tlow Error" /><SMBALERT _="reg_bit" b="15" doc="SMBus Alert" /></v></SR1><SR2 _="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4"><v _="nl"><MSL _="reg_bit" b="0" doc="Master/Slave" /><BUSY _="reg_bit" b="1" doc="Bus Busy" /><TRA _="reg_bit" b="2" doc="Transmitter/Receiver" /><GENCALL _="reg_bit" b="4" doc="General Call Address (Slave mode)" /><SMBDEFAULT _="reg_bit" b="5" doc="SMBus Device Default Address (Slave mode)" /><SMBHOST _="reg_bit" b="6" doc="SMBus Host Header (Slave mode)" /><DUALF _="reg_bit" b="7" doc="Dual Flag (Slave mode)" /><PEC _="reg_bit" b="8" doc="Packet Error Checking Register" e="15" /></v></SR2><CCR _="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4"><v _="nl"><CCR _="reg_bit" b="0" doc="Clock Control Register in Fast/Standard mode (Master mode)" e="11" /><DUTY _="reg_bit" b="14" doc="Fast Mode Duty Cycle" /><FS _="reg_bit" b="15" doc="I2C Master Mode Selection" /></v></CCR><TRISE _="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4"><v _="nl"><TRISE _="reg_bit" b="0" doc="Maximum Rise Time in Fast/Standard mode (Master mode)" e="5" /></v></TRISE><FLTR _="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4"><v _="nl"><DNF _="reg_bit" b="0" doc="Digital Noise Filter" e="3" /><ANOFF _="reg_bit" b="4" doc="Analog Noise Filter OFF" /></v></FLTR></t></I2C><IWDG _="struct_descr" rn="IWDG_TypeDef"><t _="nl"><KR _="struct_field" doc="IWDG Key register,  Address offset: 0x00" l="4"><v _="nl"><KEY _="reg_bit" b="0" doc="Key value (write only, read 0000h)" e="15" /></v></KR><PR _="struct_field" doc="IWDG Prescaler register, Address offset: 0x04" l="4"><v _="nl"><PR _="reg_bit" b="0" doc="PR[2:0] (Prescaler divider)" e="2" /></v></PR><RLR _="struct_field" doc="IWDG Reload register, Address offset: 0x08" l="4"><v _="nl"><RL _="reg_bit" b="0" doc="Watchdog counter reload value" e="11" /></v></RLR><SR _="struct_field" doc="IWDG Status register, Address offset: 0x0C" l="4"><v _="nl"><PVU _="reg_bit" b="0" doc="Watchdog prescaler value update" /><RVU _="reg_bit" b="1" doc="Watchdog counter reload value update" /></v></SR></t></IWDG><PWR _="struct_descr" rn="PWR_TypeDef"><t _="nl"><CR _="struct_field" doc="PWR power control register, Address offset: 0x00" l="4"><v _="nl"><LPDS _="reg_bit" b="0" doc="Low-Power Deepsleep" /><PDDS _="reg_bit" b="1" doc="Power Down Deepsleep" /><CWUF _="reg_bit" b="2" doc="Clear Wakeup Flag" /><CSBF _="reg_bit" b="3" doc="Clear Standby Flag" /><PVDE _="reg_bit" b="4" doc="Power Voltage Detector Enable" /><PLS _="reg_bit" b="5" doc="PLS[2:0] bits (PVD Level Selection)" e="7" /><DBP _="reg_bit" b="8" doc="Disable Backup Domain write protection" /><FPDS _="reg_bit" b="9" doc="Flash power down in Stop mode" /><VOS _="reg_bit" b="14" doc="VOS bit (Regulator voltage scaling output selection)" /></v></CR><CSR _="struct_field" doc="PWR power control/status register, Address offset: 0x04" l="4"><v _="nl"><WUF _="reg_bit" b="0" doc="Wakeup Flag" /><SBF _="reg_bit" b="1" doc="Standby Flag" /><PVDO _="reg_bit" b="2" doc="PVD Output" /><BRR _="reg_bit" b="3" doc="Backup regulator ready" /><EWUP _="reg_bit" b="8" doc="Enable WKUP pin" /><BRE _="reg_bit" b="9" doc="Backup regulator enable" /><VOSRDY _="reg_bit" b="14" doc="Regulator voltage scaling output selection ready" /></v></CSR></t></PWR><RCC _="struct_descr" rn="RCC_TypeDef"><t _="nl"><CR _="struct_field" doc="RCC clock control register, Address offset: 0x00" l="4"><v _="nl"><HSION _="reg_bit" b="0" doc="" /><HSIRDY _="reg_bit" b="1" doc="" /><HSITRIM _="reg_bit" b="3" doc="" e="7" /><HSICAL _="reg_bit" b="8" doc="" e="15" /><HSEON _="reg_bit" b="16" doc="" /><HSERDY _="reg_bit" b="17" doc="" /><HSEBYP _="reg_bit" b="18" doc="" /><CSSON _="reg_bit" b="19" doc="" /><PLLON _="reg_bit" b="24" doc="" /><PLLRDY _="reg_bit" b="25" doc="" /><PLLI2SON _="reg_bit" b="26" doc="" /><PLLI2SRDY _="reg_bit" b="27" doc="" /></v></CR><PLLCFGR _="struct_field" doc="RCC PLL configuration register, Address offset: 0x04" l="4"><v _="nl"><PLLM _="reg_bit" b="0" doc="" e="5" /><PLLN _="reg_bit" b="6" doc="" e="14" /><PLLP _="reg_bit" b="16" doc="" e="17" /><PLLSRC _="reg_bit" b="22" doc="" /><PLLQ _="reg_bit" b="24" doc="" e="27" /></v></PLLCFGR><CFGR _="struct_field" doc="RCC clock configuration register, Address offset: 0x08" l="4"><v _="nl"><SW _="reg_bit" b="0" doc="SW[1:0] bits (System clock Switch)" e="1" /><SWS _="reg_bit" b="2" doc="SWS[1:0] bits (System Clock Switch Status)" e="3" /><HPRE _="reg_bit" b="4" doc="HPRE[3:0] bits (AHB prescaler)" e="7" /><PPRE1 _="reg_bit" b="10" doc="PRE1[2:0] bits (APB1 prescaler)" e="12" /><PPRE2 _="reg_bit" b="13" doc="PRE2[2:0] bits (APB2 prescaler)" e="15" /><RTCPRE _="reg_bit" b="16" doc="" e="20" /><MCO1 _="reg_bit" b="21" doc="" e="22" /><I2SSRC _="reg_bit" b="23" doc="" /><MCO1PRE _="reg_bit" b="24" doc="" e="26" /><MCO2PRE _="reg_bit" b="27" doc="" e="29" /><MCO2 _="reg_bit" b="30" doc="" e="31" /></v></CFGR><CIR _="struct_field" doc="RCC clock interrupt register, Address offset: 0x0C" l="4"><v _="nl"><LSIRDYF _="reg_bit" b="0" doc="" /><LSERDYF _="reg_bit" b="1" doc="" /><HSIRDYF _="reg_bit" b="2" doc="" /><HSERDYF _="reg_bit" b="3" doc="" /><PLLRDYF _="reg_bit" b="4" doc="" /><PLLI2SRDYF _="reg_bit" b="5" doc="" /><CSSF _="reg_bit" b="7" doc="" /><LSIRDYIE _="reg_bit" b="8" doc="" /><LSERDYIE _="reg_bit" b="9" doc="" /><HSIRDYIE _="reg_bit" b="10" doc="" /><HSERDYIE _="reg_bit" b="11" doc="" /><PLLRDYIE _="reg_bit" b="12" doc="" /><PLLI2SRDYIE _="reg_bit" b="13" doc="" /><LSIRDYC _="reg_bit" b="16" doc="" /><LSERDYC _="reg_bit" b="17" doc="" /><HSIRDYC _="reg_bit" b="18" doc="" /><HSERDYC _="reg_bit" b="19" doc="" /><PLLRDYC _="reg_bit" b="20" doc="" /><PLLI2SRDYC _="reg_bit" b="21" doc="" /><CSSC _="reg_bit" b="23" doc="" /></v></CIR><AHB1RSTR _="struct_field" doc="RCC AHB1 peripheral reset register, Address offset: 0x10" l="4"><v _="nl"><GPIOARST _="reg_bit" b="0" doc="" /><GPIOBRST _="reg_bit" b="1" doc="" /><GPIOCRST _="reg_bit" b="2" doc="" /><GPIODRST _="reg_bit" b="3" doc="" /><GPIOERST _="reg_bit" b="4" doc="" /><GPIOFRST _="reg_bit" b="5" doc="" /><GPIOGRST _="reg_bit" b="6" doc="" /><GPIOHRST _="reg_bit" b="7" doc="" /><GPIOIRST _="reg_bit" b="8" doc="" /><CRCRST _="reg_bit" b="12" doc="" /><DMA1RST _="reg_bit" b="21" doc="" /><DMA2RST _="reg_bit" b="22" doc="" /><ETHMACRST _="reg_bit" b="25" doc="" /><OTGHRST _="reg_bit" b="29" doc="" /></v></AHB1RSTR><AHB2RSTR _="struct_field" doc="RCC AHB2 peripheral reset register, Address offset: 0x14" l="4"><v _="nl"><DCMIRST _="reg_bit" b="0" doc="" /><RNGRST _="reg_bit" b="6" doc="" /><OTGFSRST _="reg_bit" b="7" doc="" /></v></AHB2RSTR><AHB3RSTR _="struct_field" doc="RCC AHB3 peripheral reset register, Address offset: 0x18" l="4"><v _="nl"><FSMCRST _="reg_bit" b="0" doc="" /></v></AHB3RSTR><RESERVED0 _="struct_field" doc="Reserved, 0x1C" l="4"><v _="nl" /></RESERVED0><APB1RSTR _="struct_field" doc="RCC APB1 peripheral reset register, Address offset: 0x20" l="4"><v _="nl"><TIM2RST _="reg_bit" b="0" doc="" /><TIM3RST _="reg_bit" b="1" doc="" /><TIM4RST _="reg_bit" b="2" doc="" /><TIM5RST _="reg_bit" b="3" doc="" /><TIM6RST _="reg_bit" b="4" doc="" /><TIM7RST _="reg_bit" b="5" doc="" /><TIM12RST _="reg_bit" b="6" doc="" /><TIM13RST _="reg_bit" b="7" doc="" /><TIM14RST _="reg_bit" b="8" doc="" /><WWDGRST _="reg_bit" b="11" doc="" /><SPI2RST _="reg_bit" b="14" doc="" /><SPI3RST _="reg_bit" b="15" doc="" /><USART2RST _="reg_bit" b="17" doc="" /><USART3RST _="reg_bit" b="18" doc="" /><UART4RST _="reg_bit" b="19" doc="" /><UART5RST _="reg_bit" b="20" doc="" /><I2C1RST _="reg_bit" b="21" doc="" /><I2C2RST _="reg_bit" b="22" doc="" /><I2C3RST _="reg_bit" b="23" doc="" /><CAN1RST _="reg_bit" b="25" doc="" /><CAN2RST _="reg_bit" b="26" doc="" /><PWRRST _="reg_bit" b="28" doc="" /><DACRST _="reg_bit" b="29" doc="" /></v></APB1RSTR><APB2RSTR _="struct_field" doc="RCC APB2 peripheral reset register, Address offset: 0x24" l="4"><v _="nl"><TIM1RST _="reg_bit" b="0" doc="" /><TIM8RST _="reg_bit" b="1" doc="" /><USART1RST _="reg_bit" b="4" doc="" /><USART6RST _="reg_bit" b="5" doc="" /><ADCRST _="reg_bit" b="8" doc="" /><SDIORST _="reg_bit" b="11" doc="" /><SPI1RST _="reg_bit" b="12" doc="" /><SYSCFGRST _="reg_bit" b="14" doc="" /><TIM9RST _="reg_bit" b="16" doc="" /><TIM10RST _="reg_bit" b="17" doc="" /><TIM11RST _="reg_bit" b="18" doc="" /></v></APB2RSTR><RESERVED1 _="struct_field" doc="Reserved, 0x28-0x2C" l="4" ne="2"><v _="nl" /></RESERVED1><ENR _="struct_field" doc="RCC AHB1 peripheral clock register, Address offset: 0x30" l="4" ne="16"><v _="nl"><GPIOAEN _="reg_bit" b="0" doc="" /><GPIOBEN _="reg_bit" b="1" doc="" /><GPIOCEN _="reg_bit" b="2" doc="" /><GPIODEN _="reg_bit" b="3" doc="" /><GPIOEEN _="reg_bit" b="4" doc="" /><GPIOFEN _="reg_bit" b="5" doc="" /><GPIOGEN _="reg_bit" b="6" doc="" /><GPIOHEN _="reg_bit" b="7" doc="" /><GPIOIEN _="reg_bit" b="8" doc="" /><CRCEN _="reg_bit" b="12" doc="" /><BKPSRAMEN _="reg_bit" b="18" doc="" /><CCMDATARAMEN _="reg_bit" b="20" doc="" /><DMA1EN _="reg_bit" b="21" doc="" /><DMA2EN _="reg_bit" b="22" doc="" /><ETHMACEN _="reg_bit" b="25" doc="" /><ETHMACTXEN _="reg_bit" b="26" doc="" /><ETHMACRXEN _="reg_bit" b="27" doc="" /><ETHMACPTPEN _="reg_bit" b="28" doc="" /><OTGHSEN _="reg_bit" b="29" doc="" /><OTGHSULPIEN _="reg_bit" b="30" doc="" /><DCMIEN _="reg_bit" b="32" doc="" /><RNGEN _="reg_bit" b="38" doc="" /><OTGFSEN _="reg_bit" b="39" doc="" /><FSMCEN _="reg_bit" b="64" doc="" /><TIM2EN _="reg_bit" b="128" doc="" /><TIM3EN _="reg_bit" b="129" doc="" /><TIM4EN _="reg_bit" b="130" doc="" /><TIM5EN _="reg_bit" b="131" doc="" /><TIM6EN _="reg_bit" b="132" doc="" /><TIM7EN _="reg_bit" b="133" doc="" /><TIM12EN _="reg_bit" b="134" doc="" /><TIM13EN _="reg_bit" b="135" doc="" /><TIM14EN _="reg_bit" b="136" doc="" /><WWDGEN _="reg_bit" b="139" doc="" /><SPI2EN _="reg_bit" b="142" doc="" /><SPI3EN _="reg_bit" b="143" doc="" /><USART2EN _="reg_bit" b="145" doc="" /><USART3EN _="reg_bit" b="146" doc="" /><UART4EN _="reg_bit" b="147" doc="" /><UART5EN _="reg_bit" b="148" doc="" /><I2C1EN _="reg_bit" b="149" doc="" /><I2C2EN _="reg_bit" b="150" doc="" /><I2C3EN _="reg_bit" b="151" doc="" /><CAN1EN _="reg_bit" b="153" doc="" /><CAN2EN _="reg_bit" b="154" doc="" /><PWREN _="reg_bit" b="156" doc="" /><DACEN _="reg_bit" b="157" doc="" /><TIM1EN _="reg_bit" b="160" doc="" /><TIM8EN _="reg_bit" b="161" doc="" /><USART1EN _="reg_bit" b="164" doc="" /><USART6EN _="reg_bit" b="165" doc="" /><ADC1EN _="reg_bit" b="168" doc="" /><ADC2EN _="reg_bit" b="169" doc="" /><ADC3EN _="reg_bit" b="170" doc="" /><SDIOEN _="reg_bit" b="171" doc="" /><SPI1EN _="reg_bit" b="172" doc="" /><SYSCFGEN _="reg_bit" b="174" doc="" /><TIM9EN _="reg_bit" b="176" doc="" /><TIM10EN _="reg_bit" b="177" doc="" /><TIM11EN _="reg_bit" b="178" doc="" /><SPI5EN _="reg_bit" b="180" doc="" /><SPI6EN _="reg_bit" b="181" doc="" /><GPIOALPEN _="reg_bit" b="256" doc="" /><GPIOBLPEN _="reg_bit" b="257" doc="" /><GPIOCLPEN _="reg_bit" b="258" doc="" /><GPIODLPEN _="reg_bit" b="259" doc="" /><GPIOELPEN _="reg_bit" b="260" doc="" /><GPIOFLPEN _="reg_bit" b="261" doc="" /><GPIOGLPEN _="reg_bit" b="262" doc="" /><GPIOHLPEN _="reg_bit" b="263" doc="" /><GPIOILPEN _="reg_bit" b="264" doc="" /><CRCLPEN _="reg_bit" b="268" doc="" /><FLITFLPEN _="reg_bit" b="271" doc="" /><SRAM1LPEN _="reg_bit" b="272" doc="" /><SRAM2LPEN _="reg_bit" b="273" doc="" /><BKPSRAMLPEN _="reg_bit" b="274" doc="" /><SRAM3LPEN _="reg_bit" b="275" doc="" /><DMA1LPEN _="reg_bit" b="277" doc="" /><DMA2LPEN _="reg_bit" b="278" doc="" /><ETHMACLPEN _="reg_bit" b="281" doc="" /><ETHMACTXLPEN _="reg_bit" b="282" doc="" /><ETHMACRXLPEN _="reg_bit" b="283" doc="" /><ETHMACPTPLPEN _="reg_bit" b="284" doc="" /><OTGHSLPEN _="reg_bit" b="285" doc="" /><OTGHSULPILPEN _="reg_bit" b="286" doc="" /><DCMILPEN _="reg_bit" b="288" doc="" /><RNGLPEN _="reg_bit" b="294" doc="" /><OTGFSLPEN _="reg_bit" b="295" doc="" /><FSMCLPEN _="reg_bit" b="320" doc="" /><TIM2LPEN _="reg_bit" b="384" doc="" /><TIM3LPEN _="reg_bit" b="385" doc="" /><TIM4LPEN _="reg_bit" b="386" doc="" /><TIM5LPEN _="reg_bit" b="387" doc="" /><TIM6LPEN _="reg_bit" b="388" doc="" /><TIM7LPEN _="reg_bit" b="389" doc="" /><TIM12LPEN _="reg_bit" b="390" doc="" /><TIM13LPEN _="reg_bit" b="391" doc="" /><TIM14LPEN _="reg_bit" b="392" doc="" /><WWDGLPEN _="reg_bit" b="395" doc="" /><SPI2LPEN _="reg_bit" b="398" doc="" /><SPI3LPEN _="reg_bit" b="399" doc="" /><USART2LPEN _="reg_bit" b="401" doc="" /><USART3LPEN _="reg_bit" b="402" doc="" /><UART4LPEN _="reg_bit" b="403" doc="" /><UART5LPEN _="reg_bit" b="404" doc="" /><I2C1LPEN _="reg_bit" b="405" doc="" /><I2C2LPEN _="reg_bit" b="406" doc="" /><I2C3LPEN _="reg_bit" b="407" doc="" /><CAN1LPEN _="reg_bit" b="409" doc="" /><CAN2LPEN _="reg_bit" b="410" doc="" /><PWRLPEN _="reg_bit" b="412" doc="" /><DACLPEN _="reg_bit" b="413" doc="" /><TIM1LPEN _="reg_bit" b="416" doc="" /><TIM8LPEN _="reg_bit" b="417" doc="" /><USART1LPEN _="reg_bit" b="420" doc="" /><USART6LPEN _="reg_bit" b="421" doc="" /><ADC1LPEN _="reg_bit" b="424" doc="" /><ADC2LPEN _="reg_bit" b="425" doc="" /><ADC3LPEN _="reg_bit" b="426" doc="" /><SDIOLPEN _="reg_bit" b="427" doc="" /><SPI1LPEN _="reg_bit" b="428" doc="" /><SYSCFGLPEN _="reg_bit" b="430" doc="" /><TIM9LPEN _="reg_bit" b="432" doc="" /><TIM10LPEN _="reg_bit" b="433" doc="" /><TIM11LPEN _="reg_bit" b="434" doc="" /></v></ENR><BDCR _="struct_field" doc="RCC Backup domain control register, Address offset: 0x70" l="4"><v _="nl"><LSEON _="reg_bit" b="0" doc="" /><LSERDY _="reg_bit" b="1" doc="" /><LSEBYP _="reg_bit" b="2" doc="" /><RTCSEL _="reg_bit" b="8" doc="" e="9" /><RTCEN _="reg_bit" b="15" doc="" /><BDRST _="reg_bit" b="16" doc="" /></v></BDCR><CSR _="struct_field" doc="RCC clock control &amp; status register,  Address offset: 0x74" l="4"><v _="nl"><LSION _="reg_bit" b="0" doc="" /><LSIRDY _="reg_bit" b="1" doc="" /><RMVF _="reg_bit" b="24" doc="" /><BORRSTF _="reg_bit" b="25" doc="" /><PADRSTF _="reg_bit" b="26" doc="" /><PORRSTF _="reg_bit" b="27" doc="" /><SFTRSTF _="reg_bit" b="28" doc="" /><WDGRSTF _="reg_bit" b="29" doc="" /><WWDGRSTF _="reg_bit" b="30" doc="" /><LPWRRSTF _="reg_bit" b="31" doc="" /></v></CSR><RESERVED6 _="struct_field" doc="Reserved, 0x78-0x7C" l="4" ne="2"><v _="nl" /></RESERVED6><SSCGR _="struct_field" doc="RCC spread spectrum clock generation register,  Address offset: 0x80" l="4"><v _="nl"><MODPER _="reg_bit" b="0" doc="" e="12" /><INCSTEP _="reg_bit" b="13" doc="" e="27" /><SPREADSEL _="reg_bit" b="30" doc="" /><SSCGEN _="reg_bit" b="31" doc="" /></v></SSCGR><PLLI2SCFGR _="struct_field" doc="RCC PLLI2S configuration register,  Address offset: 0x84" l="4"><v _="nl"><PLLI2SN _="reg_bit" b="6" doc="" e="14" /><PLLI2SR _="reg_bit" b="28" doc="" e="30" /></v></PLLI2SCFGR></t></RCC><RTC _="struct_descr" rn="RTC_TypeDef"><t _="nl"><TR _="struct_field" doc="RTC time register, Address offset: 0x00" l="4"><v _="nl"><SU _="reg_bit" b="0" doc="" e="3" /><ST _="reg_bit" b="4" doc="" e="6" /><MNU _="reg_bit" b="8" doc="" e="11" /><MNT _="reg_bit" b="12" doc="" e="14" /><HU _="reg_bit" b="16" doc="" e="19" /><HT _="reg_bit" b="20" doc="" e="21" /><PM _="reg_bit" b="22" doc="" /></v></TR><DR _="struct_field" doc="RTC date register, Address offset: 0x04" l="4"><v _="nl"><DU _="reg_bit" b="0" doc="" e="3" /><DT _="reg_bit" b="4" doc="" e="5" /><MU _="reg_bit" b="8" doc="" e="11" /><MT _="reg_bit" b="12" doc="" /><WDU _="reg_bit" b="13" doc="" e="15" /><YU _="reg_bit" b="16" doc="" e="19" /><YT _="reg_bit" b="20" doc="" e="23" /></v></DR><CR _="struct_field" doc="RTC control register,  Address offset: 0x08" l="4"><v _="nl"><WUCKSEL _="reg_bit" b="0" doc="" e="2" /><TSEDGE _="reg_bit" b="3" doc="" /><REFCKON _="reg_bit" b="4" doc="" /><BYPSHAD _="reg_bit" b="5" doc="" /><FMT _="reg_bit" b="6" doc="" /><DCE _="reg_bit" b="7" doc="" /><ALRAE _="reg_bit" b="8" doc="" /><ALRBE _="reg_bit" b="9" doc="" /><WUTE _="reg_bit" b="10" doc="" /><TSE _="reg_bit" b="11" doc="" /><ALRAIE _="reg_bit" b="12" doc="" /><ALRBIE _="reg_bit" b="13" doc="" /><WUTIE _="reg_bit" b="14" doc="" /><TSIE _="reg_bit" b="15" doc="" /><ADD1H _="reg_bit" b="16" doc="" /><SUB1H _="reg_bit" b="17" doc="" /><BCK _="reg_bit" b="18" doc="" /><COSEL _="reg_bit" b="19" doc="" /><POL _="reg_bit" b="20" doc="" /><OSEL _="reg_bit" b="21" doc="" e="22" /><COE _="reg_bit" b="23" doc="" /></v></CR><ISR _="struct_field" doc="RTC initialization and status register,  Address offset: 0x0C" l="4"><v _="nl"><ALRAWF _="reg_bit" b="0" doc="" /><ALRBWF _="reg_bit" b="1" doc="" /><WUTWF _="reg_bit" b="2" doc="" /><SHPF _="reg_bit" b="3" doc="" /><INITS _="reg_bit" b="4" doc="" /><RSF _="reg_bit" b="5" doc="" /><INITF _="reg_bit" b="6" doc="" /><INIT _="reg_bit" b="7" doc="" /><ALRAF _="reg_bit" b="8" doc="" /><ALRBF _="reg_bit" b="9" doc="" /><WUTF _="reg_bit" b="10" doc="" /><TSF _="reg_bit" b="11" doc="" /><TSOVF _="reg_bit" b="12" doc="" /><TAMP1F _="reg_bit" b="13" doc="" /><TAMP2F _="reg_bit" b="14" doc="" /><RECALPF _="reg_bit" b="16" doc="" /></v></ISR><PRER _="struct_field" doc="RTC prescaler register,  Address offset: 0x10" l="4"><v _="nl" /></PRER><WUTR _="struct_field" doc="RTC wakeup timer register, Address offset: 0x14" l="4"><v _="nl"><WUT _="reg_bit" b="0" doc="" e="15" /></v></WUTR><CALIBR _="struct_field" doc="RTC calibration register,  Address offset: 0x18" l="4"><v _="nl"><DC _="reg_bit" b="0" doc="" e="4" /><DCS _="reg_bit" b="7" doc="" /></v></CALIBR><ALRMAR _="struct_field" doc="RTC alarm A register,  Address offset: 0x1C" l="4"><v _="nl"><SU _="reg_bit" b="0" doc="" e="3" /><ST _="reg_bit" b="4" doc="" e="6" /><MSK1 _="reg_bit" b="7" doc="" /><MNU _="reg_bit" b="8" doc="" e="11" /><MNT _="reg_bit" b="12" doc="" e="14" /><MSK2 _="reg_bit" b="15" doc="" /><HU _="reg_bit" b="16" doc="" e="19" /><HT _="reg_bit" b="20" doc="" e="21" /><PM _="reg_bit" b="22" doc="" /><MSK3 _="reg_bit" b="23" doc="" /><DU _="reg_bit" b="24" doc="" e="27" /><DT _="reg_bit" b="28" doc="" e="29" /><WDSEL _="reg_bit" b="30" doc="" /><MSK4 _="reg_bit" b="31" doc="" /></v></ALRMAR><ALRMBR _="struct_field" doc="RTC alarm B register,  Address offset: 0x20" l="4"><v _="nl"><SU _="reg_bit" b="0" doc="" e="3" /><ST _="reg_bit" b="4" doc="" e="6" /><MSK1 _="reg_bit" b="7" doc="" /><MNU _="reg_bit" b="8" doc="" e="11" /><MNT _="reg_bit" b="12" doc="" e="14" /><MSK2 _="reg_bit" b="15" doc="" /><HU _="reg_bit" b="16" doc="" e="19" /><HT _="reg_bit" b="20" doc="" e="21" /><PM _="reg_bit" b="22" doc="" /><MSK3 _="reg_bit" b="23" doc="" /><DU _="reg_bit" b="24" doc="" e="27" /><DT _="reg_bit" b="28" doc="" e="29" /><WDSEL _="reg_bit" b="30" doc="" /><MSK4 _="reg_bit" b="31" doc="" /></v></ALRMBR><WPR _="struct_field" doc="RTC write protection register, Address offset: 0x24" l="4"><v _="nl"><KEY _="reg_bit" b="0" doc="" e="7" /></v></WPR><SSR _="struct_field" doc="RTC sub second register, Address offset: 0x28" l="4"><v _="nl"><SS _="reg_bit" b="0" doc="" e="15" /></v></SSR><SHIFTR _="struct_field" doc="RTC shift control register,  Address offset: 0x2C" l="4"><v _="nl"><SUBFS _="reg_bit" b="0" doc="" e="14" /><ADD1S _="reg_bit" b="31" doc="" /></v></SHIFTR><TSTR _="struct_field" doc="RTC time stamp time register,  Address offset: 0x30" l="4"><v _="nl"><SU _="reg_bit" b="0" doc="" e="3" /><ST _="reg_bit" b="4" doc="" e="6" /><MNU _="reg_bit" b="8" doc="" e="11" /><MNT _="reg_bit" b="12" doc="" e="14" /><HU _="reg_bit" b="16" doc="" e="19" /><HT _="reg_bit" b="20" doc="" e="21" /><PM _="reg_bit" b="22" doc="" /></v></TSTR><TSDR _="struct_field" doc="RTC time stamp date register,  Address offset: 0x34" l="4"><v _="nl"><DU _="reg_bit" b="0" doc="" e="3" /><DT _="reg_bit" b="4" doc="" e="5" /><MU _="reg_bit" b="8" doc="" e="11" /><MT _="reg_bit" b="12" doc="" /><WDU _="reg_bit" b="13" doc="" e="15" /></v></TSDR><TSSSR _="struct_field" doc="RTC time-stamp sub second register,  Address offset: 0x38" l="4"><v _="nl"><SS _="reg_bit" b="0" doc="" e="15" /></v></TSSSR><CALR _="struct_field" doc="RTC calibration register,  Address offset: 0x3C" l="4"><v _="nl"><CALM _="reg_bit" b="0" doc="" e="8" /><CALW16 _="reg_bit" b="13" doc="" /><CALW8 _="reg_bit" b="14" doc="" /><CALP _="reg_bit" b="15" doc="" /></v></CALR><TAFCR _="struct_field" doc="RTC tamper and alternate function configuration register, Address offset: 0x40" l="4"><v _="nl"><TAMP1E _="reg_bit" b="0" doc="" /><TAMP1TRG _="reg_bit" b="1" doc="" /><TAMPIE _="reg_bit" b="2" doc="" /><TAMP2E _="reg_bit" b="3" doc="" /><TAMP2TRG _="reg_bit" b="4" doc="" /><TAMPTS _="reg_bit" b="7" doc="" /><TAMPFREQ _="reg_bit" b="8" doc="" e="10" /><TAMPFLT _="reg_bit" b="11" doc="" e="12" /><TAMPPRCH _="reg_bit" b="13" doc="" e="14" /><TAMPPUDIS _="reg_bit" b="15" doc="" /><TAMPINSEL _="reg_bit" b="16" doc="" /><TSINSEL _="reg_bit" b="17" doc="" /><ALARMOUTTYPE _="reg_bit" b="18" doc="" /></v></TAFCR><ALRMASSR _="struct_field" doc="RTC alarm A sub second register, Address offset: 0x44" l="4"><v _="nl"><SS _="reg_bit" b="0" doc="" e="14" /><MASKSS _="reg_bit" b="24" doc="" e="27" /></v></ALRMASSR><ALRMBSSR _="struct_field" doc="RTC alarm B sub second register, Address offset: 0x48" l="4"><v _="nl"><SS _="reg_bit" b="0" doc="" e="14" /><MASKSS _="reg_bit" b="24" doc="" e="27" /></v></ALRMBSSR><RESERVED7 _="struct_field" doc="Reserved, 0x4C" l="4"><v _="nl" /></RESERVED7><BKP0R _="struct_field" doc="RTC backup register 1, Address offset: 0x50" l="4"><v _="nl" /></BKP0R><BKP1R _="struct_field" doc="RTC backup register 1, Address offset: 0x54" l="4"><v _="nl" /></BKP1R><BKP2R _="struct_field" doc="RTC backup register 2, Address offset: 0x58" l="4"><v _="nl" /></BKP2R><BKP3R _="struct_field" doc="RTC backup register 3, Address offset: 0x5C" l="4"><v _="nl" /></BKP3R><BKP4R _="struct_field" doc="RTC backup register 4, Address offset: 0x60" l="4"><v _="nl" /></BKP4R><BKP5R _="struct_field" doc="RTC backup register 5, Address offset: 0x64" l="4"><v _="nl" /></BKP5R><BKP6R _="struct_field" doc="RTC backup register 6, Address offset: 0x68" l="4"><v _="nl" /></BKP6R><BKP7R _="struct_field" doc="RTC backup register 7, Address offset: 0x6C" l="4"><v _="nl" /></BKP7R><BKP8R _="struct_field" doc="RTC backup register 8, Address offset: 0x70" l="4"><v _="nl" /></BKP8R><BKP9R _="struct_field" doc="RTC backup register 9, Address offset: 0x74" l="4"><v _="nl" /></BKP9R><BKP10R _="struct_field" doc="RTC backup register 10,  Address offset: 0x78" l="4"><v _="nl" /></BKP10R><BKP11R _="struct_field" doc="RTC backup register 11,  Address offset: 0x7C" l="4"><v _="nl" /></BKP11R><BKP12R _="struct_field" doc="RTC backup register 12,  Address offset: 0x80" l="4"><v _="nl" /></BKP12R><BKP13R _="struct_field" doc="RTC backup register 13,  Address offset: 0x84" l="4"><v _="nl" /></BKP13R><BKP14R _="struct_field" doc="RTC backup register 14,  Address offset: 0x88" l="4"><v _="nl" /></BKP14R><BKP15R _="struct_field" doc="RTC backup register 15,  Address offset: 0x8C" l="4"><v _="nl" /></BKP15R><BKP16R _="struct_field" doc="RTC backup register 16,  Address offset: 0x90" l="4"><v _="nl" /></BKP16R><BKP17R _="struct_field" doc="RTC backup register 17,  Address offset: 0x94" l="4"><v _="nl" /></BKP17R><BKP18R _="struct_field" doc="RTC backup register 18,  Address offset: 0x98" l="4"><v _="nl" /></BKP18R><BKP19R _="struct_field" doc="RTC backup register 19,  Address offset: 0x9C" l="4"><v _="nl" /></BKP19R></t></RTC><SDIO _="struct_descr" rn="SDIO_TypeDef"><t _="nl"><POWER _="struct_field" doc="SDIO power control register, Address offset: 0x00" l="4"><v _="nl"><PWRCTRL _="reg_bit" b="0" doc="PWRCTRL[1:0] bits (Power supply control bits)" e="1" /></v></POWER><CLKCR _="struct_field" doc="SDI clock control register,  Address offset: 0x04" l="4"><v _="nl"><CLKDIV _="reg_bit" b="0" doc="Clock divide factor" e="7" /><CLKEN _="reg_bit" b="8" doc="Clock enable bit" /><PWRSAV _="reg_bit" b="9" doc="Power saving configuration bit" /><BYPASS _="reg_bit" b="10" doc="Clock divider bypass enable bit" /><WIDBUS _="reg_bit" b="11" doc="WIDBUS[1:0] bits (Wide bus mode enable bit)" e="12" /><NEGEDGE _="reg_bit" b="13" doc="SDIO_CK dephasing selection bit" /></v></CLKCR><ARG _="struct_field" doc="SDIO argument register,  Address offset: 0x08" l="4"><v _="nl"><CMDARG _="reg_bit" b="0" doc="Command argument" e="31" /></v></ARG><CMD _="struct_field" doc="SDIO command register, Address offset: 0x0C" l="4"><v _="nl"><CMDINDEX _="reg_bit" b="0" doc="Command Index" e="5" /><WAITRESP _="reg_bit" b="6" doc="WAITRESP[1:0] bits (Wait for response bits)" e="7" /><WAITINT _="reg_bit" b="8" doc="CPSM Waits for Interrupt Request" /><WAITPEND _="reg_bit" b="9" doc="CPSM Waits for ends of data transfer (CmdPend internal signal)" /><CPSMEN _="reg_bit" b="10" doc="Command path state machine (CPSM) Enable bit" /><SDIOSUSPEND _="reg_bit" b="11" doc="SD I/O suspend command" /><ENCMDCOMPL _="reg_bit" b="12" doc="Enable CMD completion" /><NIEN _="reg_bit" b="13" doc="Not Interrupt Enable" /><CEATACMD _="reg_bit" b="14" doc="CE-ATA command" /></v></CMD><RESPCMD _="struct_field" doc="SDIO command response register, Address offset: 0x10" l="4"><v _="nl"><RESPCMD _="reg_bit" b="0" doc="Response command index" e="5" /></v></RESPCMD><RESP1 _="struct_field" doc="SDIO response 1 register,  Address offset: 0x14" l="4"><v _="nl"><CARDSTATUS1 _="reg_bit" b="0" doc="Card Status" e="31" /></v></RESP1><RESP2 _="struct_field" doc="SDIO response 2 register,  Address offset: 0x18" l="4"><v _="nl"><CARDSTATUS2 _="reg_bit" b="0" doc="Card Status" e="31" /></v></RESP2><RESP3 _="struct_field" doc="SDIO response 3 register,  Address offset: 0x1C" l="4"><v _="nl"><CARDSTATUS3 _="reg_bit" b="0" doc="Card Status" e="31" /></v></RESP3><RESP4 _="struct_field" doc="SDIO response 4 register,  Address offset: 0x20" l="4"><v _="nl"><CARDSTATUS4 _="reg_bit" b="0" doc="Card Status" e="31" /></v></RESP4><DTIMER _="struct_field" doc="SDIO data timer register,  Address offset: 0x24" l="4"><v _="nl"><DATATIME _="reg_bit" b="0" doc="Data timeout period." e="31" /></v></DTIMER><DLEN _="struct_field" doc="SDIO data length register, Address offset: 0x28" l="4"><v _="nl"><DATALENGTH _="reg_bit" b="0" doc="Data length value" e="24" /></v></DLEN><DCTRL _="struct_field" doc="SDIO data control register,  Address offset: 0x2C" l="4"><v _="nl"><DTEN _="reg_bit" b="0" doc="Data transfer enabled bit" /><DTDIR _="reg_bit" b="1" doc="Data transfer direction selection" /><DTMODE _="reg_bit" b="2" doc="Data transfer mode selection" /><DMAEN _="reg_bit" b="3" doc="DMA enabled bit" /><DBLOCKSIZE _="reg_bit" b="4" doc="DBLOCKSIZE[3:0] bits (Data block size)" e="7" /><RWSTART _="reg_bit" b="8" doc="Read wait start" /><RWSTOP _="reg_bit" b="9" doc="Read wait stop" /><RWMOD _="reg_bit" b="10" doc="Read wait mode" /><SDIOEN _="reg_bit" b="11" doc="SD I/O enable functions" /></v></DCTRL><DCOUNT _="struct_field" doc="SDIO data counter register,  Address offset: 0x30" l="4"><v _="nl"><DATACOUNT _="reg_bit" b="0" doc="Data count value" e="24" /></v></DCOUNT><STA _="struct_field" doc="SDIO status register,  Address offset: 0x34" l="4"><v _="nl"><CCRCFAIL _="reg_bit" b="0" doc="Command response received (CRC check failed)" /><DCRCFAIL _="reg_bit" b="1" doc="Data block sent/received (CRC check failed)" /><CTIMEOUT _="reg_bit" b="2" doc="Command response timeout" /><DTIMEOUT _="reg_bit" b="3" doc="Data timeout" /><TXUNDERR _="reg_bit" b="4" doc="Transmit FIFO underrun error" /><RXOVERR _="reg_bit" b="5" doc="Received FIFO overrun error" /><CMDREND _="reg_bit" b="6" doc="Command response received (CRC check passed)" /><CMDSENT _="reg_bit" b="7" doc="Command sent (no response required)" /><DATAEND _="reg_bit" b="8" doc="Data end (data counter, SDIDCOUNT, is zero)" /><STBITERR _="reg_bit" b="9" doc="Start bit not detected on all data signals in wide bus mode" /><DBCKEND _="reg_bit" b="10" doc="Data block sent/received (CRC check passed)" /><CMDACT _="reg_bit" b="11" doc="Command transfer in progress" /><TXACT _="reg_bit" b="12" doc="Data transmit in progress" /><RXACT _="reg_bit" b="13" doc="Data receive in progress" /><TXFIFOHE _="reg_bit" b="14" doc="Transmit FIFO Half Empty: at least 8 words can be written into the FIFO" /><RXFIFOHF _="reg_bit" b="15" doc="Receive FIFO Half Full: there are at least 8 words in the FIFO" /><TXFIFOF _="reg_bit" b="16" doc="Transmit FIFO full" /><RXFIFOF _="reg_bit" b="17" doc="Receive FIFO full" /><TXFIFOE _="reg_bit" b="18" doc="Transmit FIFO empty" /><RXFIFOE _="reg_bit" b="19" doc="Receive FIFO empty" /><TXDAVL _="reg_bit" b="20" doc="Data available in transmit FIFO" /><RXDAVL _="reg_bit" b="21" doc="Data available in receive FIFO" /><SDIOIT _="reg_bit" b="22" doc="SDIO interrupt received" /><CEATAEND _="reg_bit" b="23" doc="CE-ATA command completion signal received for CMD61" /></v></STA><ICR _="struct_field" doc="SDIO interrupt clear register, Address offset: 0x38" l="4"><v _="nl"><CCRCFAILC _="reg_bit" b="0" doc="CCRCFAIL flag clear bit" /><DCRCFAILC _="reg_bit" b="1" doc="DCRCFAIL flag clear bit" /><CTIMEOUTC _="reg_bit" b="2" doc="CTIMEOUT flag clear bit" /><DTIMEOUTC _="reg_bit" b="3" doc="DTIMEOUT flag clear bit" /><TXUNDERRC _="reg_bit" b="4" doc="TXUNDERR flag clear bit" /><RXOVERRC _="reg_bit" b="5" doc="RXOVERR flag clear bit" /><CMDRENDC _="reg_bit" b="6" doc="CMDREND flag clear bit" /><CMDSENTC _="reg_bit" b="7" doc="CMDSENT flag clear bit" /><DATAENDC _="reg_bit" b="8" doc="DATAEND flag clear bit" /><STBITERRC _="reg_bit" b="9" doc="STBITERR flag clear bit" /><DBCKENDC _="reg_bit" b="10" doc="DBCKEND flag clear bit" /><SDIOITC _="reg_bit" b="22" doc="SDIOIT flag clear bit" /><CEATAENDC _="reg_bit" b="23" doc="CEATAEND flag clear bit" /></v></ICR><MASK _="struct_field" doc="SDIO mask register,  Address offset: 0x3C" l="4"><v _="nl"><CCRCFAILIE _="reg_bit" b="0" doc="Command CRC Fail Interrupt Enable" /><DCRCFAILIE _="reg_bit" b="1" doc="Data CRC Fail Interrupt Enable" /><CTIMEOUTIE _="reg_bit" b="2" doc="Command TimeOut Interrupt Enable" /><DTIMEOUTIE _="reg_bit" b="3" doc="Data TimeOut Interrupt Enable" /><TXUNDERRIE _="reg_bit" b="4" doc="Tx FIFO UnderRun Error Interrupt Enable" /><RXOVERRIE _="reg_bit" b="5" doc="Rx FIFO OverRun Error Interrupt Enable" /><CMDRENDIE _="reg_bit" b="6" doc="Command Response Received Interrupt Enable" /><CMDSENTIE _="reg_bit" b="7" doc="Command Sent Interrupt Enable" /><DATAENDIE _="reg_bit" b="8" doc="Data End Interrupt Enable" /><STBITERRIE _="reg_bit" b="9" doc="Start Bit Error Interrupt Enable" /><DBCKENDIE _="reg_bit" b="10" doc="Data Block End Interrupt Enable" /><CMDACTIE _="reg_bit" b="11" doc="CCommand Acting Interrupt Enable" /><TXACTIE _="reg_bit" b="12" doc="Data Transmit Acting Interrupt Enable" /><RXACTIE _="reg_bit" b="13" doc="Data receive acting interrupt enabled" /><TXFIFOHEIE _="reg_bit" b="14" doc="Tx FIFO Half Empty interrupt Enable" /><RXFIFOHFIE _="reg_bit" b="15" doc="Rx FIFO Half Full interrupt Enable" /><TXFIFOFIE _="reg_bit" b="16" doc="Tx FIFO Full interrupt Enable" /><RXFIFOFIE _="reg_bit" b="17" doc="Rx FIFO Full interrupt Enable" /><TXFIFOEIE _="reg_bit" b="18" doc="Tx FIFO Empty interrupt Enable" /><RXFIFOEIE _="reg_bit" b="19" doc="Rx FIFO Empty interrupt Enable" /><TXDAVLIE _="reg_bit" b="20" doc="Data available in Tx FIFO interrupt Enable" /><RXDAVLIE _="reg_bit" b="21" doc="Data available in Rx FIFO interrupt Enable" /><SDIOITIE _="reg_bit" b="22" doc="SDIO Mode Interrupt Received interrupt Enable" /><CEATAENDIE _="reg_bit" b="23" doc="CE-ATA command completion signal received Interrupt Enable" /></v></MASK><RESERVED0 _="struct_field" doc="Reserved, 0x40-0x44" l="4" ne="2"><v _="nl" /></RESERVED0><FIFOCNT _="struct_field" doc="SDIO FIFO counter register,  Address offset: 0x48" l="4"><v _="nl"><FIFOCOUNT _="reg_bit" b="0" doc="Remaining number of words to be written to or read from the FIFO" e="23" /></v></FIFOCNT><RESERVED1 _="struct_field" doc="Reserved, 0x4C-0x7C" l="4" ne="13"><v _="nl" /></RESERVED1><FIFO _="struct_field" doc="SDIO data FIFO register, Address offset: 0x80" l="4"><v _="nl"><FIFODATA _="reg_bit" b="0" doc="Receive and transmit FIFO data" e="31" /></v></FIFO></t></SDIO><SPI _="struct_descr" rn="SPI_TypeDef"><t _="nl"><CR1 _="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4"><v _="nl"><CPHA _="reg_bit" b="0" doc="Clock Phase" /><CPOL _="reg_bit" b="1" doc="Clock Polarity" /><MSTR _="reg_bit" b="2" doc="Master Selection" /><BR _="reg_bit" b="3" doc="BR[2:0] bits (Baud Rate Control)" e="5" /><SPE _="reg_bit" b="6" doc="SPI Enable" /><LSBFIRST _="reg_bit" b="7" doc="Frame Format" /><SSI _="reg_bit" b="8" doc="Internal slave select" /><SSM _="reg_bit" b="9" doc="Software slave management" /><RXONLY _="reg_bit" b="10" doc="Receive only" /><DFF _="reg_bit" b="11" doc="Data Frame Format" /><CRCNEXT _="reg_bit" b="12" doc="Transmit CRC next" /><CRCEN _="reg_bit" b="13" doc="Hardware CRC calculation enable" /><BIDIOE _="reg_bit" b="14" doc="Output enable in bidirectional mode" /><BIDIMODE _="reg_bit" b="15" doc="Bidirectional data mode enable" /></v></CR1><CR2 _="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4"><v _="nl"><RXDMAEN _="reg_bit" b="0" doc="Rx Buffer DMA Enable" /><TXDMAEN _="reg_bit" b="1" doc="Tx Buffer DMA Enable" /><SSOE _="reg_bit" b="2" doc="SS Output Enable" /><FRF _="reg_bit" b="4" doc="Frame Format" /><ERRIE _="reg_bit" b="5" doc="Error Interrupt Enable" /><RXNEIE _="reg_bit" b="6" doc="RX buffer Not Empty Interrupt Enable" /><TXEIE _="reg_bit" b="7" doc="Tx buffer Empty Interrupt Enable" /></v></CR2><SR _="struct_field" doc="SPI status register, Address offset: 0x08" l="4"><v _="nl"><RXNE _="reg_bit" b="0" doc="Receive buffer Not Empty" /><TXE _="reg_bit" b="1" doc="Transmit buffer Empty" /><CHSIDE _="reg_bit" b="2" doc="Channel side" /><UDR _="reg_bit" b="3" doc="Underrun flag" /><CRCERR _="reg_bit" b="4" doc="CRC Error flag" /><MODF _="reg_bit" b="5" doc="Mode fault" /><OVR _="reg_bit" b="6" doc="Overrun flag" /><BSY _="reg_bit" b="7" doc="Busy flag" /><FRE _="reg_bit" b="8" doc="Frame format error flag" /></v></SR><DR _="struct_field" doc="SPI data register, Address offset: 0x0C" l="4"><v _="nl"><DR _="reg_bit" b="0" doc="Data Register" e="15" /></v></DR><CRCPR _="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4"><v _="nl"><CRCPOLY _="reg_bit" b="0" doc="CRC polynomial register" e="15" /></v></CRCPR><RXCRCR _="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4"><v _="nl"><RXCRC _="reg_bit" b="0" doc="Rx CRC Register" e="15" /></v></RXCRCR><TXCRCR _="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4"><v _="nl"><TXCRC _="reg_bit" b="0" doc="Tx CRC Register" e="15" /></v></TXCRCR><I2SCFGR _="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4"><v _="nl"><CHLEN _="reg_bit" b="0" doc="Channel length (number of bits per audio channel)" /><DATLEN _="reg_bit" b="1" doc="DATLEN[1:0] bits (Data length to be transferred)" e="2" /><CKPOL _="reg_bit" b="3" doc="steady state clock polarity" /><I2SSTD _="reg_bit" b="4" doc="I2SSTD[1:0] bits (I2S standard selection)" e="5" /><PCMSYNC _="reg_bit" b="7" doc="PCM frame synchronization" /><I2SCFG _="reg_bit" b="8" doc="I2SCFG[1:0] bits (I2S configuration mode)" e="9" /><I2SE _="reg_bit" b="10" doc="I2S Enable" /><I2SMOD _="reg_bit" b="11" doc="I2S mode selection" /></v></I2SCFGR><I2SPR _="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4"><v _="nl"><I2SDIV _="reg_bit" b="0" doc="I2S Linear prescaler" e="7" /><ODD _="reg_bit" b="8" doc="Odd factor for the prescaler" /><MCKOE _="reg_bit" b="9" doc="Master Clock Output Enable" /></v></I2SPR></t></SPI><TIM _="struct_descr" rn="TIM_TypeDef"><t _="nl"><CR1 _="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4"><v _="nl"><CEN _="reg_bit" b="0" doc="Counter enable" /><UDIS _="reg_bit" b="1" doc="Update disable" /><URS _="reg_bit" b="2" doc="Update request source" /><OPM _="reg_bit" b="3" doc="One pulse mode" /><DIR _="reg_bit" b="4" doc="Direction" /><CMS _="reg_bit" b="5" doc="CMS[1:0] bits (Center-aligned mode selection)" e="6" /><ARPE _="reg_bit" b="7" doc="Auto-reload preload enable" /><CKD _="reg_bit" b="8" doc="CKD[1:0] bits (clock division)" e="9" /></v></CR1><CR2 _="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4"><v _="nl"><CCPC _="reg_bit" b="0" doc="Capture/Compare Preloaded Control" /><CCUS _="reg_bit" b="2" doc="Capture/Compare Control Update Selection" /><CCDS _="reg_bit" b="3" doc="Capture/Compare DMA Selection" /><MMS _="reg_bit" b="4" doc="MMS[2:0] bits (Master Mode Selection)" e="6" /><TI1S _="reg_bit" b="7" doc="TI1 Selection" /><OIS1 _="reg_bit" b="8" doc="Output Idle state 1 (OC1 output)" /><OIS1N _="reg_bit" b="9" doc="Output Idle state 1 (OC1N output)" /><OIS2 _="reg_bit" b="10" doc="Output Idle state 2 (OC2 output)" /><OIS2N _="reg_bit" b="11" doc="Output Idle state 2 (OC2N output)" /><OIS3 _="reg_bit" b="12" doc="Output Idle state 3 (OC3 output)" /><OIS3N _="reg_bit" b="13" doc="Output Idle state 3 (OC3N output)" /><OIS4 _="reg_bit" b="14" doc="Output Idle state 4 (OC4 output)" /></v></CR2><SMCR _="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4"><v _="nl"><SMS _="reg_bit" b="0" doc="SMS[2:0] bits (Slave mode selection)" e="2" /><TS _="reg_bit" b="4" doc="TS[2:0] bits (Trigger selection)" e="6" /><MSM _="reg_bit" b="7" doc="Master/slave mode" /><ETF _="reg_bit" b="8" doc="ETF[3:0] bits (External trigger filter)" e="11" /><ETPS _="reg_bit" b="12" doc="ETPS[1:0] bits (External trigger prescaler)" e="13" /><ECE _="reg_bit" b="14" doc="External clock enable" /><ETP _="reg_bit" b="15" doc="External trigger polarity" /></v></SMCR><DIER _="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4"><v _="nl"><UIE _="reg_bit" b="0" doc="Update interrupt enable" /><CC1IE _="reg_bit" b="1" doc="Capture/Compare 1 interrupt enable" /><CC2IE _="reg_bit" b="2" doc="Capture/Compare 2 interrupt enable" /><CC3IE _="reg_bit" b="3" doc="Capture/Compare 3 interrupt enable" /><CC4IE _="reg_bit" b="4" doc="Capture/Compare 4 interrupt enable" /><COMIE _="reg_bit" b="5" doc="COM interrupt enable" /><TIE _="reg_bit" b="6" doc="Trigger interrupt enable" /><BIE _="reg_bit" b="7" doc="Break interrupt enable" /><UDE _="reg_bit" b="8" doc="Update DMA request enable" /><CC1DE _="reg_bit" b="9" doc="Capture/Compare 1 DMA request enable" /><CC2DE _="reg_bit" b="10" doc="Capture/Compare 2 DMA request enable" /><CC3DE _="reg_bit" b="11" doc="Capture/Compare 3 DMA request enable" /><CC4DE _="reg_bit" b="12" doc="Capture/Compare 4 DMA request enable" /><COMDE _="reg_bit" b="13" doc="COM DMA request enable" /><TDE _="reg_bit" b="14" doc="Trigger DMA request enable" /></v></DIER><SR _="struct_field" doc="TIM status register,  Address offset: 0x10" l="4"><v _="nl"><UIF _="reg_bit" b="0" doc="Update interrupt Flag" /><CC1IF _="reg_bit" b="1" doc="Capture/Compare 1 interrupt Flag" /><CC2IF _="reg_bit" b="2" doc="Capture/Compare 2 interrupt Flag" /><CC3IF _="reg_bit" b="3" doc="Capture/Compare 3 interrupt Flag" /><CC4IF _="reg_bit" b="4" doc="Capture/Compare 4 interrupt Flag" /><COMIF _="reg_bit" b="5" doc="COM interrupt Flag" /><TIF _="reg_bit" b="6" doc="Trigger interrupt Flag" /><BIF _="reg_bit" b="7" doc="Break interrupt Flag" /><CC1OF _="reg_bit" b="9" doc="Capture/Compare 1 Overcapture Flag" /><CC2OF _="reg_bit" b="10" doc="Capture/Compare 2 Overcapture Flag" /><CC3OF _="reg_bit" b="11" doc="Capture/Compare 3 Overcapture Flag" /><CC4OF _="reg_bit" b="12" doc="Capture/Compare 4 Overcapture Flag" /></v></SR><EGR _="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4"><v _="nl"><UG _="reg_bit" b="0" doc="Update Generation" /><CC1G _="reg_bit" b="1" doc="Capture/Compare 1 Generation" /><CC2G _="reg_bit" b="2" doc="Capture/Compare 2 Generation" /><CC3G _="reg_bit" b="3" doc="Capture/Compare 3 Generation" /><CC4G _="reg_bit" b="4" doc="Capture/Compare 4 Generation" /><COMG _="reg_bit" b="5" doc="Capture/Compare Control Update Generation" /><TG _="reg_bit" b="6" doc="Trigger Generation" /><BG _="reg_bit" b="7" doc="Break Generation" /></v></EGR><CCMR1 _="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4"><v _="nl"><CC1S _="reg_bit" b="0" doc="CC1S[1:0] bits (Capture/Compare 1 Selection)" e="1" /><OC1FE _="reg_bit" b="2" doc="Output Compare 1 Fast enable" /><IC1PSC _="reg_bit" b="2" doc="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" e="3" /><OC1PE _="reg_bit" b="3" doc="Output Compare 1 Preload enable" /><OC1M _="reg_bit" b="4" doc="OC1M[2:0] bits (Output Compare 1 Mode)" e="6" /><IC1F _="reg_bit" b="4" doc="IC1F[3:0] bits (Input Capture 1 Filter)" e="7" /><OC1CE _="reg_bit" b="7" doc="Output Compare 1Clear Enable" /><CC2S _="reg_bit" b="8" doc="CC2S[1:0] bits (Capture/Compare 2 Selection)" e="9" /><OC2FE _="reg_bit" b="10" doc="Output Compare 2 Fast enable" /><IC2PSC _="reg_bit" b="10" doc="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" e="11" /><OC2PE _="reg_bit" b="11" doc="Output Compare 2 Preload enable" /><OC2M _="reg_bit" b="12" doc="OC2M[2:0] bits (Output Compare 2 Mode)" e="14" /><IC2F _="reg_bit" b="12" doc="IC2F[3:0] bits (Input Capture 2 Filter)" e="15" /><OC2CE _="reg_bit" b="15" doc="Output Compare 2 Clear Enable" /></v></CCMR1><CCMR2 _="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4"><v _="nl"><CC3S _="reg_bit" b="0" doc="CC3S[1:0] bits (Capture/Compare 3 Selection)" e="1" /><OC3FE _="reg_bit" b="2" doc="Output Compare 3 Fast enable" /><IC3PSC _="reg_bit" b="2" doc="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" e="3" /><OC3PE _="reg_bit" b="3" doc="Output Compare 3 Preload enable" /><OC3M _="reg_bit" b="4" doc="OC3M[2:0] bits (Output Compare 3 Mode)" e="6" /><IC3F _="reg_bit" b="4" doc="IC3F[3:0] bits (Input Capture 3 Filter)" e="7" /><OC3CE _="reg_bit" b="7" doc="Output Compare 3 Clear Enable" /><CC4S _="reg_bit" b="8" doc="CC4S[1:0] bits (Capture/Compare 4 Selection)" e="9" /><OC4FE _="reg_bit" b="10" doc="Output Compare 4 Fast enable" /><IC4PSC _="reg_bit" b="10" doc="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" e="11" /><OC4PE _="reg_bit" b="11" doc="Output Compare 4 Preload enable" /><OC4M _="reg_bit" b="12" doc="OC4M[2:0] bits (Output Compare 4 Mode)" e="14" /><IC4F _="reg_bit" b="12" doc="IC4F[3:0] bits (Input Capture 4 Filter)" e="15" /><OC4CE _="reg_bit" b="15" doc="Output Compare 4 Clear Enable" /></v></CCMR2><CCER _="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4"><v _="nl"><CC1E _="reg_bit" b="0" doc="Capture/Compare 1 output enable" /><CC1P _="reg_bit" b="1" doc="Capture/Compare 1 output Polarity" /><CC1NE _="reg_bit" b="2" doc="Capture/Compare 1 Complementary output enable" /><CC1NP _="reg_bit" b="3" doc="Capture/Compare 1 Complementary output Polarity" /><CC2E _="reg_bit" b="4" doc="Capture/Compare 2 output enable" /><CC2P _="reg_bit" b="5" doc="Capture/Compare 2 output Polarity" /><CC2NE _="reg_bit" b="6" doc="Capture/Compare 2 Complementary output enable" /><CC2NP _="reg_bit" b="7" doc="Capture/Compare 2 Complementary output Polarity" /><CC3E _="reg_bit" b="8" doc="Capture/Compare 3 output enable" /><CC3P _="reg_bit" b="9" doc="Capture/Compare 3 output Polarity" /><CC3NE _="reg_bit" b="10" doc="Capture/Compare 3 Complementary output enable" /><CC3NP _="reg_bit" b="11" doc="Capture/Compare 3 Complementary output Polarity" /><CC4E _="reg_bit" b="12" doc="Capture/Compare 4 output enable" /><CC4P _="reg_bit" b="13" doc="Capture/Compare 4 output Polarity" /><CC4NP _="reg_bit" b="15" doc="Capture/Compare 4 Complementary output Polarity" /></v></CCER><CNT _="struct_field" doc="TIM counter register, Address offset: 0x24" l="4"><v _="nl"><CNT _="reg_bit" b="0" doc="Counter Value" e="15" /></v></CNT><PSC _="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4"><v _="nl"><PSC _="reg_bit" b="0" doc="Prescaler Value" e="15" /></v></PSC><ARR _="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4"><v _="nl"><ARR _="reg_bit" b="0" doc="actual auto-reload Value" e="15" /></v></ARR><RCR _="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4"><v _="nl"><REP _="reg_bit" b="0" doc="Repetition Counter Value" e="7" /></v></RCR><CCR1 _="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4"><v _="nl"><CCR1 _="reg_bit" b="0" doc="Capture/Compare 1 Value" e="15" /></v></CCR1><CCR2 _="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4"><v _="nl"><CCR2 _="reg_bit" b="0" doc="Capture/Compare 2 Value" e="15" /></v></CCR2><CCR3 _="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4"><v _="nl"><CCR3 _="reg_bit" b="0" doc="Capture/Compare 3 Value" e="15" /></v></CCR3><CCR4 _="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4"><v _="nl"><CCR4 _="reg_bit" b="0" doc="Capture/Compare 4 Value" e="15" /></v></CCR4><BDTR _="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4"><v _="nl"><DTG _="reg_bit" b="0" doc="DTG[0:7] bits (Dead-Time Generator set-up)" e="7" /><LOCK _="reg_bit" b="8" doc="LOCK[1:0] bits (Lock Configuration)" e="9" /><OSSI _="reg_bit" b="10" doc="Off-State Selection for Idle mode" /><OSSR _="reg_bit" b="11" doc="Off-State Selection for Run mode" /><BKE _="reg_bit" b="12" doc="Break enable" /><BKP _="reg_bit" b="13" doc="Break Polarity" /><AOE _="reg_bit" b="14" doc="Automatic Output enable" /><MOE _="reg_bit" b="15" doc="Main Output enable" /></v></BDTR><DCR _="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4"><v _="nl"><DBA _="reg_bit" b="0" doc="DBA[4:0] bits (DMA Base Address)" e="4" /><DBL _="reg_bit" b="8" doc="DBL[4:0] bits (DMA Burst Length)" e="12" /></v></DCR><DMAR _="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4"><v _="nl"><DMAB _="reg_bit" b="0" doc="DMA register for burst accesses" e="15" /></v></DMAR><OR _="struct_field" doc="TIM option register,  Address offset: 0x50" l="4"><v _="nl" /></OR></t></TIM><USART _="struct_descr" rn="USART_TypeDef"><t _="nl"><SR _="struct_field" doc="USART Status register,  Address offset: 0x00" l="4"><v _="nl"><PE _="reg_bit" b="0" doc="Parity Error" /><FE _="reg_bit" b="1" doc="Framing Error" /><NE _="reg_bit" b="2" doc="Noise Error Flag" /><ORE _="reg_bit" b="3" doc="OverRun Error" /><IDLE _="reg_bit" b="4" doc="IDLE line detected" /><RXNE _="reg_bit" b="5" doc="Read Data Register Not Empty" /><TC _="reg_bit" b="6" doc="Transmission Complete" /><TXE _="reg_bit" b="7" doc="Transmit Data Register Empty" /><LBD _="reg_bit" b="8" doc="LIN Break Detection Flag" /><CTS _="reg_bit" b="9" doc="CTS Flag" /></v></SR><DR _="struct_field" doc="USART Data register,  Address offset: 0x04" l="4"><v _="nl"><DR _="reg_bit" b="0" doc="Data value" e="8" /></v></DR><BRR _="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4"><v _="nl" /></BRR><CR1 _="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4"><v _="nl"><SBK _="reg_bit" b="0" doc="Send Break" /><RWU _="reg_bit" b="1" doc="Receiver wakeup" /><RE _="reg_bit" b="2" doc="Receiver Enable" /><TE _="reg_bit" b="3" doc="Transmitter Enable" /><IDLEIE _="reg_bit" b="4" doc="IDLE Interrupt Enable" /><RXNEIE _="reg_bit" b="5" doc="RXNE Interrupt Enable" /><TCIE _="reg_bit" b="6" doc="Transmission Complete Interrupt Enable" /><TXEIE _="reg_bit" b="7" doc="PE Interrupt Enable" /><PEIE _="reg_bit" b="8" doc="PE Interrupt Enable" /><PS _="reg_bit" b="9" doc="Parity Selection" /><PCE _="reg_bit" b="10" doc="Parity Control Enable" /><WAKE _="reg_bit" b="11" doc="Wakeup method" /><M _="reg_bit" b="12" doc="Word length" /><UE _="reg_bit" b="13" doc="USART Enable" /><OVER8 _="reg_bit" b="15" doc="USART Oversampling by 8 enable" /></v></CR1><CR2 _="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4"><v _="nl"><ADD _="reg_bit" b="0" doc="Address of the USART node" e="3" /><LBDL _="reg_bit" b="5" doc="LIN Break Detection Length" /><LBDIE _="reg_bit" b="6" doc="LIN Break Detection Interrupt Enable" /><LBCL _="reg_bit" b="8" doc="Last Bit Clock pulse" /><CPHA _="reg_bit" b="9" doc="Clock Phase" /><CPOL _="reg_bit" b="10" doc="Clock Polarity" /><CLKEN _="reg_bit" b="11" doc="Clock Enable" /><STOP _="reg_bit" b="12" doc="STOP[1:0] bits (STOP bits)" e="13" /><LINEN _="reg_bit" b="14" doc="LIN mode enable" /></v></CR2><CR3 _="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4"><v _="nl"><EIE _="reg_bit" b="0" doc="Error Interrupt Enable" /><IREN _="reg_bit" b="1" doc="IrDA mode Enable" /><IRLP _="reg_bit" b="2" doc="IrDA Low-Power" /><HDSEL _="reg_bit" b="3" doc="Half-Duplex Selection" /><NACK _="reg_bit" b="4" doc="Smartcard NACK enable" /><SCEN _="reg_bit" b="5" doc="Smartcard mode enable" /><DMAR _="reg_bit" b="6" doc="DMA Enable Receiver" /><DMAT _="reg_bit" b="7" doc="DMA Enable Transmitter" /><RTSE _="reg_bit" b="8" doc="RTS Enable" /><CTSE _="reg_bit" b="9" doc="CTS Enable" /><CTSIE _="reg_bit" b="10" doc="CTS Interrupt Enable" /><ONEBIT _="reg_bit" b="11" doc="USART One bit method enable" /></v></CR3><GTPR _="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4"><v _="nl"><PSC _="reg_bit" b="0" doc="PSC[7:0] bits (Prescaler value)" e="7" /><GT _="reg_bit" b="8" doc="Guard time value" e="15" /></v></GTPR></t></USART><WWDG _="struct_descr" rn="WWDG_TypeDef"><t _="nl"><CR _="struct_field" doc="WWDG Control register,  Address offset: 0x00" l="4"><v _="nl"><T _="reg_bit" b="0" doc="T[6:0] bits (7-Bit counter (MSB to LSB))" e="6" /><T0 _="reg_bit" b="0" doc="Bit 0" /><T1 _="reg_bit" b="1" doc="Bit 1" /><T2 _="reg_bit" b="2" doc="Bit 2" /><T3 _="reg_bit" b="3" doc="Bit 3" /><T4 _="reg_bit" b="4" doc="Bit 4" /><T5 _="reg_bit" b="5" doc="Bit 5" /><T6 _="reg_bit" b="6" doc="Bit 6" /><WDGA _="reg_bit" b="7" doc="Activation bit" /></v></CR><CFR _="struct_field" doc="WWDG Configuration register, Address offset: 0x04" l="4"><v _="nl"><W _="reg_bit" b="0" doc="W[6:0] bits (7-bit window value)" e="6" /><W0 _="reg_bit" b="0" doc="Bit 0" /><W1 _="reg_bit" b="1" doc="Bit 1" /><W2 _="reg_bit" b="2" doc="Bit 2" /><W3 _="reg_bit" b="3" doc="Bit 3" /><W4 _="reg_bit" b="4" doc="Bit 4" /><W5 _="reg_bit" b="5" doc="Bit 5" /><W6 _="reg_bit" b="6" doc="Bit 6" /><WDGTB _="reg_bit" b="7" doc="WDGTB[1:0] bits (Timer Base)" e="8" /><WDGTB0 _="reg_bit" b="7" doc="Bit 0" /><WDGTB1 _="reg_bit" b="8" doc="Bit 1" /><EWI _="reg_bit" b="9" doc="Early Wakeup Interrupt" /></v></CFR><SR _="struct_field" doc="WWDG Status register, Address offset: 0x08" l="4"><v _="nl"><EWIF _="reg_bit" b="0" doc="Early Wakeup Interrupt Flag" /></v></SR></t></WWDG><RNG _="struct_descr" rn="RNG_TypeDef"><t _="nl"><CR _="struct_field" doc="RNG control register, Address offset: 0x00" l="4"><v _="nl"><RNGEN _="reg_bit" b="2" doc="" /><IE _="reg_bit" b="3" doc="" /></v></CR><SR _="struct_field" doc="RNG status register, Address offset: 0x04" l="4"><v _="nl"><DRDY _="reg_bit" b="0" doc="" /><CECS _="reg_bit" b="1" doc="" /><SECS _="reg_bit" b="2" doc="" /><CEIS _="reg_bit" b="5" doc="" /><SEIS _="reg_bit" b="6" doc="" /></v></SR><DR _="struct_field" doc="RNG data register, Address offset: 0x08" l="4"><v _="nl" /></DR></t></RNG><USB_OTG_Global _="struct_descr" rn="USB_OTG_GlobalTypeDef"><t _="nl"><GOTGCTL _="struct_field" doc="USB_OTG Control and Status Register 000h" l="4"><v _="nl" /></GOTGCTL><GOTGINT _="struct_field" doc="USB_OTG Interrupt Register  004h" l="4"><v _="nl" /></GOTGINT><GAHBCFG _="struct_field" doc="Core AHB Configuration Register 008h" l="4"><v _="nl" /></GAHBCFG><GUSBCFG _="struct_field" doc="Core USB Configuration Register 00Ch" l="4"><v _="nl" /></GUSBCFG><GRSTCTL _="struct_field" doc="Core Reset Register 010h" l="4"><v _="nl" /></GRSTCTL><GINTSTS _="struct_field" doc="Core Interrupt Register 014h" l="4"><v _="nl" /></GINTSTS><GINTMSK _="struct_field" doc="Core Interrupt Mask Register  018h" l="4"><v _="nl" /></GINTMSK><GRXSTSR _="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4"><v _="nl" /></GRXSTSR><GRXSTSP _="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4"><v _="nl" /></GRXSTSP><GRXFSIZ _="struct_field" doc="Receive FIFO Size Register  024h" l="4"><v _="nl" /></GRXFSIZ><DIEPTXF0_HNPTXFSIZ _="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4"><v _="nl" /></DIEPTXF0_HNPTXFSIZ><HNPTXSTS _="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4"><v _="nl" /></HNPTXSTS><Reserved30 _="struct_field" doc="Reserved  030h" l="4" ne="2"><v _="nl" /></Reserved30><GCCFG _="struct_field" doc="General Purpose IO Register 038h" l="4"><v _="nl" /></GCCFG><CID _="struct_field" doc="User ID Register  03Ch" l="4"><v _="nl" /></CID><Reserved40 _="struct_field" doc="Reserved 040h-0FFh" l="4" ne="48"><v _="nl" /></Reserved40><HPTXFSIZ _="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4"><v _="nl" /></HPTXFSIZ><DIEPTXF _="struct_field" doc="dev Periodic Transmit FIFO" l="4" ne="15"><v _="nl" /></DIEPTXF></t></USB_OTG_Global><USB_OTG_Device _="struct_descr" rn="USB_OTG_DeviceTypeDef"><t _="nl"><DCFG _="struct_field" doc="dev Configuration Register  800h" l="4"><v _="nl" /></DCFG><DCTL _="struct_field" doc="dev Control Register  804h" l="4"><v _="nl" /></DCTL><DSTS _="struct_field" doc="dev Status Register (RO)  808h" l="4"><v _="nl" /></DSTS><Reserved0C _="struct_field" doc="Reserved  80Ch" l="4"><v _="nl" /></Reserved0C><DIEPMSK _="struct_field" doc="dev IN Endpoint Mask  810h" l="4"><v _="nl" /></DIEPMSK><DOEPMSK _="struct_field" doc="dev OUT Endpoint Mask 814h" l="4"><v _="nl" /></DOEPMSK><DAINT _="struct_field" doc="dev All Endpoints Itr Reg 818h" l="4"><v _="nl" /></DAINT><DAINTMSK _="struct_field" doc="dev All Endpoints Itr Mask  81Ch" l="4"><v _="nl" /></DAINTMSK><Reserved20 _="struct_field" doc="Reserved  820h" l="4"><v _="nl" /></Reserved20><Reserved9 _="struct_field" doc="Reserved  824h" l="4"><v _="nl" /></Reserved9><DVBUSDIS _="struct_field" doc="dev VBUS discharge Register 828h" l="4"><v _="nl" /></DVBUSDIS><DVBUSPULSE _="struct_field" doc="dev VBUS Pulse Register 82Ch" l="4"><v _="nl" /></DVBUSPULSE><DTHRCTL _="struct_field" doc="dev thr 830h" l="4"><v _="nl" /></DTHRCTL><DIEPEMPMSK _="struct_field" doc="dev empty msk  834h" l="4"><v _="nl" /></DIEPEMPMSK><DEACHINT _="struct_field" doc="dedicated EP interrupt  838h" l="4"><v _="nl" /></DEACHINT><DEACHMSK _="struct_field" doc="dedicated EP msk  83Ch" l="4"><v _="nl" /></DEACHMSK><Reserved40 _="struct_field" doc="dedicated EP mask  840h" l="4"><v _="nl" /></Reserved40><DINEP1MSK _="struct_field" doc="dedicated EP mask  844h" l="4"><v _="nl" /></DINEP1MSK><Reserved44 _="struct_field" doc="Reserved  844-87Ch" l="4" ne="15"><v _="nl" /></Reserved44><DOUTEP1MSK _="struct_field" doc="dedicated EP msk 884h" l="4"><v _="nl" /></DOUTEP1MSK></t></USB_OTG_Device><USB_OTG_INEndpoint _="struct_descr" rn="USB_OTG_INEndpointTypeDef"><t _="nl"><DIEPCTL _="struct_field" doc="dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h" l="4"><v _="nl" /></DIEPCTL><Reserved04 _="struct_field" doc="Reserved  900h + (ep_num * 20h) + 04h" l="4"><v _="nl" /></Reserved04><DIEPINT _="struct_field" doc="dev IN Endpoint Itr Reg  900h + (ep_num * 20h) + 08h" l="4"><v _="nl" /></DIEPINT><Reserved0C _="struct_field" doc="Reserved  900h + (ep_num * 20h) + 0Ch" l="4"><v _="nl" /></Reserved0C><DIEPTSIZ _="struct_field" doc="IN Endpoint Txfer Size  900h + (ep_num * 20h) + 10h" l="4"><v _="nl" /></DIEPTSIZ><DIEPDMA _="struct_field" doc="IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h" l="4"><v _="nl" /></DIEPDMA><DTXFSTS _="struct_field" doc="IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h" l="4"><v _="nl" /></DTXFSTS><Reserved18 _="struct_field" doc="Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch" l="4"><v _="nl" /></Reserved18></t></USB_OTG_INEndpoint><USB_OTG_OUTEndpoint _="struct_descr" rn="USB_OTG_OUTEndpointTypeDef"><t _="nl"><DOEPCTL _="struct_field" doc="dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h" l="4"><v _="nl" /></DOEPCTL><Reserved04 _="struct_field" doc="Reserved B00h + (ep_num * 20h) + 04h" l="4"><v _="nl" /></Reserved04><DOEPINT _="struct_field" doc="dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h" l="4"><v _="nl" /></DOEPINT><Reserved0C _="struct_field" doc="Reserved B00h + (ep_num * 20h) + 0Ch" l="4"><v _="nl" /></Reserved0C><DOEPTSIZ _="struct_field" doc="dev OUT Endpoint Txfer Size  B00h + (ep_num * 20h) + 10h" l="4"><v _="nl" /></DOEPTSIZ><DOEPDMA _="struct_field" doc="dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h" l="4"><v _="nl" /></DOEPDMA><Reserved18 _="struct_field" doc="Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch" l="4" ne="2"><v _="nl" /></Reserved18></t></USB_OTG_OUTEndpoint><USB_OTG_Host _="struct_descr" rn="USB_OTG_HostTypeDef"><t _="nl"><HCFG _="struct_field" doc="Host Configuration Register 400h" l="4"><v _="nl" /></HCFG><HFIR _="struct_field" doc="Host Frame Interval Register  404h" l="4"><v _="nl" /></HFIR><HFNUM _="struct_field" doc="Host Frame Nbr/Frame Remaining 408h" l="4"><v _="nl" /></HFNUM><Reserved40C _="struct_field" doc="Reserved  40Ch" l="4"><v _="nl" /></Reserved40C><HPTXSTS _="struct_field" doc="Host Periodic Tx FIFO/ Queue Status 410h" l="4"><v _="nl" /></HPTXSTS><HAINT _="struct_field" doc="Host All Channels Interrupt Register 414h" l="4"><v _="nl" /></HAINT><HAINTMSK _="struct_field" doc="Host All Channels Interrupt Mask 418h" l="4"><v _="nl" /></HAINTMSK></t></USB_OTG_Host><USB_OTG_HostChannel _="struct_descr" rn="USB_OTG_HostChannelTypeDef"><t _="nl"><HCCHAR _="struct_field" doc="" l="4"><v _="nl" /></HCCHAR><HCSPLT _="struct_field" doc="" l="4"><v _="nl" /></HCSPLT><HCINT _="struct_field" doc="" l="4"><v _="nl" /></HCINT><HCINTMSK _="struct_field" doc="" l="4"><v _="nl" /></HCINTMSK><HCTSIZ _="struct_field" doc="" l="4"><v _="nl" /></HCTSIZ><HCDMA _="struct_field" doc="" l="4"><v _="nl" /></HCDMA><Reserved _="struct_field" doc="" l="4" ne="2"><v _="nl" /></Reserved></t></USB_OTG_HostChannel></types><vars _="dict" /></proc>