
*** Running vivado
    with args -log test_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 279.449 ; gain = 69.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:15]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:7' bound to instance 'ssd1' of component 'SSD' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:58]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:14]
WARNING: [Synth 8-614] signal 'nr1' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
WARNING: [Synth 8-614] signal 'nr2' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
WARNING: [Synth 8-614] signal 'nr3' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
WARNING: [Synth 8-614] signal 'nr4' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SSD' (1#1) [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:14]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:36' bound to instance 'mpg0' of component 'mpg' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:59]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mpg' (2#1) [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:42]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:36' bound to instance 'mpg3' of component 'mpg' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:60]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/register_file.vhd:7' bound to instance 'rf1' of component 'reg_file' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:62]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/register_file.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (3#1) [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/register_file.vhd:20]
WARNING: [Synth 8-614] signal 'cnt_rst' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:63]
WARNING: [Synth 8-614] signal 'INSTRUCTION' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:76]
WARNING: [Synth 8-614] signal 'ALUZERO' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:84]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:84]
WARNING: [Synth 8-614] signal 'IMMEDIATE' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:84]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:84]
WARNING: [Synth 8-614] signal 'ram' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:107]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:107]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:121]
WARNING: [Synth 8-614] signal 'reg_out2' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'BGEZ' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'IMMEDIATE' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'ALUF1' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'ALUF2' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'SHIFT_AMOUNT' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
INFO: [Synth 8-226] default block is never used [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:169]
WARNING: [Synth 8-614] signal 'INSTRUCTION' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'wd' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'IMMEDIATE' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'ALUF1' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'reg_out2' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'JMP' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'BEQ' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'ALUZERO' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'BNE' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'BGEZ' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'ram' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
WARNING: [Synth 8-614] signal 'read_reg_3' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'test_env' (4#1) [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:15]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 323.398 ; gain = 113.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 323.398 ; gain = 113.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/constrs_1/imports/test_env/basys3.xdc]
Finished Parsing XDC File [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/constrs_1/imports/test_env/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/constrs_1/imports/test_env/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 624.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 624.305 ; gain = 414.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 624.305 ; gain = 414.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 624.305 ; gain = 414.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_file_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:147]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:86]
INFO: [Synth 8-5546] ROM "ram_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'IMMEDIATE_reg' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'SHIFT_AMOUNT_reg' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'j_address_reg' [D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 624.305 ; gain = 414.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 265   
	                1 Bit    Registers := 6     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 264   
	   8 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 257   
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 256   
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\j_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[12]' (LD) to 'IMMEDIATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[13]' (LD) to 'IMMEDIATE_reg[14]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[14]' (LD) to 'IMMEDIATE_reg[15]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[15]' (LD) to 'IMMEDIATE_reg[8]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[8]' (LD) to 'IMMEDIATE_reg[9]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[9]' (LD) to 'IMMEDIATE_reg[10]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[10]' (LD) to 'IMMEDIATE_reg[11]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[11]' (LD) to 'IMMEDIATE_reg[6]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[6]' (LD) to 'IMMEDIATE_reg[7]'
WARNING: [Synth 8-3332] Sequential element (j_address_reg[0]) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][1]' (FDE) to 'rf1/reg_file_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][1]' (FDE) to 'rf1/reg_file_reg[7][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][1] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][0]' (FDE) to 'rf1/reg_file_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][0]' (FDE) to 'rf1/reg_file_reg[7][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][0] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][13]' (FDE) to 'rf1/reg_file_reg[7][13]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][13]' (FDE) to 'rf1/reg_file_reg[7][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][13] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][5]' (FDE) to 'rf1/reg_file_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][5]' (FDE) to 'rf1/reg_file_reg[7][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][5] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][9]' (FDE) to 'rf1/reg_file_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][9]' (FDE) to 'rf1/reg_file_reg[7][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][9] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][14]' (FDE) to 'rf1/reg_file_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][14]' (FDE) to 'rf1/reg_file_reg[7][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][14] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][6]' (FDE) to 'rf1/reg_file_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][6]' (FDE) to 'rf1/reg_file_reg[7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][6] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][10]' (FDE) to 'rf1/reg_file_reg[7][10]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][10]' (FDE) to 'rf1/reg_file_reg[7][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][10] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][2]' (FDE) to 'rf1/reg_file_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][2]' (FDE) to 'rf1/reg_file_reg[7][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][2] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][12]' (FDE) to 'rf1/reg_file_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][12]' (FDE) to 'rf1/reg_file_reg[7][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][12] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][4]' (FDE) to 'rf1/reg_file_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][4]' (FDE) to 'rf1/reg_file_reg[7][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][4] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][8]' (FDE) to 'rf1/reg_file_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][8]' (FDE) to 'rf1/reg_file_reg[7][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][8] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][15]' (FDE) to 'rf1/reg_file_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][15]' (FDE) to 'rf1/reg_file_reg[7][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][15] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][7]' (FDE) to 'rf1/reg_file_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][7]' (FDE) to 'rf1/reg_file_reg[7][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][11]' (FDE) to 'rf1/reg_file_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][11]' (FDE) to 'rf1/reg_file_reg[7][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][11] )
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[5][3]' (FDE) to 'rf1/reg_file_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'rf1/reg_file_reg[6][3]' (FDE) to 'rf1/reg_file_reg[7][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/reg_file_reg[7][3] )
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[5]' (LD) to 'IMMEDIATE_reg[4]'
INFO: [Synth 8-3886] merging instance 'IMMEDIATE_reg[4]' (LD) to 'IMMEDIATE_reg[7]'
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rf1/reg_file_reg[7][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (SHIFT_AMOUNT_reg) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (j_address_reg[1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[6][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[7][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[8][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[11][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[11][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ram_reg[11][13]) is unused and will be removed from module test_env.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    48|
|4     |LUT2   |    15|
|5     |LUT3   |    79|
|6     |LUT4   |    13|
|7     |LUT5   |    71|
|8     |LUT6   |   135|
|9     |MUXF7  |    40|
|10    |MUXF8  |     4|
|11    |FDCE   |    24|
|12    |FDRE   |   230|
|13    |LD     |     5|
|14    |IBUF   |     7|
|15    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   715|
|2     |  mpg0   |mpg      |    48|
|3     |  mpg3   |mpg_0    |     4|
|4     |  rf1    |reg_file |   401|
|5     |  ssd1   |SSD      |    40|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4035 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 685.398 ; gain = 174.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 685.398 ; gain = 475.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 685.398 ; gain = 475.195
INFO: [Common 17-1381] The checkpoint 'D:/Andrei/Scoala/CA/TudoricaAndrei/test_env/test_env.runs/synth_1/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 685.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 02 21:24:56 2017...
