// Seed: 1986157940
module module_0 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5
);
  wire  id_7;
  wire  id_8;
  uwire id_9 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input wor id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    output logic id_11
);
  wire id_13;
  module_0(
      id_0, id_6, id_1, id_5, id_1, id_9
  );
  wire id_14;
  wire id_15;
  always @("" or posedge 1) begin
    id_11 <= (1);
  end
endmodule
