DECL|ConvCpltCallbackCh1|member|void (* ConvCpltCallbackCh1) (struct __DAC_HandleTypeDef *hdac);
DECL|ConvCpltCallbackCh2|member|void (* ConvCpltCallbackCh2) (struct __DAC_HandleTypeDef* hdac);
DECL|ConvHalfCpltCallbackCh1|member|void (* ConvHalfCpltCallbackCh1) (struct __DAC_HandleTypeDef *hdac);
DECL|ConvHalfCpltCallbackCh2|member|void (* ConvHalfCpltCallbackCh2) (struct __DAC_HandleTypeDef* hdac);
DECL|DAC_ALIGN_12B_L|macro|DAC_ALIGN_12B_L
DECL|DAC_ALIGN_12B_R|macro|DAC_ALIGN_12B_R
DECL|DAC_ALIGN_8B_R|macro|DAC_ALIGN_8B_R
DECL|DAC_CHANNEL_1|macro|DAC_CHANNEL_1
DECL|DAC_CHANNEL_2|macro|DAC_CHANNEL_2
DECL|DAC_CHIPCONNECT_DISABLE|macro|DAC_CHIPCONNECT_DISABLE
DECL|DAC_CHIPCONNECT_ENABLE|macro|DAC_CHIPCONNECT_ENABLE
DECL|DAC_ChannelConfTypeDef|typedef|}DAC_ChannelConfTypeDef;
DECL|DAC_ConnectOnChipPeripheral|member|uint32_t DAC_ConnectOnChipPeripheral ; /*!< Specifies whether the DAC output is connected or not to on chip peripheral .
DECL|DAC_DHR12R1_ALIGNMENT|macro|DAC_DHR12R1_ALIGNMENT
DECL|DAC_DHR12R2_ALIGNMENT|macro|DAC_DHR12R2_ALIGNMENT
DECL|DAC_DHR12RD_ALIGNMENT|macro|DAC_DHR12RD_ALIGNMENT
DECL|DAC_FLAG_DMAUDR1|macro|DAC_FLAG_DMAUDR1
DECL|DAC_FLAG_DMAUDR2|macro|DAC_FLAG_DMAUDR2
DECL|DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ|macro|DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ
DECL|DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC|macro|DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC
DECL|DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE|macro|DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE
DECL|DAC_HandleTypeDef|typedef|}DAC_HandleTypeDef;
DECL|DAC_HighFrequency|member|uint32_t DAC_HighFrequency; /*!< Specifies the frequency interface mode
DECL|DAC_HoldTime|member|uint32_t DAC_HoldTime ; /*!< Specifies the hold time for the selected channel
DECL|DAC_IT_DMAUDR1|macro|DAC_IT_DMAUDR1
DECL|DAC_IT_DMAUDR2|macro|DAC_IT_DMAUDR2
DECL|DAC_OUTPUTBUFFER_DISABLE|macro|DAC_OUTPUTBUFFER_DISABLE
DECL|DAC_OUTPUTBUFFER_ENABLE|macro|DAC_OUTPUTBUFFER_ENABLE
DECL|DAC_OutputBuffer|member|uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled.
DECL|DAC_RefreshTime|member|uint32_t DAC_RefreshTime ; /*!< Specifies the refresh time for the selected channel
DECL|DAC_SAMPLEANDHOLD_DISABLE|macro|DAC_SAMPLEANDHOLD_DISABLE
DECL|DAC_SAMPLEANDHOLD_ENABLE|macro|DAC_SAMPLEANDHOLD_ENABLE
DECL|DAC_SampleAndHoldConfTypeDef|typedef|DAC_SampleAndHoldConfTypeDef;
DECL|DAC_SampleAndHoldConfig|member|DAC_SampleAndHoldConfTypeDef DAC_SampleAndHoldConfig; /*!< Sample and Hold settings */
DECL|DAC_SampleAndHold|member|uint32_t DAC_SampleAndHold; /*!< Specifies whether the DAC mode.
DECL|DAC_SampleTime|member|uint32_t DAC_SampleTime ; /*!< Specifies the Sample time for the selected channel.
DECL|DAC_TRIGGER_EXT_IT9|macro|DAC_TRIGGER_EXT_IT9
DECL|DAC_TRIGGER_EXT_IT9|macro|DAC_TRIGGER_EXT_IT9
DECL|DAC_TRIGGER_EXT_IT9|macro|DAC_TRIGGER_EXT_IT9
DECL|DAC_TRIGGER_EXT_IT9|macro|DAC_TRIGGER_EXT_IT9
DECL|DAC_TRIGGER_LPTIM1_OUT|macro|DAC_TRIGGER_LPTIM1_OUT
DECL|DAC_TRIGGER_LPTIM2_OUT|macro|DAC_TRIGGER_LPTIM2_OUT
DECL|DAC_TRIGGER_NONE|macro|DAC_TRIGGER_NONE
DECL|DAC_TRIGGER_NONE|macro|DAC_TRIGGER_NONE
DECL|DAC_TRIGGER_NONE|macro|DAC_TRIGGER_NONE
DECL|DAC_TRIGGER_NONE|macro|DAC_TRIGGER_NONE
DECL|DAC_TRIGGER_SOFTWARE|macro|DAC_TRIGGER_SOFTWARE
DECL|DAC_TRIGGER_SOFTWARE|macro|DAC_TRIGGER_SOFTWARE
DECL|DAC_TRIGGER_SOFTWARE|macro|DAC_TRIGGER_SOFTWARE
DECL|DAC_TRIGGER_SOFTWARE|macro|DAC_TRIGGER_SOFTWARE
DECL|DAC_TRIGGER_T15_TRGO|macro|DAC_TRIGGER_T15_TRGO
DECL|DAC_TRIGGER_T1_TRGO|macro|DAC_TRIGGER_T1_TRGO
DECL|DAC_TRIGGER_T2_TRGO|macro|DAC_TRIGGER_T2_TRGO
DECL|DAC_TRIGGER_T2_TRGO|macro|DAC_TRIGGER_T2_TRGO
DECL|DAC_TRIGGER_T2_TRGO|macro|DAC_TRIGGER_T2_TRGO
DECL|DAC_TRIGGER_T2_TRGO|macro|DAC_TRIGGER_T2_TRGO
DECL|DAC_TRIGGER_T4_TRGO|macro|DAC_TRIGGER_T4_TRGO
DECL|DAC_TRIGGER_T4_TRGO|macro|DAC_TRIGGER_T4_TRGO
DECL|DAC_TRIGGER_T5_TRGO|macro|DAC_TRIGGER_T5_TRGO
DECL|DAC_TRIGGER_T5_TRGO|macro|DAC_TRIGGER_T5_TRGO
DECL|DAC_TRIGGER_T6_TRGO|macro|DAC_TRIGGER_T6_TRGO
DECL|DAC_TRIGGER_T6_TRGO|macro|DAC_TRIGGER_T6_TRGO
DECL|DAC_TRIGGER_T6_TRGO|macro|DAC_TRIGGER_T6_TRGO
DECL|DAC_TRIGGER_T6_TRGO|macro|DAC_TRIGGER_T6_TRGO
DECL|DAC_TRIGGER_T7_TRGO|macro|DAC_TRIGGER_T7_TRGO
DECL|DAC_TRIGGER_T7_TRGO|macro|DAC_TRIGGER_T7_TRGO
DECL|DAC_TRIGGER_T7_TRGO|macro|DAC_TRIGGER_T7_TRGO
DECL|DAC_TRIGGER_T8_TRGO|macro|DAC_TRIGGER_T8_TRGO
DECL|DAC_TRIGGER_T8_TRGO|macro|DAC_TRIGGER_T8_TRGO
DECL|DAC_TRIMMING_FACTORY|macro|DAC_TRIMMING_FACTORY
DECL|DAC_TRIMMING_USER|macro|DAC_TRIMMING_USER
DECL|DAC_Trigger|member|uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel.
DECL|DAC_TrimmingValue|member|uint32_t DAC_TrimmingValue; /*!< Specifies the offset trimming value
DECL|DAC_UserTrimming|member|uint32_t DAC_UserTrimming; /*!< Specifies the trimming mode
DECL|DMAUnderrunCallbackCh1|member|void (* DMAUnderrunCallbackCh1) (struct __DAC_HandleTypeDef *hdac);
DECL|DMAUnderrunCallbackCh2|member|void (* DMAUnderrunCallbackCh2) (struct __DAC_HandleTypeDef* hdac);
DECL|DMA_Handle1|member|DMA_HandleTypeDef *DMA_Handle1; /*!< Pointer DMA handler for channel 1 */
DECL|DMA_Handle2|member|DMA_HandleTypeDef *DMA_Handle2; /*!< Pointer DMA handler for channel 2 */
DECL|ErrorCallbackCh1|member|void (* ErrorCallbackCh1) (struct __DAC_HandleTypeDef *hdac);
DECL|ErrorCallbackCh2|member|void (* ErrorCallbackCh2) (struct __DAC_HandleTypeDef* hdac);
DECL|ErrorCode|member|__IO uint32_t ErrorCode; /*!< DAC Error code */
DECL|HAL_DAC_ALL_CB_ID|enumerator|HAL_DAC_ALL_CB_ID = 0x0AU /*!< DAC All ID */
DECL|HAL_DAC_CH1_COMPLETE_CB_ID|enumerator|HAL_DAC_CH1_COMPLETE_CB_ID = 0x00U, /*!< DAC CH1 Complete Callback ID */
DECL|HAL_DAC_CH1_ERROR_ID|enumerator|HAL_DAC_CH1_ERROR_ID = 0x02U, /*!< DAC CH1 error Callback ID */
DECL|HAL_DAC_CH1_HALF_COMPLETE_CB_ID|enumerator|HAL_DAC_CH1_HALF_COMPLETE_CB_ID = 0x01U, /*!< DAC CH1 half Complete Callback ID */
DECL|HAL_DAC_CH1_UNDERRUN_CB_ID|enumerator|HAL_DAC_CH1_UNDERRUN_CB_ID = 0x03U, /*!< DAC CH1 underrun Callback ID */
DECL|HAL_DAC_CH2_COMPLETE_CB_ID|enumerator|HAL_DAC_CH2_COMPLETE_CB_ID = 0x04U, /*!< DAC CH2 Complete Callback ID */
DECL|HAL_DAC_CH2_ERROR_ID|enumerator|HAL_DAC_CH2_ERROR_ID = 0x06U, /*!< DAC CH2 error Callback ID */
DECL|HAL_DAC_CH2_HALF_COMPLETE_CB_ID|enumerator|HAL_DAC_CH2_HALF_COMPLETE_CB_ID = 0x05U, /*!< DAC CH2 half Complete Callback ID */
DECL|HAL_DAC_CH2_UNDERRUN_CB_ID|enumerator|HAL_DAC_CH2_UNDERRUN_CB_ID = 0x07U, /*!< DAC CH2 underrun Callback ID */
DECL|HAL_DAC_CallbackIDTypeDef|typedef|}HAL_DAC_CallbackIDTypeDef;
DECL|HAL_DAC_ERROR_DMAUNDERRUNCH1|macro|HAL_DAC_ERROR_DMAUNDERRUNCH1
DECL|HAL_DAC_ERROR_DMAUNDERRUNCH2|macro|HAL_DAC_ERROR_DMAUNDERRUNCH2
DECL|HAL_DAC_ERROR_DMA|macro|HAL_DAC_ERROR_DMA
DECL|HAL_DAC_ERROR_INVALID_CALLBACK|macro|HAL_DAC_ERROR_INVALID_CALLBACK
DECL|HAL_DAC_ERROR_NONE|macro|HAL_DAC_ERROR_NONE
DECL|HAL_DAC_ERROR_TIMEOUT|macro|HAL_DAC_ERROR_TIMEOUT
DECL|HAL_DAC_MSP_DEINIT_CB_ID|enumerator|HAL_DAC_MSP_DEINIT_CB_ID = 0x09U, /*!< DAC MspDeInit Callback ID */
DECL|HAL_DAC_MSP_INIT_CB_ID|enumerator|HAL_DAC_MSP_INIT_CB_ID = 0x08U, /*!< DAC MspInit Callback ID */
DECL|HAL_DAC_STATE_BUSY|enumerator|HAL_DAC_STATE_BUSY = 0x02, /*!< DAC internal processing is ongoing */
DECL|HAL_DAC_STATE_ERROR|enumerator|HAL_DAC_STATE_ERROR = 0x04 /*!< DAC error state */
DECL|HAL_DAC_STATE_READY|enumerator|HAL_DAC_STATE_READY = 0x01, /*!< DAC initialized and ready for use */
DECL|HAL_DAC_STATE_RESET|enumerator|HAL_DAC_STATE_RESET = 0x00, /*!< DAC not yet initialized or disabled */
DECL|HAL_DAC_STATE_TIMEOUT|enumerator|HAL_DAC_STATE_TIMEOUT = 0x03, /*!< DAC timeout state */
DECL|HAL_DAC_StateTypeDef|typedef|}HAL_DAC_StateTypeDef;
DECL|IS_DAC_ALIGN|macro|IS_DAC_ALIGN
DECL|IS_DAC_CHANNEL|macro|IS_DAC_CHANNEL
DECL|IS_DAC_CHANNEL|macro|IS_DAC_CHANNEL
DECL|IS_DAC_DATA|macro|IS_DAC_DATA
DECL|IS_DAC_OUTPUT_BUFFER_STATE|macro|IS_DAC_OUTPUT_BUFFER_STATE
DECL|IS_DAC_REFRESHTIME|macro|IS_DAC_REFRESHTIME
DECL|Instance|member|DAC_TypeDef *Instance; /*!< Register base address */
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< DAC locking object */
DECL|MspDeInitCallback|member|void (* MspDeInitCallback ) (struct __DAC_HandleTypeDef *hdac);
DECL|MspInitCallback|member|void (* MspInitCallback) (struct __DAC_HandleTypeDef *hdac);
DECL|State|member|__IO HAL_DAC_StateTypeDef State; /*!< DAC communication state */
DECL|__DAC_HandleTypeDef|struct|typedef struct __DAC_HandleTypeDef
DECL|__HAL_DAC_CLEAR_FLAG|macro|__HAL_DAC_CLEAR_FLAG
DECL|__HAL_DAC_DISABLE_IT|macro|__HAL_DAC_DISABLE_IT
DECL|__HAL_DAC_DISABLE|macro|__HAL_DAC_DISABLE
DECL|__HAL_DAC_ENABLE_IT|macro|__HAL_DAC_ENABLE_IT
DECL|__HAL_DAC_ENABLE|macro|__HAL_DAC_ENABLE
DECL|__HAL_DAC_GET_FLAG|macro|__HAL_DAC_GET_FLAG
DECL|__HAL_DAC_GET_IT_SOURCE|macro|__HAL_DAC_GET_IT_SOURCE
DECL|__HAL_DAC_RESET_HANDLE_STATE|macro|__HAL_DAC_RESET_HANDLE_STATE
DECL|__HAL_DAC_RESET_HANDLE_STATE|macro|__HAL_DAC_RESET_HANDLE_STATE
DECL|__STM32L4xx_HAL_DAC_H|macro|__STM32L4xx_HAL_DAC_H
DECL|pDAC_CallbackTypeDef|typedef|typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
