Analysis & Synthesis report for update
Tue Jun 18 11:54:36 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret
 11. State Machine - |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|state
 12. State Machine - |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst|ctrl.state
 13. State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state
 14. State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state
 15. State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
 16. State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 17. State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_qf81:auto_generated
 25. Source assignments for neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_80h1:auto_generated
 26. Source assignments for neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated
 27. Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4|altsyncram_1g81:auto_generated
 28. Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0|altsyncram_rf81:auto_generated
 29. Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0|altsyncram_8g81:auto_generated
 30. Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0|altsyncram_8g81:auto_generated
 31. Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0|altsyncram_8g81:auto_generated
 32. Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0|altsyncram_8g81:auto_generated
 33. Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_bj81:auto_generated
 34. Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_bj81:auto_generated
 35. Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_bj81:auto_generated
 36. Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_bj81:auto_generated
 37. Source assignments for neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0|altsyncram_o401:auto_generated
 38. Parameter Settings for User Entity Instance: Top-level Entity: |neorv32_top
 39. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst
 40. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 41. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
 42. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
 43. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 44. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1
 45. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2
 46. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3
 47. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 48. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 49. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 50. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst
 51. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst
 52. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst
 53. Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
 54. Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst
 55. Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst
 56. Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst
 57. Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4
 58. Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst
 59. Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch
 60. Parameter Settings for User Entity Instance: neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
 61. Parameter Settings for User Entity Instance: neorv32_bus_gateway:neorv32_bus_gateway_inst
 62. Parameter Settings for User Entity Instance: neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
 63. Parameter Settings for User Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 64. Parameter Settings for User Entity Instance: neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
 65. Parameter Settings for User Entity Instance: neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst
 66. Parameter Settings for User Entity Instance: neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
 67. Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
 68. Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
 69. Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
 70. Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst
 71. Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst
 72. Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst
 73. Parameter Settings for User Entity Instance: neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst
 74. Parameter Settings for User Entity Instance: neorv32_sysinfo:\io_system:neorv32_sysinfo_inst
 75. Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0
 76. Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0
 77. Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0
 78. Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0
 79. Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0
 80. Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 81. Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 82. Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 83. Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 84. Parameter Settings for Inferred Entity Instance: neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0
 85. Parameter Settings for Inferred Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0
 86. Parameter Settings for Inferred Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_add_sub:Add5
 87. Parameter Settings for Inferred Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0
 88. altsyncram Parameter Settings by Entity Instance
 89. lpm_mult Parameter Settings by Entity Instance
 90. Port Connectivity Checks: "neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst"
 91. Port Connectivity Checks: "neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
 92. Port Connectivity Checks: "neorv32_bus_gateway:neorv32_bus_gateway_inst"
 93. Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
 94. Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst"
 95. Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst"
 96. Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
 97. Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst"
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 18 11:54:35 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; update                                      ;
; Top-level Entity Name              ; neorv32_top                                 ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 5,927                                       ;
;     Total combinational functions  ; 5,269                                       ;
;     Dedicated logic registers      ; 2,726                                       ;
; Total registers                    ; 2726                                        ;
; Total pins                         ; 378                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 797,280                                     ;
; Embedded Multiplier 9-bit elements ; 15                                          ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; neorv32_top        ; update             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-24        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; rtl/core/mem/neorv32_imem.default.vhd  ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/mem/neorv32_imem.default.vhd    ;         ;
; rtl/core/mem/neorv32_dmem.default.vhd  ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/mem/neorv32_dmem.default.vhd    ;         ;
; rtl/core/neorv32_xirq.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_xirq.vhd                ;         ;
; rtl/core/neorv32_xip.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_xip.vhd                 ;         ;
; rtl/core/neorv32_xbus.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_xbus.vhd                ;         ;
; rtl/core/neorv32_wdt.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_wdt.vhd                 ;         ;
; rtl/core/neorv32_uart.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_uart.vhd                ;         ;
; rtl/core/neorv32_twi.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_twi.vhd                 ;         ;
; rtl/core/neorv32_trng.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_trng.vhd                ;         ;
; rtl/core/neorv32_top.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_top.vhd                 ;         ;
; rtl/core/neorv32_sysinfo.vhd           ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_sysinfo.vhd             ;         ;
; rtl/core/neorv32_spi.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_spi.vhd                 ;         ;
; rtl/core/neorv32_slink.vhd             ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_slink.vhd               ;         ;
; rtl/core/neorv32_sdi.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_sdi.vhd                 ;         ;
; rtl/core/neorv32_pwm.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_pwm.vhd                 ;         ;
; rtl/core/neorv32_package.vhd           ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_package.vhd             ;         ;
; rtl/core/neorv32_onewire.vhd           ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_onewire.vhd             ;         ;
; rtl/core/neorv32_neoled.vhd            ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_neoled.vhd              ;         ;
; rtl/core/neorv32_mtime.vhd             ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_mtime.vhd               ;         ;
; rtl/core/neorv32_intercon.vhd          ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_intercon.vhd            ;         ;
; rtl/core/neorv32_imem.entity.vhd       ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_imem.entity.vhd         ;         ;
; rtl/core/neorv32_gptmr.vhd             ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_gptmr.vhd               ;         ;
; rtl/core/neorv32_gpio.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_gpio.vhd                ;         ;
; rtl/core/neorv32_fifo.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_fifo.vhd                ;         ;
; rtl/core/neorv32_dmem.entity.vhd       ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_dmem.entity.vhd         ;         ;
; rtl/core/neorv32_dma.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_dma.vhd                 ;         ;
; rtl/core/neorv32_debug_dtm.vhd         ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_debug_dtm.vhd           ;         ;
; rtl/core/neorv32_debug_dm.vhd          ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_debug_dm.vhd            ;         ;
; rtl/core/neorv32_crc.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_crc.vhd                 ;         ;
; rtl/core/neorv32_cpu_regfile.vhd       ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_regfile.vhd         ;         ;
; rtl/core/neorv32_cpu_pmp.vhd           ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_pmp.vhd             ;         ;
; rtl/core/neorv32_cpu_lsu.vhd           ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_lsu.vhd             ;         ;
; rtl/core/neorv32_cpu_decompressor.vhd  ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_decompressor.vhd    ;         ;
; rtl/core/neorv32_cpu_cp_shifter.vhd    ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd      ;         ;
; rtl/core/neorv32_cpu_cp_muldiv.vhd     ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd       ;         ;
; rtl/core/neorv32_cpu_cp_fpu.vhd        ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd          ;         ;
; rtl/core/neorv32_cpu_cp_cond.vhd       ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd         ;         ;
; rtl/core/neorv32_cpu_cp_cfu.vhd        ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd          ;         ;
; rtl/core/neorv32_cpu_cp_bitmanip.vhd   ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd     ;         ;
; rtl/core/neorv32_cpu_control.vhd       ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_control.vhd         ;         ;
; rtl/core/neorv32_cpu_alu.vhd           ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu_alu.vhd             ;         ;
; rtl/core/neorv32_cpu.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cpu.vhd                 ;         ;
; rtl/core/neorv32_clockgate.vhd         ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_clockgate.vhd           ;         ;
; rtl/core/neorv32_cfs.vhd               ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cfs.vhd                 ;         ;
; rtl/core/neorv32_cache.vhd             ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_cache.vhd               ;         ;
; rtl/core/neorv32_bootloader_image.vhd  ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_bootloader_image.vhd    ;         ;
; rtl/core/neorv32_boot_rom.vhd          ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_boot_rom.vhd            ;         ;
; rtl/core/neorv32_application_image.vhd ; yes             ; User VHDL File               ; C:/Users/User/Desktop/neorv32/rtl/core/neorv32_application_image.vhd   ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal131.inc                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_qf81.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_qf81.tdf                   ;         ;
; db/altsyncram_80h1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_80h1.tdf                   ;         ;
; db/altsyncram_1g81.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_1g81.tdf                   ;         ;
; db/altsyncram_rf81.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_rf81.tdf                   ;         ;
; db/altsyncram_8g81.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_8g81.tdf                   ;         ;
; db/altsyncram_bj81.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_bj81.tdf                   ;         ;
; db/altsyncram_o401.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/altsyncram_o401.tdf                   ;         ;
; db/decode_6ca.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/decode_6ca.tdf                        ;         ;
; db/mux_asb.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/mux_asb.tdf                           ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_2at.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/mult_2at.tdf                          ;         ;
; lpm_add_sub.tdf                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_o3j.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/add_sub_o3j.tdf                       ;         ;
; db/mult_5ht.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/neorv32/db/mult_5ht.tdf                          ;         ;
+----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 378              ;
; Total memory bits        ; 797280           ;
; DSP block 9-bit elements ; 15               ;
; Maximum fan-out node     ; clk_i~input      ;
; Maximum fan-out          ; 2813             ;
; Total fan-out            ; 31275            ;
; Average fan-out          ; 3.48             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |neorv32_top                                                                                          ; 5269 (23)         ; 2726 (58)    ; 797280      ; 15           ; 1       ; 7         ; 0         ; 378  ; 0            ; |neorv32_top                                                                                                                                                                                                                           ; work         ;
;    |neorv32_bus_gateway:neorv32_bus_gateway_inst|                                                     ; 152 (152)         ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                                                              ; work         ;
;    |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|                                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                                                               ; work         ;
;    |neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|                                    ; 72 (72)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst                                                                                                                                                             ; work         ;
;    |neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|                         ; 260 (116)         ; 156 (66)     ; 8800        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst                                                                                                                                                  ; work         ;
;       |neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch|                                ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch                                                                                   ; work         ;
;       |neorv32_cache_bus:neorv32_cache_bus_inst|                                                      ; 61 (61)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst                                                                                                         ; work         ;
;       |neorv32_cache_host:neorv32_cache_host_inst|                                                    ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst                                                                                                       ; work         ;
;       |neorv32_cache_memory:neorv32_cache_memory_inst|                                                ; 62 (62)           ; 43 (43)      ; 8800        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst                                                                                                   ; work         ;
;          |altsyncram:data_mem_b0_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0                                                                      ; work         ;
;             |altsyncram_8g81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0|altsyncram_8g81:auto_generated                                       ; work         ;
;          |altsyncram:data_mem_b1_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0                                                                      ; work         ;
;             |altsyncram_8g81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0|altsyncram_8g81:auto_generated                                       ; work         ;
;          |altsyncram:data_mem_b2_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0                                                                      ; work         ;
;             |altsyncram_8g81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0|altsyncram_8g81:auto_generated                                       ; work         ;
;          |altsyncram:data_mem_b3_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0                                                                      ; work         ;
;             |altsyncram_8g81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0|altsyncram_8g81:auto_generated                                       ; work         ;
;          |altsyncram:stat_mem[0]__4|                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4                                                                         ; work         ;
;             |altsyncram_1g81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4|altsyncram_1g81:auto_generated                                          ; work         ;
;          |altsyncram:tag_mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 352         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0                                                                          ; work         ;
;             |altsyncram_rf81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 352         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0|altsyncram_rf81:auto_generated                                           ; work         ;
;    |neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst|                                    ; 226 (226)         ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst                                                                                                                                                             ; work         ;
;    |neorv32_cpu:\core_complex:neorv32_cpu_inst|                                                       ; 3848 (128)        ; 1765 (0)     ; 2048        ; 15           ; 1       ; 7         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst                                                                                                                                                                                ; work         ;
;       |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 2217 (258)        ; 969 (0)      ; 0           ; 15           ; 1       ; 7         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                                           ; work         ;
;          |neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|                   ; 1383 (706)        ; 700 (423)    ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst                                                                  ; work         ;
;             |lpm_add_sub:Add5|                                                                        ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_add_sub:Add5                                                 ; work         ;
;                |add_sub_o3j:auto_generated|                                                           ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_add_sub:Add5|add_sub_o3j:auto_generated                      ; work         ;
;             |lpm_mult:Mult0|                                                                          ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0                                                   ; work         ;
;                |mult_5ht:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_5ht:auto_generated                           ; work         ;
;             |neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|                                      ; 321 (321)         ; 151 (151)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst               ; work         ;
;             |neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|                        ; 304 (304)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ; work         ;
;          |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 383 (337)         ; 236 (236)    ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                                                         ; work         ;
;             |lpm_mult:Mult0|                                                                          ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0                                          ; work         ;
;                |mult_2at:auto_generated|                                                              ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0|mult_2at:auto_generated                  ; work         ;
;          |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 193 (193)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                                                        ; work         ;
;       |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1414 (1192)       ; 692 (614)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                                                   ; work         ;
;          |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 173 (173)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst                                        ; work         ;
;          |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 25 (25)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                                                              ; work         ;
;          |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 24 (24)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                                                              ; work         ;
;       |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                                          ; 83 (83)           ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                                                           ; work         ;
;       |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 6 (6)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                                                   ; work         ;
;          |altsyncram:reg_file[0][31]__1|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                                                                                     ; work         ;
;             |altsyncram_qf81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_qf81:auto_generated                                                                      ; work         ;
;          |altsyncram:reg_file[0][31]__2|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                                                                                     ; work         ;
;             |altsyncram_80h1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_80h1:auto_generated                                                                      ; work         ;
;    |neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                     ; 5 (5)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                                                              ; work         ;
;       |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; work         ;
;          |altsyncram_bj81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_bj81:auto_generated                                                                                   ; work         ;
;       |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; work         ;
;          |altsyncram_bj81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_bj81:auto_generated                                                                                   ; work         ;
;       |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; work         ;
;          |altsyncram_bj81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_bj81:auto_generated                                                                                   ; work         ;
;       |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; work         ;
;          |altsyncram_bj81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_bj81:auto_generated                                                                                   ; work         ;
;    |neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|                                 ; 8 (8)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                                                          ; work         ;
;    |neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|                     ; 1 (1)             ; 2 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                                                              ; work         ;
;       |altsyncram:Mux0_rtl_0|                                                                         ; 0 (0)             ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0                                                                                                                        ; work         ;
;          |altsyncram_o401:auto_generated|                                                             ; 0 (0)             ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0|altsyncram_o401:auto_generated                                                                                         ; work         ;
;    |neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|                              ; 284 (284)         ; 166 (166)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                                                       ; work         ;
;    |neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|                                    ; 85 (85)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst                                                                                                                                                             ; work         ;
;    |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|                                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst                                                                                                                                                                           ; work         ;
;    |neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|                               ; 141 (126)         ; 150 (110)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                                                        ; work         ;
;       |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 8 (8)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                       ; work         ;
;       |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                       ; work         ;
;    |neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|                               ; 141 (126)         ; 150 (110)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst                                                                                                                                                        ; work         ;
;       |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 8 (8)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                       ; work         ;
;       |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                       ; work         ;
+-------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0|altsyncram_8g81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                        ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0|altsyncram_8g81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                        ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0|altsyncram_8g81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                        ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0|altsyncram_8g81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                        ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4|altsyncram_1g81:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 256          ; 1            ; --           ; --           ; 256    ; None                        ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0|altsyncram_rf81:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 16           ; 22           ; --           ; --           ; 352    ; None                        ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_qf81:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 32           ; 32           ; --           ; --           ; 1024   ; None                        ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_80h1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_bj81:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                        ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_bj81:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                        ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_bj81:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                        ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_bj81:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                        ;
; neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0|altsyncram_o401:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; 16384        ; 32           ; --           ; --           ; 524288 ; update.neorv32_top0.rtl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 15          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret                                                                              ;
+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+--------------------+----------------------+----------------------+---------------+--------------+
; Name                 ; upret.S_FLUSH_CHECK ; upret.S_FLUSH_READ ; upret.S_FLUSH_START ; upret.S_UPLOAD_RSP ; upret.S_UPLOAD_REQ ; upret.S_UPLOAD_GET ; upret.S_DOWNLOAD_RSP ; upret.S_DOWNLOAD_REQ ; upret.S_CHECK ; upret.S_IDLE ;
+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+--------------------+----------------------+----------------------+---------------+--------------+
; upret.S_IDLE         ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 0            ;
; upret.S_CHECK        ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1             ; 1            ;
; upret.S_DOWNLOAD_REQ ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                    ; 0             ; 1            ;
; upret.S_DOWNLOAD_RSP ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 1                    ; 0                    ; 0             ; 1            ;
; upret.S_UPLOAD_GET   ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 1                  ; 0                    ; 0                    ; 0             ; 1            ;
; upret.S_UPLOAD_REQ   ; 0                   ; 0                  ; 0                   ; 0                  ; 1                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; upret.S_UPLOAD_RSP   ; 0                   ; 0                  ; 0                   ; 1                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; upret.S_FLUSH_START  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; upret.S_FLUSH_READ   ; 0                   ; 1                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; upret.S_FLUSH_CHECK  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+--------------------+----------------------+----------------------+---------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|state                                                                              ;
+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+--------------------+----------------------+----------------------+---------------+--------------+
; Name                 ; state.S_FLUSH_CHECK ; state.S_FLUSH_READ ; state.S_FLUSH_START ; state.S_UPLOAD_RSP ; state.S_UPLOAD_REQ ; state.S_UPLOAD_GET ; state.S_DOWNLOAD_RSP ; state.S_DOWNLOAD_REQ ; state.S_CHECK ; state.S_IDLE ;
+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+--------------------+----------------------+----------------------+---------------+--------------+
; state.S_IDLE         ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 0            ;
; state.S_CHECK        ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1             ; 1            ;
; state.S_DOWNLOAD_REQ ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                    ; 0             ; 1            ;
; state.S_DOWNLOAD_RSP ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 1                    ; 0                    ; 0             ; 1            ;
; state.S_UPLOAD_GET   ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ; 1                  ; 0                    ; 0                    ; 0             ; 1            ;
; state.S_UPLOAD_REQ   ; 0                   ; 0                  ; 0                   ; 0                  ; 1                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; state.S_UPLOAD_RSP   ; 0                   ; 0                  ; 0                   ; 1                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; state.S_FLUSH_START  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; state.S_FLUSH_READ   ; 0                   ; 1                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
; state.S_FLUSH_CHECK  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0             ; 1            ;
+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+--------------------+----------------------+----------------------+---------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst|ctrl.state ;
+------------------------+--------------------+------------------------+------------------------+--------------------+----------------------------------------+
; Name                   ; ctrl.state.S_ERROR ; ctrl.state.S_WAIT_SYNC ; ctrl.state.S_WAIT_MISS ; ctrl.state.S_CHECK ; ctrl.state.S_IDLE                      ;
+------------------------+--------------------+------------------------+------------------------+--------------------+----------------------------------------+
; ctrl.state.S_IDLE      ; 0                  ; 0                      ; 0                      ; 0                  ; 0                                      ;
; ctrl.state.S_CHECK     ; 0                  ; 0                      ; 0                      ; 1                  ; 1                                      ;
; ctrl.state.S_WAIT_MISS ; 0                  ; 0                      ; 1                      ; 0                  ; 1                                      ;
; ctrl.state.S_WAIT_SYNC ; 0                  ; 1                      ; 0                      ; 0                  ; 1                                      ;
; ctrl.state.S_ERROR     ; 1                  ; 0                      ; 0                      ; 0                  ; 1                                      ;
+------------------------+--------------------+------------------------+------------------------+--------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+------------------------+
; Name                        ; ctrl.state.S_FINALIZE ; ctrl.state.S_CHECK ; ctrl.state.S_ROUND ; ctrl.state.S_NORMALIZE_BUSY ; ctrl.state.S_PREPARE_SHIFT ; ctrl.state.S_PREPARE_NORM ; ctrl.state.S_CHECK_I2F ; ctrl.state.S_PREPARE_I2F ; ctrl.state.S_IDLE      ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+------------------------+
; ctrl.state.S_IDLE           ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 0                      ;
; ctrl.state.S_PREPARE_I2F    ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 1                        ; 1                      ;
; ctrl.state.S_CHECK_I2F      ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 1                      ; 0                        ; 1                      ;
; ctrl.state.S_PREPARE_NORM   ; 0                     ; 0                  ; 0                  ; 0                           ; 0                          ; 1                         ; 0                      ; 0                        ; 1                      ;
; ctrl.state.S_PREPARE_SHIFT  ; 0                     ; 0                  ; 0                  ; 0                           ; 1                          ; 0                         ; 0                      ; 0                        ; 1                      ;
; ctrl.state.S_NORMALIZE_BUSY ; 0                     ; 0                  ; 0                  ; 1                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                      ;
; ctrl.state.S_ROUND          ; 0                     ; 0                  ; 1                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                      ;
; ctrl.state.S_CHECK          ; 0                     ; 1                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                      ;
; ctrl.state.S_FINALIZE       ; 1                     ; 0                  ; 0                  ; 0                           ; 0                          ; 0                         ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------+--------------------+--------------------+-----------------------------+----------------------------+---------------------------+------------------------+--------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                        ; ctrl.state.S_FINALIZE ; ctrl.state.S_ROUND ; ctrl.state.S_NORMALIZE_BUSY ; ctrl.state.S_PREPARE_F2I ; ctrl.state.S_IDLE                                                                                               ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE           ; 0                     ; 0                  ; 0                           ; 0                        ; 0                                                                                                               ;
; ctrl.state.S_PREPARE_F2I    ; 0                     ; 0                  ; 0                           ; 1                        ; 1                                                                                                               ;
; ctrl.state.S_NORMALIZE_BUSY ; 0                     ; 0                  ; 1                           ; 0                        ; 1                                                                                                               ;
; ctrl.state.S_ROUND          ; 0                     ; 1                  ; 0                           ; 0                        ; 1                                                                                                               ;
; ctrl.state.S_FINALIZE       ; 1                     ; 0                  ; 0                           ; 0                        ; 1                                                                                                               ;
+-----------------------------+-----------------------+--------------------+-----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state ;
+-------------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; ctrl.state.S_DONE ; ctrl.state.S_BUSY ; ctrl.state.S_IDLE                                                                                                                             ;
+-------------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE ; 0                 ; 0                 ; 0                                                                                                                                             ;
; ctrl.state.S_BUSY ; 0                 ; 1                 ; 1                                                                                                                                             ;
; ctrl.state.S_DONE ; 1                 ; 0                 ; 1                                                                                                                                             ;
+-------------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+
; Name                            ; execute_engine.state.MEM_WAIT ; execute_engine.state.MEM_REQ ; execute_engine.state.SYSTEM ; execute_engine.state.BRANCHED ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.SLEEP ; execute_engine.state.FENCE ; execute_engine.state.DISPATCH ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.RESTART ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+
; execute_engine.state.RESTART    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 0                            ;
; execute_engine.state.TRAP_ENTER ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 1                               ; 1                            ;
; execute_engine.state.TRAP_EXIT  ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 1                              ; 0                               ; 1                            ;
; execute_engine.state.DISPATCH   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 1                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.FENCE      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 1                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.SLEEP      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.EXECUTE    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.ALU_WAIT   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.BRANCH     ; 0                             ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.BRANCHED   ; 0                             ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.SYSTEM     ; 0                             ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.MEM_REQ    ; 0                             ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.MEM_WAIT   ; 1                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state ;
+-------------------------------+-------------------------------+-------------------------------+-----------------------------------------+
; Name                          ; fetch_engine.state.IF_PENDING ; fetch_engine.state.IF_REQUEST ; fetch_engine.state.IF_RESTART           ;
+-------------------------------+-------------------------------+-------------------------------+-----------------------------------------+
; fetch_engine.state.IF_RESTART ; 0                             ; 0                             ; 0                                       ;
; fetch_engine.state.IF_REQUEST ; 0                             ; 1                             ; 1                                       ;
; fetch_engine.state.IF_PENDING ; 1                             ; 0                             ; 1                                       ;
+-------------------------------+-------------------------------+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.err                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[0,18,24,26..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|bus_rsp_o.err                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_o[4..11]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[27..29]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.err                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[27..29]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.err                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.err                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[5..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.err                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst|bus_rsp_o.err                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.halt                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|dir_req_q.rw                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.flags[3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[2,5]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_class[2,5]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[9,10]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[3,4,9..18]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[19,20]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mprv                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_step                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[2,5] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[7,12..14,19,21]                                                                                                                                                            ; Merged with neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[23]                                                                                                               ;
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[15,17,20]                                                                                                                                                                  ; Merged with neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[22]                                                                                                               ;
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[3,5]                                                                                                                                                                       ; Merged with neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[16]                                                                                                               ;
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[4,8..10]                                                                                                                                                                   ; Merged with neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[11]                                                                                                               ;
; neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[1]                                                                                                                                                                         ; Merged with neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[6]                                                                                                                ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.state[1]                                                                                                                                                     ; Merged with neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.state[2]                                                                                            ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst|half_o                                                                                                                                ; Merged with neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o                                                                      ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst|half_o                                                                                                                                ; Merged with neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o                                                                      ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[1]                                                                                                                                                     ; Merged with neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[2]                                                                                            ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|half_o                                                                                                                                ; Merged with neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o                                                                      ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|half_o                                                                                                                                ; Merged with neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o                                                                      ;
; neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rden                                                                                                                                                         ; Merged with neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|bus_rsp_o.ack                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_class[8]                                                              ; Merged with neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[8] ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[3,4,9..17]                                                                                                                      ; Merged with neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                                    ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[23]                                                               ; Merged with neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[23]      ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[17]                                                                                                                                                     ; Merged with neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[16]                                                                                            ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[17]                                                                                                                                                     ; Merged with neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[16]                                                                                            ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[20]                                                                                                                                                     ; Merged with neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[19]                                                                                            ;
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[20]                                                                                                                                                     ; Merged with neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[19]                                                                                            ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.flags[3]   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|state.S_UPLOAD_GET                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|state.S_UPLOAD_REQ                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|state.S_UPLOAD_RSP                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst|ctrl.state.S_ERROR                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_IDLE                                                                                                            ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_CHECK                                                                                                           ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_DOWNLOAD_REQ                                                                                                    ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_DOWNLOAD_RSP                                                                                                    ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_UPLOAD_GET                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_UPLOAD_REQ                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_UPLOAD_RSP                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_FLUSH_START                                                                                                     ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_FLUSH_READ                                                                                                      ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|upret.S_FLUSH_CHECK                                                                                                     ; Lost fanout                                                                                                                                                                                  ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.SYSTEM                                                                                                                       ; Merged with neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.re                                                                                   ;
; Total Number of Removed Registers = 148                                                                                                                                                                                                   ;                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.flags[3] ; Stuck at GND              ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.flags[3], ;
;                                                                                                                                                                              ; due to stuck port data_in ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags[3]                                                                       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[18]                                                                ; Stuck at GND              ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                                                                                            ;
;                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2726  ;
; Number of registers using Synchronous Clear  ; 175   ;
; Number of registers using Synchronous Load   ; 414   ;
; Number of registers using Asynchronous Clear ; 2462  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1475  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------+---------+
; neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.txd                             ; 1       ;
; neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.txd                             ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart ; 13      ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[2]      ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[10]     ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[9]      ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[8]      ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[28]     ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[27]     ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[24]     ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[23]     ; 1       ;
; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[19]     ; 1       ;
; Total number of inverted registers = 12                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                               ; Megafunction                                                                                                                              ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|tag_mem_rd[0..21]   ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|tag_mem_rtl_0     ; RAM  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_rd[16..23] ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b2_rtl_0 ; RAM  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_rd[24..31] ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b3_rtl_0 ; RAM  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_rd[0..7]   ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b0_rtl_0 ; RAM  ;
; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_rd[8..15]  ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b1_rtl_0 ; RAM  ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[16..23]                                                  ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0                                             ; RAM  ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[24..31]                                                  ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0                                             ; RAM  ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[0..7]                                                    ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0                                             ; RAM  ;
; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[8..15]                                                   ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0                                             ; RAM  ;
; neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[0..31]                                                   ; neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|Mux0_rtl_0                                                   ; ROM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[31]                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.ben[1]                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.data[29]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|w_pnt[0]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|w_pnt[1]                                                                                     ;
; 3:1                ; 58 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.exp_res[7]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neorv32_top|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_cnt[1]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.flags[2]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_sub                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|csr_fflags[0]                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|addr.tag[7]                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.cnt[2]                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[9]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[0]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[8]                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.data[22]                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[11]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|csr_frm[2]                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[9]                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.sreg[9]                                                                                                                                                      ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |neorv32_top|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|bus_rsp_o.data[30]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_r_ext                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.exp_cnt[1]                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[0]                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[9]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[4]                                                                                                                                                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[12]                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|bus_rsp_o.data[5]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|addr.idx[3]                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fflags[2]                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[22]                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |neorv32_top|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[3]                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neorv32_top|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|bus_rsp_o.data[3]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[1]                                                                                                                              ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[25]                                                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_exp[4] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_man[3] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[3]                                                                                                                                                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[7]                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.bitcnt[0]                                                                                                                                                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.baudcnt[1]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch|arbiter.state[1]                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |neorv32_top|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state[1]                                                                                                                                                            ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[3]                                                                                                                                          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[2]                                                                                                                                                    ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[3]                                                                                                                                                      ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.bitcnt[1]                                                                                                                                                    ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.sreg[1]                                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[4]                                                                                                                                                ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_sreg[0]                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[14]                                                                                                                                         ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[24]                                                                                                                        ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[9]                                                                                                                                                   ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.baudcnt[9]                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[1]                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |neorv32_top|neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.state[0]                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.ext_r      ;
; 6:1                ; 29 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.upper[16]  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[5]                                                                                                                         ;
; 16:1               ; 21 bits   ; 210 LEs       ; 84 LEs               ; 126 LEs                ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|res_o[17]                                                                        ;
; 16:1               ; 9 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|res_o[9]                                                                         ;
; 66:1               ; 32 bits   ; 1408 LEs      ; 96 LEs               ; 1312 LEs               ; Yes        ; |neorv32_top|neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst|bus_rsp_o.data[26]                                                                                                                                                          ;
; 8:1                ; 23 bits   ; 115 LEs       ; 69 LEs               ; 46 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.lower[20]  ;
; 9:1                ; 19 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[15]                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.cnt[7]                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.cnt[0]     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[4]                                                                                                                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[15]                                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[1]                                                                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[10]                                                                                                                                     ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[26]                                                                                                                                     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[20]                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[16]                                                                                                                                     ;
; 17:1               ; 32 bits   ; 352 LEs       ; 224 LEs              ; 128 LEs                ; Yes        ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.result[16]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|host_rsp_o.data[16]                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst|state_nxt                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|csr_rdata_fpu[3]                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux60                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.ecall                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|opa_addr[0]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|csr_rdata_fpu[5]                                                                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|x_req_o.addr[5]                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[2]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[0]                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|bs_level[4][9]                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|res_o[15]                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch|Mux3                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neorv32_top|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|Mux2                                                                                                                                                                        ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mux56                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mux44                                                                            ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.wmask[18]                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.wmask[4]                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|csr_rdata_fpu[2]                                                                                                                                          ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|Mux2                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|bs_level[3][5]                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|bs_level[2][2]                                                                                         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[31]                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |neorv32_top|neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst|Selector3                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector66                                                                                                                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector76                                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |neorv32_top|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector70                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_qf81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4|altsyncram_1g81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0|altsyncram_rf81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0|altsyncram_8g81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0|altsyncram_8g81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0|altsyncram_8g81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0|altsyncram_8g81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_bj81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_bj81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_bj81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_bj81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0|altsyncram_o401:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |neorv32_top     ;
+----------------------------+----------------------------------+-----------------+
; Parameter Name             ; Value                            ; Type            ;
+----------------------------+----------------------------------+-----------------+
; CLOCK_FREQUENCY            ; 50000000                         ; Signed Integer  ;
; CLOCK_GATING_EN            ; false                            ; Enumerated      ;
; HART_ID                    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; JEDEC_ID                   ; 00000000000                      ; Unsigned Binary ;
; INT_BOOTLOADER_EN          ; false                            ; Enumerated      ;
; ON_CHIP_DEBUGGER_EN        ; false                            ; Enumerated      ;
; DM_LEGACY_MODE             ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_A      ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_B      ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_C      ; true                             ; Enumerated      ;
; CPU_EXTENSION_RISCV_E      ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_M      ; true                             ; Enumerated      ;
; CPU_EXTENSION_RISCV_U      ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zfinx  ; true                             ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zicntr ; true                             ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zicond ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zihpm  ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zmmul  ; false                            ; Enumerated      ;
; CPU_EXTENSION_RISCV_Zxcfu  ; false                            ; Enumerated      ;
; FAST_MUL_EN                ; true                             ; Enumerated      ;
; FAST_SHIFT_EN              ; true                             ; Enumerated      ;
; REGFILE_HW_RST             ; false                            ; Enumerated      ;
; PMP_NUM_REGIONS            ; 0                                ; Signed Integer  ;
; PMP_MIN_GRANULARITY        ; 4                                ; Signed Integer  ;
; PMP_TOR_MODE_EN            ; false                            ; Enumerated      ;
; PMP_NAP_MODE_EN            ; false                            ; Enumerated      ;
; HPM_NUM_CNTS               ; 0                                ; Signed Integer  ;
; HPM_CNT_WIDTH              ; 0                                ; Signed Integer  ;
; AMO_RVS_GRANULARITY        ; 4                                ; Signed Integer  ;
; MEM_INT_IMEM_EN            ; true                             ; Enumerated      ;
; MEM_INT_IMEM_SIZE          ; 65536                            ; Signed Integer  ;
; MEM_INT_DMEM_EN            ; true                             ; Enumerated      ;
; MEM_INT_DMEM_SIZE          ; 32768                            ; Signed Integer  ;
; ICACHE_EN                  ; true                             ; Enumerated      ;
; ICACHE_NUM_BLOCKS          ; 16                               ; Signed Integer  ;
; ICACHE_BLOCK_SIZE          ; 64                               ; Signed Integer  ;
; DCACHE_EN                  ; false                            ; Enumerated      ;
; DCACHE_NUM_BLOCKS          ; 1                                ; Signed Integer  ;
; DCACHE_BLOCK_SIZE          ; 4                                ; Signed Integer  ;
; XBUS_EN                    ; false                            ; Enumerated      ;
; XBUS_TIMEOUT               ; 0                                ; Signed Integer  ;
; XBUS_PIPE_MODE             ; false                            ; Enumerated      ;
; XBUS_ASYNC_RX              ; false                            ; Enumerated      ;
; XBUS_ASYNC_TX              ; false                            ; Enumerated      ;
; XBUS_CACHE_EN              ; false                            ; Enumerated      ;
; XBUS_CACHE_NUM_BLOCKS      ; 1                                ; Signed Integer  ;
; XBUS_CACHE_BLOCK_SIZE      ; 4                                ; Signed Integer  ;
; XIP_EN                     ; false                            ; Enumerated      ;
; XIP_CACHE_EN               ; false                            ; Enumerated      ;
; XIP_CACHE_NUM_BLOCKS       ; 1                                ; Signed Integer  ;
; XIP_CACHE_BLOCK_SIZE       ; 4                                ; Signed Integer  ;
; XIRQ_NUM_CH                ; 0                                ; Signed Integer  ;
; XIRQ_TRIGGER_TYPE          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; XIRQ_TRIGGER_POLARITY      ; 11111111111111111111111111111111 ; Unsigned Binary ;
; IO_GPIO_NUM                ; 5                                ; Signed Integer  ;
; IO_MTIME_EN                ; true                             ; Enumerated      ;
; IO_UART0_EN                ; true                             ; Enumerated      ;
; IO_UART0_RX_FIFO           ; 1                                ; Signed Integer  ;
; IO_UART0_TX_FIFO           ; 1                                ; Signed Integer  ;
; IO_UART1_EN                ; true                             ; Enumerated      ;
; IO_UART1_RX_FIFO           ; 1                                ; Signed Integer  ;
; IO_UART1_TX_FIFO           ; 1                                ; Signed Integer  ;
; IO_SPI_EN                  ; false                            ; Enumerated      ;
; IO_SPI_FIFO                ; 1                                ; Signed Integer  ;
; IO_SDI_EN                  ; false                            ; Enumerated      ;
; IO_SDI_FIFO                ; 1                                ; Signed Integer  ;
; IO_TWI_EN                  ; false                            ; Enumerated      ;
; IO_PWM_NUM_CH              ; 4                                ; Signed Integer  ;
; IO_WDT_EN                  ; false                            ; Enumerated      ;
; IO_TRNG_EN                 ; false                            ; Enumerated      ;
; IO_TRNG_FIFO               ; 1                                ; Signed Integer  ;
; IO_CFS_EN                  ; true                             ; Enumerated      ;
; IO_CFS_CONFIG              ; 00000000000000000000000000000000 ; Unsigned Binary ;
; IO_CFS_IN_SIZE             ; 8                                ; Signed Integer  ;
; IO_CFS_OUT_SIZE            ; 0                                ; Signed Integer  ;
; IO_NEOLED_EN               ; false                            ; Enumerated      ;
; IO_NEOLED_TX_FIFO          ; 1                                ; Signed Integer  ;
; IO_GPTMR_EN                ; false                            ; Enumerated      ;
; IO_ONEWIRE_EN              ; false                            ; Enumerated      ;
; IO_DMA_EN                  ; false                            ; Enumerated      ;
; IO_SLINK_EN                ; false                            ; Enumerated      ;
; IO_SLINK_RX_FIFO           ; 1                                ; Signed Integer  ;
; IO_SLINK_TX_FIFO           ; 1                                ; Signed Integer  ;
; IO_CRC_EN                  ; false                            ; Enumerated      ;
+----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst ;
+----------------------------+----------------------------------+-------------------------+
; Parameter Name             ; Value                            ; Type                    ;
+----------------------------+----------------------------------+-------------------------+
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary         ;
; vendor_id                  ; 00000000000000000000000000000000 ; Unsigned Binary         ;
; cpu_boot_addr              ; 00000000000000000000000000000000 ; Unsigned Binary         ;
; cpu_debug_park_addr        ; 11111111111111111111111100001000 ; Unsigned Binary         ;
; cpu_debug_exc_addr         ; 11111111111111111111111100000000 ; Unsigned Binary         ;
; cpu_extension_riscv_a      ; false                            ; Enumerated              ;
; cpu_extension_riscv_b      ; false                            ; Enumerated              ;
; cpu_extension_riscv_c      ; true                             ; Enumerated              ;
; cpu_extension_riscv_e      ; false                            ; Enumerated              ;
; cpu_extension_riscv_m      ; true                             ; Enumerated              ;
; cpu_extension_riscv_u      ; false                            ; Enumerated              ;
; cpu_extension_riscv_zfinx  ; true                             ; Enumerated              ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated              ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated              ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated              ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated              ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated              ;
; cpu_extension_riscv_sdext  ; false                            ; Enumerated              ;
; cpu_extension_riscv_sdtrig ; false                            ; Enumerated              ;
; cpu_extension_riscv_smpmp  ; false                            ; Enumerated              ;
; fast_mul_en                ; true                             ; Enumerated              ;
; fast_shift_en              ; true                             ; Enumerated              ;
; regfile_hw_rst             ; false                            ; Enumerated              ;
; pmp_num_regions            ; 0                                ; Signed Integer          ;
; pmp_min_granularity        ; 4                                ; Signed Integer          ;
; pmp_tor_mode_en            ; false                            ; Enumerated              ;
; pmp_nap_mode_en            ; false                            ; Enumerated              ;
; hpm_num_cnts               ; 0                                ; Signed Integer          ;
; hpm_cnt_width              ; 0                                ; Signed Integer          ;
+----------------------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+----------------------------+----------------------------------+----------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                 ;
+----------------------------+----------------------------------+----------------------------------------------------------------------+
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; vendor_id                  ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; cpu_boot_addr              ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; cpu_debug_park_addr        ; 11111111111111111111111100001000 ; Unsigned Binary                                                      ;
; cpu_debug_exc_addr         ; 11111111111111111111111100000000 ; Unsigned Binary                                                      ;
; cpu_extension_riscv_a      ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_b      ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_c      ; true                             ; Enumerated                                                           ;
; cpu_extension_riscv_e      ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_m      ; true                             ; Enumerated                                                           ;
; cpu_extension_riscv_u      ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_zfinx  ; true                             ; Enumerated                                                           ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated                                                           ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_sdext  ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_sdtrig ; false                            ; Enumerated                                                           ;
; cpu_extension_riscv_smpmp  ; false                            ; Enumerated                                                           ;
; fast_mul_en                ; true                             ; Enumerated                                                           ;
; fast_shift_en              ; true                             ; Enumerated                                                           ;
; regfile_hw_rst             ; false                            ; Enumerated                                                           ;
; hpm_num_cnts               ; 0                                ; Signed Integer                                                       ;
; hpm_cnt_width              ; 0                                ; Signed Integer                                                       ;
+----------------------------+----------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                   ;
; fifo_width     ; 17    ; Signed Integer                                                                                                                                                   ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                       ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                       ;
; full_reset     ; false ; Enumerated                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                   ;
; fifo_width     ; 17    ; Signed Integer                                                                                                                                                   ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                       ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                       ;
; full_reset     ; false ; Enumerated                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; rst_en         ; false ; Enumerated                                                                                                  ;
; rve_en         ; false ; Enumerated                                                                                                  ;
; rs3_en         ; true  ; Enumerated                                                                                                  ;
; rs4_en         ; false ; Enumerated                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_qf81      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+----------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                    ;
+----------------------------+-------+-----------------------------------------------------------------------------------------+
; cpu_extension_riscv_b      ; false ; Enumerated                                                                              ;
; cpu_extension_riscv_m      ; true  ; Enumerated                                                                              ;
; cpu_extension_riscv_zicond ; false ; Enumerated                                                                              ;
; cpu_extension_riscv_zmmul  ; false ; Enumerated                                                                              ;
; cpu_extension_riscv_zfinx  ; true  ; Enumerated                                                                              ;
; cpu_extension_riscv_zxcfu  ; false ; Enumerated                                                                              ;
; fast_mul_en                ; true  ; Enumerated                                                                              ;
; fast_shift_en              ; true  ; Enumerated                                                                              ;
+----------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; true  ; Enumerated                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; true  ; Enumerated                                                                                                                                                                            ;
; division_en    ; true  ; Enumerated                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_subnormal_support ; false ; Enumerated                                                                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_subnormal_support ; false ; Enumerated                                                                                                                                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_subnormal_support ; false ; Enumerated                                                                                                                                                                                                                             ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; amo_lrsc_enable ; false ; Enumerated                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; num_blocks     ; 16    ; Signed Integer                                                                               ;
; block_size     ; 64    ; Signed Integer                                                                               ;
; uc_begin       ; 1111  ; Unsigned Binary                                                                              ;
; uc_enable      ; true  ; Enumerated                                                                                   ;
; read_only      ; true  ; Enumerated                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; read_only      ; true  ; Enumerated                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; num_blocks     ; 16    ; Signed Integer                                                                                                                              ;
; block_size     ; 64    ; Signed Integer                                                                                                                              ;
; read_only      ; true  ; Enumerated                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 1                    ; Untyped                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_1g81      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; num_blocks     ; 16    ; Signed Integer                                                                                                                        ;
; block_size     ; 64    ; Signed Integer                                                                                                                        ;
; read_only      ; true  ; Enumerated                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_a_read_only ; true  ; Enumerated                                                                                                                                                ;
; port_b_read_only ; true  ; Enumerated                                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst ;
+------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------+
; port_a_read_only ; false ; Enumerated                                                                      ;
; port_b_read_only ; true  ; Enumerated                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_bus_gateway:neorv32_bus_gateway_inst ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; timeout        ; 15                               ; Signed Integer                        ;
; a_enable       ; true                             ; Enumerated                            ;
; a_base         ; 00000000000000000000000000000000 ; Unsigned Binary                       ;
; a_size         ; 65536                            ; Signed Integer                        ;
; a_tmo_en       ; true                             ; Enumerated                            ;
; b_enable       ; true                             ; Enumerated                            ;
; b_base         ; 10000000000000000000000000000000 ; Unsigned Binary                       ;
; b_size         ; 32768                            ; Signed Integer                        ;
; b_tmo_en       ; true                             ; Enumerated                            ;
; c_enable       ; false                            ; Enumerated                            ;
; c_base         ; 11100000000000000000000000000000 ; Unsigned Binary                       ;
; c_size         ; 268435456                        ; Signed Integer                        ;
; c_tmo_en       ; false                            ; Enumerated                            ;
; d_enable       ; false                            ; Enumerated                            ;
; d_base         ; 11111111111111111100000000000000 ; Unsigned Binary                       ;
; d_size         ; 8192                             ; Signed Integer                        ;
; d_tmo_en       ; true                             ; Enumerated                            ;
; e_enable       ; true                             ; Enumerated                            ;
; e_base         ; 11111111111111111110000000000000 ; Unsigned Binary                       ;
; e_size         ; 8192                             ; Signed Integer                        ;
; e_tmo_en       ; true                             ; Enumerated                            ;
; x_enable       ; false                            ; Enumerated                            ;
; x_tmo_en       ; false                            ; Enumerated                            ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; imem_size      ; 65536 ; Signed Integer                                                                                   ;
; imem_as_irom   ; true  ; Enumerated                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; dmem_size      ; 32768 ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; dev_size       ; 256                              ; Signed Integer                                       ;
; dev_00_en      ; false                            ; Enumerated                                           ;
; dev_00_base    ; 11111111111111111111111100000000 ; Unsigned Binary                                      ;
; dev_01_en      ; true                             ; Enumerated                                           ;
; dev_01_base    ; 11111111111111111111111000000000 ; Unsigned Binary                                      ;
; dev_02_en      ; false                            ; Enumerated                                           ;
; dev_02_base    ; 11111111111111111111110100000000 ; Unsigned Binary                                      ;
; dev_03_en      ; true                             ; Enumerated                                           ;
; dev_03_base    ; 11111111111111111111110000000000 ; Unsigned Binary                                      ;
; dev_04_en      ; false                            ; Enumerated                                           ;
; dev_04_base    ; 11111111111111111111101100000000 ; Unsigned Binary                                      ;
; dev_05_en      ; false                            ; Enumerated                                           ;
; dev_05_base    ; 11111111111111111111101000000000 ; Unsigned Binary                                      ;
; dev_06_en      ; false                            ; Enumerated                                           ;
; dev_06_base    ; 11111111111111111111100100000000 ; Unsigned Binary                                      ;
; dev_07_en      ; false                            ; Enumerated                                           ;
; dev_07_base    ; 11111111111111111111100000000000 ; Unsigned Binary                                      ;
; dev_08_en      ; false                            ; Enumerated                                           ;
; dev_08_base    ; 11111111111111111111011100000000 ; Unsigned Binary                                      ;
; dev_09_en      ; true                             ; Enumerated                                           ;
; dev_09_base    ; 11111111111111111111011000000000 ; Unsigned Binary                                      ;
; dev_10_en      ; true                             ; Enumerated                                           ;
; dev_10_base    ; 11111111111111111111010100000000 ; Unsigned Binary                                      ;
; dev_11_en      ; true                             ; Enumerated                                           ;
; dev_11_base    ; 11111111111111111111010000000000 ; Unsigned Binary                                      ;
; dev_12_en      ; false                            ; Enumerated                                           ;
; dev_12_base    ; 11111111111111111111001100000000 ; Unsigned Binary                                      ;
; dev_13_en      ; false                            ; Enumerated                                           ;
; dev_13_base    ; 11111111111111111111001000000000 ; Unsigned Binary                                      ;
; dev_14_en      ; false                            ; Enumerated                                           ;
; dev_14_base    ; 11111111111111111111000100000000 ; Unsigned Binary                                      ;
; dev_15_en      ; true                             ; Enumerated                                           ;
; dev_15_base    ; 11111111111111111111000000000000 ; Unsigned Binary                                      ;
; dev_16_en      ; false                            ; Enumerated                                           ;
; dev_16_base    ; 11111111111111111110111100000000 ; Unsigned Binary                                      ;
; dev_17_en      ; false                            ; Enumerated                                           ;
; dev_17_base    ; 11111111111111111110111000000000 ; Unsigned Binary                                      ;
; dev_18_en      ; false                            ; Enumerated                                           ;
; dev_18_base    ; 11111111111111111110110100000000 ; Unsigned Binary                                      ;
; dev_19_en      ; false                            ; Enumerated                                           ;
; dev_19_base    ; 11111111111111111110110000000000 ; Unsigned Binary                                      ;
; dev_20_en      ; true                             ; Enumerated                                           ;
; dev_20_base    ; 11111111111111111110101100000000 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst ;
+----------------+----------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                   ;
+----------------+----------------------------------+--------------------------------------------------------+
; cfs_config     ; 00000000000000000000000000000000 ; Unsigned Binary                                        ;
; cfs_in_size    ; 8                                ; Signed Integer                                         ;
; cfs_out_size   ; 0                                ; Signed Integer                                         ;
+----------------+----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; gpio_num       ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst ;
+----------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                         ;
+----------------+---------------------------------+--------------------------------------------------------------+
; sim_log_file   ; neorv32.uart0.sim_mode.text.out ; String                                                       ;
; uart_rx_fifo   ; 1                               ; Signed Integer                                               ;
; uart_tx_fifo   ; 1                               ; Signed Integer                                               ;
+----------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                          ;
; fifo_width     ; 8     ; Signed Integer                                                                                                          ;
; fifo_rsync     ; true  ; Enumerated                                                                                                              ;
; fifo_safe      ; true  ; Enumerated                                                                                                              ;
; full_reset     ; false ; Enumerated                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                          ;
; fifo_width     ; 8     ; Signed Integer                                                                                                          ;
; fifo_rsync     ; true  ; Enumerated                                                                                                              ;
; fifo_safe      ; true  ; Enumerated                                                                                                              ;
; full_reset     ; false ; Enumerated                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst ;
+----------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                         ;
+----------------+---------------------------------+--------------------------------------------------------------+
; sim_log_file   ; neorv32.uart1.sim_mode.text.out ; String                                                       ;
; uart_rx_fifo   ; 1                               ; Signed Integer                                               ;
; uart_tx_fifo   ; 1                               ; Signed Integer                                               ;
+----------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                          ;
; fifo_width     ; 8     ; Signed Integer                                                                                                          ;
; fifo_rsync     ; true  ; Enumerated                                                                                                              ;
; fifo_safe      ; true  ; Enumerated                                                                                                              ;
; full_reset     ; false ; Enumerated                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                          ;
; fifo_width     ; 8     ; Signed Integer                                                                                                          ;
; fifo_rsync     ; true  ; Enumerated                                                                                                              ;
; fifo_safe      ; true  ; Enumerated                                                                                                              ;
; full_reset     ; false ; Enumerated                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; num_channels   ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_sysinfo:\io_system:neorv32_sysinfo_inst ;
+-----------------------+----------+-----------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                      ;
+-----------------------+----------+-----------------------------------------------------------+
; clock_frequency       ; 50000000 ; Signed Integer                                            ;
; clock_gating_en       ; false    ; Enumerated                                                ;
; int_bootloader_en     ; false    ; Enumerated                                                ;
; mem_int_imem_en       ; true     ; Enumerated                                                ;
; mem_int_imem_size     ; 65536    ; Signed Integer                                            ;
; mem_int_dmem_en       ; true     ; Enumerated                                                ;
; mem_int_dmem_size     ; 32768    ; Signed Integer                                            ;
; amo_rvs_granularity   ; 4        ; Signed Integer                                            ;
; icache_en             ; true     ; Enumerated                                                ;
; icache_num_blocks     ; 16       ; Signed Integer                                            ;
; icache_block_size     ; 64       ; Signed Integer                                            ;
; dcache_en             ; false    ; Enumerated                                                ;
; dcache_num_blocks     ; 1        ; Signed Integer                                            ;
; dcache_block_size     ; 4        ; Signed Integer                                            ;
; xbus_en               ; false    ; Enumerated                                                ;
; xbus_cache_en         ; false    ; Enumerated                                                ;
; xbus_cache_num_blocks ; 1        ; Signed Integer                                            ;
; xbus_cache_block_size ; 4        ; Signed Integer                                            ;
; xip_en                ; false    ; Enumerated                                                ;
; xip_cache_en          ; false    ; Enumerated                                                ;
; xip_cache_num_blocks  ; 1        ; Signed Integer                                            ;
; xip_cache_block_size  ; 4        ; Signed Integer                                            ;
; on_chip_debugger_en   ; false    ; Enumerated                                                ;
; io_gpio_en            ; true     ; Enumerated                                                ;
; io_mtime_en           ; true     ; Enumerated                                                ;
; io_uart0_en           ; true     ; Enumerated                                                ;
; io_uart1_en           ; true     ; Enumerated                                                ;
; io_spi_en             ; false    ; Enumerated                                                ;
; io_sdi_en             ; false    ; Enumerated                                                ;
; io_twi_en             ; false    ; Enumerated                                                ;
; io_pwm_en             ; true     ; Enumerated                                                ;
; io_wdt_en             ; false    ; Enumerated                                                ;
; io_trng_en            ; false    ; Enumerated                                                ;
; io_cfs_en             ; true     ; Enumerated                                                ;
; io_neoled_en          ; false    ; Enumerated                                                ;
; io_xirq_en            ; false    ; Enumerated                                                ;
; io_gptmr_en           ; false    ; Enumerated                                                ;
; io_onewire_en         ; false    ; Enumerated                                                ;
; io_dma_en             ; false    ; Enumerated                                                ;
; io_slink_en           ; false    ; Enumerated                                                ;
; io_crc_en             ; false    ; Enumerated                                                ;
+-----------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_rf81      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8g81      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8g81      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8g81      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8g81      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj81      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj81      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj81      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj81      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                             ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                                          ;
; WIDTH_A                            ; 32                          ; Untyped                                                                          ;
; WIDTHAD_A                          ; 14                          ; Untyped                                                                          ;
; NUMWORDS_A                         ; 16384                       ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                          ;
; WIDTH_B                            ; 1                           ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                          ;
; INIT_FILE                          ; update.neorv32_top0.rtl.mif ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV GX               ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_o401             ; Untyped                                                                          ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                                                                             ;
+------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                                                                   ;
; LPM_WIDTHA                                     ; 33            ; Untyped                                                                                                                                                          ;
; LPM_WIDTHB                                     ; 33            ; Untyped                                                                                                                                                          ;
; LPM_WIDTHP                                     ; 66            ; Untyped                                                                                                                                                          ;
; LPM_WIDTHR                                     ; 66            ; Untyped                                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                                                                                          ;
; LATENCY                                        ; 0             ; Untyped                                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                                                                          ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_2at      ; Untyped                                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                                                                          ;
+------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_add_sub:Add5 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                              ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28            ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_o3j   ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                                                                    ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                                                          ;
; LPM_WIDTHA                                     ; 24            ; Untyped                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 24            ; Untyped                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 48            ; Untyped                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 48            ; Untyped                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                                                                                 ;
; LATENCY                                        ; 0             ; Untyped                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                                                                 ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_5ht      ; Untyped                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                                                                 ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                                                                                   ;
; Entity Instance                           ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                             ;
; Entity Instance                           ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                             ;
; Entity Instance                           ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 22                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b3_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b0_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b1_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                                                                ;
; Entity Instance                       ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 33                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 66                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst"                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; clkgen_en_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfs_out_o   ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dev_00_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_00_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_02_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_02_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_04_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_04_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_05_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_05_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_06_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_06_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_07_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_07_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_08_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_08_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_12_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_12_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_13_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_13_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_14_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_14_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_16_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_16_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_17_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_17_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_18_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_18_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_19_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_19_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_bus_gateway:neorv32_bus_gateway_inst"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; c_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" ;
+-------------+-------+----------+----------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                    ;
+-------------+-------+----------+----------------------------------------------------------------------------+
; pmp_fault_i ; Input ; Info     ; Stuck at GND                                                               ;
+-------------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_pmp_fault_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; fetch_pc_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_cpu:\core_complex:neorv32_cpu_inst"                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dbi_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jun 18 11:54:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off update -c update
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file rtl/core/mem/neorv32_imem.default.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl
Info (12021): Found 1 design units, including 0 entities, in source file rtl/core/mem/neorv32_dmem.default.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl
    Info (12023): Found entity 1: neorv32_xirq
Info (12021): Found 4 design units, including 2 entities, in source file rtl/core/neorv32_xip.vhd
    Info (12022): Found design unit 1: neorv32_xip-neorv32_xip_rtl
    Info (12022): Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl
    Info (12023): Found entity 1: neorv32_xip
    Info (12023): Found entity 2: neorv32_xip_phy
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_xbus.vhd
    Info (12022): Found design unit 1: neorv32_xbus-neorv32_xbus_rtl
    Info (12023): Found entity 1: neorv32_xbus
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl
    Info (12023): Found entity 1: neorv32_wdt
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl
    Info (12023): Found entity 1: neorv32_uart
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl
    Info (12023): Found entity 1: neorv32_twi
Info (12021): Found 6 design units, including 3 entities, in source file rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl
    Info (12023): Found entity 1: neorv32_trng
    Info (12023): Found entity 2: neoTRNG
    Info (12023): Found entity 3: neoTRNG_cell
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl
    Info (12023): Found entity 1: neorv32_top
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl
    Info (12023): Found entity 1: neorv32_sysinfo
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl
    Info (12023): Found entity 1: neorv32_spi
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl
    Info (12023): Found entity 1: neorv32_slink
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_sdi.vhd
    Info (12022): Found design unit 1: neorv32_sdi-neorv32_sdi_rtl
    Info (12023): Found entity 1: neorv32_sdi
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl
    Info (12023): Found entity 1: neorv32_pwm
Info (12021): Found 4 design units, including 0 entities, in source file rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package
    Info (12022): Found design unit 2: neorv32_package-body
    Info (12022): Found design unit 3: neorv32_bootloader_image
    Info (12022): Found design unit 4: neorv32_application_image
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_onewire.vhd
    Info (12022): Found design unit 1: neorv32_onewire-neorv32_onewire_rtl
    Info (12023): Found entity 1: neorv32_onewire
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl
    Info (12023): Found entity 1: neorv32_neoled
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl
    Info (12023): Found entity 1: neorv32_mtime
Info (12021): Found 8 design units, including 4 entities, in source file rtl/core/neorv32_intercon.vhd
    Info (12022): Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl
    Info (12022): Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl
    Info (12022): Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl
    Info (12022): Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl
    Info (12023): Found entity 1: neorv32_bus_switch
    Info (12023): Found entity 2: neorv32_bus_gateway
    Info (12023): Found entity 3: neorv32_bus_io_switch
    Info (12023): Found entity 4: neorv32_bus_reservation_set
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl
    Info (12023): Found entity 1: neorv32_gptmr
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl
    Info (12023): Found entity 1: neorv32_gpio
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl
    Info (12023): Found entity 1: neorv32_fifo
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_dma.vhd
    Info (12022): Found design unit 1: neorv32_dma-neorv32_dma_rtl
    Info (12023): Found entity 1: neorv32_dma
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_intel_rtl
    Info (12023): Found entity 1: neorv32_debug_dtm
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl
    Info (12023): Found entity 1: neorv32_debug_dm
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_crc.vhd
    Info (12022): Found design unit 1: neorv32_crc-neorv32_crc_rtl
    Info (12023): Found entity 1: neorv32_crc
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl
    Info (12023): Found entity 1: neorv32_cpu_regfile
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_pmp.vhd
    Info (12022): Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl
    Info (12023): Found entity 1: neorv32_cpu_pmp
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_lsu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl
    Info (12023): Found entity 1: neorv32_cpu_lsu
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl
    Info (12023): Found entity 1: neorv32_cpu_decompressor
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv
Info (12021): Found 6 design units, including 3 entities, in source file rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_cp_cond.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl
    Info (12023): Found entity 1: neorv32_cpu_cp_cond
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_cp_cfu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl
    Info (12023): Found entity 1: neorv32_cpu_cp_cfu
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl
    Info (12023): Found entity 1: neorv32_cpu_control
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl
    Info (12023): Found entity 1: neorv32_cpu_alu
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl
    Info (12023): Found entity 1: neorv32_cpu
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_clockgate.vhd
    Info (12022): Found design unit 1: neorv32_clockgate-neorv32_clockgate_rtl
    Info (12023): Found entity 1: neorv32_clockgate
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl
    Info (12023): Found entity 1: neorv32_cfs
Info (12021): Found 8 design units, including 4 entities, in source file rtl/core/neorv32_cache.vhd
    Info (12022): Found design unit 1: neorv32_cache-neorv32_cache_rtl
    Info (12022): Found design unit 2: neorv32_cache_host-neorv32_cache_host_rtl
    Info (12022): Found design unit 3: neorv32_cache_memory-neorv32_cache_memory_rtl
    Info (12022): Found design unit 4: neorv32_cache_bus-neorv32_cache_bus_rtl
    Info (12023): Found entity 1: neorv32_cache
    Info (12023): Found entity 2: neorv32_cache_host
    Info (12023): Found entity 3: neorv32_cache_memory
    Info (12023): Found entity 4: neorv32_cache_bus
Info (12021): Found 1 design units, including 0 entities, in source file rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image-body
Info (12021): Found 2 design units, including 1 entities, in source file rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl
    Info (12023): Found entity 1: neorv32_boot_rom
Info (12021): Found 1 design units, including 0 entities, in source file rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image-body
Info (12127): Elaborating entity "neorv32_top" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_top.vhd(251): subtype or type has null range
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(298): object "rst_cause" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(313): object "cpu_debug" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(313): object "cpu_sleep" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(335): object "xip_req" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(335): object "boot_req" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(335): object "xbus_req" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(384): object "con_jtag_tck" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(384): object "con_jtag_tms" assigned a value but never read
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(395): assertion is false - report "[NEORV32] The NEORV32 RISC-V Processor (version 0x01090705), github.com/stnolting/neorv32" (NOTE)
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(401): assertion is false - report "[NEORV32] Processor Configuration: IMEM DMEM I-CACHE GPIO MTIME UART0 UART1 PWM CFS SYSINFO " (NOTE)
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cfs.vhd(63): subtype or type has null range
Warning (10296): VHDL warning at neorv32_top.vhd(1136): ignored assignment of value to null range
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst"
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu.vhd(132): object "fetch_pc" assigned a value but never read
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(143): assertion is false - report "[NEORV32] CPU ISA: rv32imc_zicsr_zicntr_zifencei_zfinx" (NOTE)
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(164): assertion is false - report "[NEORV32] CPU tuning options: fast_mul fast_shift " (NOTE)
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst"
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst"
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst"
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12130): Elaborated megafunction instantiation "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12133): Instantiated megafunction "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qf81.tdf
    Info (12023): Found entity 1: altsyncram_qf81
Info (12128): Elaborating entity "altsyncram_qf81" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_qf81:auto_generated"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2"
Info (12130): Elaborated megafunction instantiation "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2"
Info (12133): Instantiated megafunction "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf
    Info (12023): Found entity 1: altsyncram_80h1
Info (12128): Elaborating entity "altsyncram_80h1" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_80h1:auto_generated"
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst"
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst"
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst"
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu_f2i" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst"
Info (12128): Elaborating entity "neorv32_cpu_cp_fpu_normalizer" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst"
Info (12128): Elaborating entity "neorv32_cpu_lsu" for hierarchy "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
Info (12128): Elaborating entity "neorv32_cache" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst"
Info (12128): Elaborating entity "neorv32_cache_host" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_host:neorv32_cache_host_inst"
Info (12128): Elaborating entity "neorv32_cache_memory" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4"
Info (12130): Elaborated megafunction instantiation "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4"
Info (12133): Instantiated megafunction "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1g81.tdf
    Info (12023): Found entity 1: altsyncram_1g81
Info (12128): Elaborating entity "altsyncram_1g81" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:stat_mem[0]__4|altsyncram_1g81:auto_generated"
Info (12128): Elaborating entity "neorv32_cache_bus" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_bus:neorv32_cache_bus_inst"
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_bus_switch:\bus_switch_enable:neorv32_cache_bus_switch"
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst"
Info (12128): Elaborating entity "neorv32_bus_gateway" for hierarchy "neorv32_bus_gateway:neorv32_bus_gateway_inst"
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"
Info (10544): VHDL Assertion Statement at neorv32_imem.default.vhd(72): assertion is false - report "[NEORV32] Implementing DEFAULT processor-internal IMEM as pre-initialized ROM." (NOTE)
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"
Info (12128): Elaborating entity "neorv32_bus_io_switch" for hierarchy "neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
Info (12128): Elaborating entity "neorv32_cfs" for hierarchy "neorv32_cfs:\io_system:neorv32_cfs_inst_true:neorv32_cfs_inst"
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cfs.vhd(63): subtype or type has null range
Warning (10036): Verilog HDL or VHDL warning at neorv32_cfs.vhd(71): object "cfs_reg_wr" assigned a value but never read
Warning (10296): VHDL warning at neorv32_cfs.vhd(94): ignored assignment of value to null range
Warning (10492): VHDL Process Statement warning at neorv32_cfs.vhd(248): signal "cfs_in_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at neorv32_cfs.vhd(256): signal "cfs_in_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at neorv32_cfs.vhd(264): signal "cfs_in_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at neorv32_cfs.vhd(272): signal "cfs_in_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst"
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst"
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst"
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_uart:\io_system:neorv32_uart1_inst_true:neorv32_uart1_inst"
Info (12128): Elaborating entity "neorv32_pwm" for hierarchy "neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst"
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_sysinfo:\io_system:neorv32_sysinfo_inst"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_80h1:auto_generated|q_b[31]"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo_mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|tag_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|data_mem_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to update.neorv32_top0.rtl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|Mult0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Add5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0"
Info (12130): Elaborated megafunction instantiation "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0"
Info (12133): Instantiated megafunction "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:tag_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rf81.tdf
    Info (12023): Found entity 1: altsyncram_rf81
Info (12130): Elaborated megafunction instantiation "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0"
Info (12133): Instantiated megafunction "neorv32_cache:\core_complex:neorv32_icache_inst_true:neorv32_icache_inst|neorv32_cache_memory:neorv32_cache_memory_inst|altsyncram:data_mem_b2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8g81.tdf
    Info (12023): Found entity 1: altsyncram_8g81
Info (12130): Elaborated megafunction instantiation "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0"
Info (12133): Instantiated megafunction "neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bj81.tdf
    Info (12023): Found entity 1: altsyncram_bj81
Info (12130): Elaborated megafunction instantiation "neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "update.neorv32_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o401.tdf
    Info (12023): Found entity 1: altsyncram_o401
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6ca.tdf
    Info (12023): Found entity 1: decode_6ca
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_asb.tdf
    Info (12023): Found entity 1: mux_asb
Info (12130): Elaborated megafunction instantiation "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2at.tdf
    Info (12023): Found entity 1: mult_2at
Info (12130): Elaborated megafunction instantiation "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_add_sub:Add5"
Info (12133): Instantiated megafunction "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_add_sub:Add5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "28"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o3j.tdf
    Info (12023): Found entity 1: add_sub_o3j
Info (12130): Elaborated megafunction instantiation "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5ht.tdf
    Info (12023): Found entity 1: mult_5ht
Info (13014): Ignored 332 buffer(s)
    Info (13019): Ignored 332 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "xbus_adr_o[0]" is stuck at GND
    Warning (13410): Pin "xbus_adr_o[1]" is stuck at GND
    Warning (13410): Pin "xbus_adr_o[2]" is stuck at GND
    Warning (13410): Pin "xbus_adr_o[3]" is stuck at GND
    Warning (13410): Pin "xbus_adr_o[4]" is stuck at GND
    Warning (13410): Pin "xbus_dat_o[0]" is stuck at GND
    Warning (13410): Pin "xbus_dat_o[1]" is stuck at GND
    Warning (13410): Pin "xbus_dat_o[2]" is stuck at GND
    Warning (13410): Pin "xbus_dat_o[3]" is stuck at GND
    Warning (13410): Pin "xbus_dat_o[4]" is stuck at GND
    Warning (13410): Pin "xbus_we_o" is stuck at GND
    Warning (13410): Pin "xbus_sel_o[0]" is stuck at GND
    Warning (13410): Pin "xbus_sel_o[1]" is stuck at GND
    Warning (13410): Pin "xbus_sel_o[2]" is stuck at GND
    Warning (13410): Pin "xbus_sel_o[3]" is stuck at GND
    Warning (13410): Pin "xbus_stb_o" is stuck at GND
    Warning (13410): Pin "xbus_cyc_o" is stuck at GND
    Warning (13410): Pin "slink_rx_rdy_o" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[0]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[1]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[2]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[3]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[4]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[5]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[6]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[7]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[8]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[9]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[10]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[11]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[12]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[13]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[14]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[15]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[16]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[17]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[18]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[19]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[20]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[21]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[22]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[23]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[24]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[25]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[26]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[27]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[28]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[29]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[30]" is stuck at GND
    Warning (13410): Pin "slink_tx_dat_o[31]" is stuck at GND
    Warning (13410): Pin "slink_tx_val_o" is stuck at GND
    Warning (13410): Pin "slink_tx_lst_o" is stuck at GND
    Warning (13410): Pin "xip_csn_o" is stuck at VCC
    Warning (13410): Pin "xip_clk_o" is stuck at GND
    Warning (13410): Pin "xip_dat_o" is stuck at GND
    Warning (13410): Pin "gpio_o[5]" is stuck at GND
    Warning (13410): Pin "gpio_o[6]" is stuck at GND
    Warning (13410): Pin "gpio_o[7]" is stuck at GND
    Warning (13410): Pin "gpio_o[8]" is stuck at GND
    Warning (13410): Pin "gpio_o[9]" is stuck at GND
    Warning (13410): Pin "gpio_o[10]" is stuck at GND
    Warning (13410): Pin "gpio_o[11]" is stuck at GND
    Warning (13410): Pin "gpio_o[12]" is stuck at GND
    Warning (13410): Pin "gpio_o[13]" is stuck at GND
    Warning (13410): Pin "gpio_o[14]" is stuck at GND
    Warning (13410): Pin "gpio_o[15]" is stuck at GND
    Warning (13410): Pin "gpio_o[16]" is stuck at GND
    Warning (13410): Pin "gpio_o[17]" is stuck at GND
    Warning (13410): Pin "gpio_o[18]" is stuck at GND
    Warning (13410): Pin "gpio_o[19]" is stuck at GND
    Warning (13410): Pin "gpio_o[20]" is stuck at GND
    Warning (13410): Pin "gpio_o[21]" is stuck at GND
    Warning (13410): Pin "gpio_o[22]" is stuck at GND
    Warning (13410): Pin "gpio_o[23]" is stuck at GND
    Warning (13410): Pin "gpio_o[24]" is stuck at GND
    Warning (13410): Pin "gpio_o[25]" is stuck at GND
    Warning (13410): Pin "gpio_o[26]" is stuck at GND
    Warning (13410): Pin "gpio_o[27]" is stuck at GND
    Warning (13410): Pin "gpio_o[28]" is stuck at GND
    Warning (13410): Pin "gpio_o[29]" is stuck at GND
    Warning (13410): Pin "gpio_o[30]" is stuck at GND
    Warning (13410): Pin "gpio_o[31]" is stuck at GND
    Warning (13410): Pin "gpio_o[32]" is stuck at GND
    Warning (13410): Pin "gpio_o[33]" is stuck at GND
    Warning (13410): Pin "gpio_o[34]" is stuck at GND
    Warning (13410): Pin "gpio_o[35]" is stuck at GND
    Warning (13410): Pin "gpio_o[36]" is stuck at GND
    Warning (13410): Pin "gpio_o[37]" is stuck at GND
    Warning (13410): Pin "gpio_o[38]" is stuck at GND
    Warning (13410): Pin "gpio_o[39]" is stuck at GND
    Warning (13410): Pin "gpio_o[40]" is stuck at GND
    Warning (13410): Pin "gpio_o[41]" is stuck at GND
    Warning (13410): Pin "gpio_o[42]" is stuck at GND
    Warning (13410): Pin "gpio_o[43]" is stuck at GND
    Warning (13410): Pin "gpio_o[44]" is stuck at GND
    Warning (13410): Pin "gpio_o[45]" is stuck at GND
    Warning (13410): Pin "gpio_o[46]" is stuck at GND
    Warning (13410): Pin "gpio_o[47]" is stuck at GND
    Warning (13410): Pin "gpio_o[48]" is stuck at GND
    Warning (13410): Pin "gpio_o[49]" is stuck at GND
    Warning (13410): Pin "gpio_o[50]" is stuck at GND
    Warning (13410): Pin "gpio_o[51]" is stuck at GND
    Warning (13410): Pin "gpio_o[52]" is stuck at GND
    Warning (13410): Pin "gpio_o[53]" is stuck at GND
    Warning (13410): Pin "gpio_o[54]" is stuck at GND
    Warning (13410): Pin "gpio_o[55]" is stuck at GND
    Warning (13410): Pin "gpio_o[56]" is stuck at GND
    Warning (13410): Pin "gpio_o[57]" is stuck at GND
    Warning (13410): Pin "gpio_o[58]" is stuck at GND
    Warning (13410): Pin "gpio_o[59]" is stuck at GND
    Warning (13410): Pin "gpio_o[60]" is stuck at GND
    Warning (13410): Pin "gpio_o[61]" is stuck at GND
    Warning (13410): Pin "gpio_o[62]" is stuck at GND
    Warning (13410): Pin "gpio_o[63]" is stuck at GND
    Warning (13410): Pin "spi_clk_o" is stuck at GND
    Warning (13410): Pin "spi_dat_o" is stuck at GND
    Warning (13410): Pin "spi_csn_o[0]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[1]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[2]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[3]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[4]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[5]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[6]" is stuck at VCC
    Warning (13410): Pin "spi_csn_o[7]" is stuck at VCC
    Warning (13410): Pin "sdi_dat_o" is stuck at GND
    Warning (13410): Pin "twi_sda_o" is stuck at VCC
    Warning (13410): Pin "twi_scl_o" is stuck at VCC
    Warning (13410): Pin "onewire_o" is stuck at VCC
    Warning (13410): Pin "pwm_o[4]" is stuck at GND
    Warning (13410): Pin "pwm_o[5]" is stuck at GND
    Warning (13410): Pin "pwm_o[6]" is stuck at GND
    Warning (13410): Pin "pwm_o[7]" is stuck at GND
    Warning (13410): Pin "pwm_o[8]" is stuck at GND
    Warning (13410): Pin "pwm_o[9]" is stuck at GND
    Warning (13410): Pin "pwm_o[10]" is stuck at GND
    Warning (13410): Pin "pwm_o[11]" is stuck at GND
    Warning (13410): Pin "neoled_o" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 143 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "xbus_dat_i[0]"
    Warning (15610): No output dependent on input pin "xbus_dat_i[1]"
    Warning (15610): No output dependent on input pin "xbus_dat_i[2]"
    Warning (15610): No output dependent on input pin "xbus_dat_i[3]"
    Warning (15610): No output dependent on input pin "xbus_dat_i[4]"
    Warning (15610): No output dependent on input pin "xbus_ack_i"
    Warning (15610): No output dependent on input pin "xbus_err_i"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[0]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[1]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[2]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[3]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[4]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[5]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[6]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[7]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[8]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[9]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[10]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[11]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[12]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[13]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[14]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[15]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[16]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[17]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[18]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[19]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[20]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[21]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[22]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[23]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[24]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[25]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[26]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[27]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[28]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[29]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[30]"
    Warning (15610): No output dependent on input pin "slink_rx_dat_i[31]"
    Warning (15610): No output dependent on input pin "slink_rx_val_i"
    Warning (15610): No output dependent on input pin "slink_rx_lst_i"
    Warning (15610): No output dependent on input pin "slink_tx_rdy_i"
    Warning (15610): No output dependent on input pin "xip_dat_i"
    Warning (15610): No output dependent on input pin "gpio_i[5]"
    Warning (15610): No output dependent on input pin "gpio_i[6]"
    Warning (15610): No output dependent on input pin "gpio_i[7]"
    Warning (15610): No output dependent on input pin "gpio_i[8]"
    Warning (15610): No output dependent on input pin "gpio_i[9]"
    Warning (15610): No output dependent on input pin "gpio_i[10]"
    Warning (15610): No output dependent on input pin "gpio_i[11]"
    Warning (15610): No output dependent on input pin "gpio_i[12]"
    Warning (15610): No output dependent on input pin "gpio_i[13]"
    Warning (15610): No output dependent on input pin "gpio_i[14]"
    Warning (15610): No output dependent on input pin "gpio_i[15]"
    Warning (15610): No output dependent on input pin "gpio_i[16]"
    Warning (15610): No output dependent on input pin "gpio_i[17]"
    Warning (15610): No output dependent on input pin "gpio_i[18]"
    Warning (15610): No output dependent on input pin "gpio_i[19]"
    Warning (15610): No output dependent on input pin "gpio_i[20]"
    Warning (15610): No output dependent on input pin "gpio_i[21]"
    Warning (15610): No output dependent on input pin "gpio_i[22]"
    Warning (15610): No output dependent on input pin "gpio_i[23]"
    Warning (15610): No output dependent on input pin "gpio_i[24]"
    Warning (15610): No output dependent on input pin "gpio_i[25]"
    Warning (15610): No output dependent on input pin "gpio_i[26]"
    Warning (15610): No output dependent on input pin "gpio_i[27]"
    Warning (15610): No output dependent on input pin "gpio_i[28]"
    Warning (15610): No output dependent on input pin "gpio_i[29]"
    Warning (15610): No output dependent on input pin "gpio_i[30]"
    Warning (15610): No output dependent on input pin "gpio_i[31]"
    Warning (15610): No output dependent on input pin "gpio_i[32]"
    Warning (15610): No output dependent on input pin "gpio_i[33]"
    Warning (15610): No output dependent on input pin "gpio_i[34]"
    Warning (15610): No output dependent on input pin "gpio_i[35]"
    Warning (15610): No output dependent on input pin "gpio_i[36]"
    Warning (15610): No output dependent on input pin "gpio_i[37]"
    Warning (15610): No output dependent on input pin "gpio_i[38]"
    Warning (15610): No output dependent on input pin "gpio_i[39]"
    Warning (15610): No output dependent on input pin "gpio_i[40]"
    Warning (15610): No output dependent on input pin "gpio_i[41]"
    Warning (15610): No output dependent on input pin "gpio_i[42]"
    Warning (15610): No output dependent on input pin "gpio_i[43]"
    Warning (15610): No output dependent on input pin "gpio_i[44]"
    Warning (15610): No output dependent on input pin "gpio_i[45]"
    Warning (15610): No output dependent on input pin "gpio_i[46]"
    Warning (15610): No output dependent on input pin "gpio_i[47]"
    Warning (15610): No output dependent on input pin "gpio_i[48]"
    Warning (15610): No output dependent on input pin "gpio_i[49]"
    Warning (15610): No output dependent on input pin "gpio_i[50]"
    Warning (15610): No output dependent on input pin "gpio_i[51]"
    Warning (15610): No output dependent on input pin "gpio_i[52]"
    Warning (15610): No output dependent on input pin "gpio_i[53]"
    Warning (15610): No output dependent on input pin "gpio_i[54]"
    Warning (15610): No output dependent on input pin "gpio_i[55]"
    Warning (15610): No output dependent on input pin "gpio_i[56]"
    Warning (15610): No output dependent on input pin "gpio_i[57]"
    Warning (15610): No output dependent on input pin "gpio_i[58]"
    Warning (15610): No output dependent on input pin "gpio_i[59]"
    Warning (15610): No output dependent on input pin "gpio_i[60]"
    Warning (15610): No output dependent on input pin "gpio_i[61]"
    Warning (15610): No output dependent on input pin "gpio_i[62]"
    Warning (15610): No output dependent on input pin "gpio_i[63]"
    Warning (15610): No output dependent on input pin "spi_dat_i"
    Warning (15610): No output dependent on input pin "sdi_clk_i"
    Warning (15610): No output dependent on input pin "sdi_dat_i"
    Warning (15610): No output dependent on input pin "sdi_csn_i"
    Warning (15610): No output dependent on input pin "twi_sda_i"
    Warning (15610): No output dependent on input pin "twi_scl_i"
    Warning (15610): No output dependent on input pin "onewire_i"
    Warning (15610): No output dependent on input pin "gptmr_trig_i"
    Warning (15610): No output dependent on input pin "xirq_i[0]"
    Warning (15610): No output dependent on input pin "xirq_i[1]"
    Warning (15610): No output dependent on input pin "xirq_i[2]"
    Warning (15610): No output dependent on input pin "xirq_i[3]"
    Warning (15610): No output dependent on input pin "xirq_i[4]"
    Warning (15610): No output dependent on input pin "xirq_i[5]"
    Warning (15610): No output dependent on input pin "xirq_i[6]"
    Warning (15610): No output dependent on input pin "xirq_i[7]"
    Warning (15610): No output dependent on input pin "xirq_i[8]"
    Warning (15610): No output dependent on input pin "xirq_i[9]"
    Warning (15610): No output dependent on input pin "xirq_i[10]"
    Warning (15610): No output dependent on input pin "xirq_i[11]"
    Warning (15610): No output dependent on input pin "xirq_i[12]"
    Warning (15610): No output dependent on input pin "xirq_i[13]"
    Warning (15610): No output dependent on input pin "xirq_i[14]"
    Warning (15610): No output dependent on input pin "xirq_i[15]"
    Warning (15610): No output dependent on input pin "xirq_i[16]"
    Warning (15610): No output dependent on input pin "xirq_i[17]"
    Warning (15610): No output dependent on input pin "xirq_i[18]"
    Warning (15610): No output dependent on input pin "xirq_i[19]"
    Warning (15610): No output dependent on input pin "xirq_i[20]"
    Warning (15610): No output dependent on input pin "xirq_i[21]"
    Warning (15610): No output dependent on input pin "xirq_i[22]"
    Warning (15610): No output dependent on input pin "xirq_i[23]"
    Warning (15610): No output dependent on input pin "xirq_i[24]"
    Warning (15610): No output dependent on input pin "xirq_i[25]"
    Warning (15610): No output dependent on input pin "xirq_i[26]"
    Warning (15610): No output dependent on input pin "xirq_i[27]"
    Warning (15610): No output dependent on input pin "xirq_i[28]"
    Warning (15610): No output dependent on input pin "xirq_i[29]"
    Warning (15610): No output dependent on input pin "xirq_i[30]"
    Warning (15610): No output dependent on input pin "xirq_i[31]"
    Warning (15610): No output dependent on input pin "mtime_irq_i"
Info (21057): Implemented 6781 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 167 input pins
    Info (21059): Implemented 215 output pins
    Info (21061): Implemented 6168 logic cells
    Info (21064): Implemented 215 RAM segments
    Info (21062): Implemented 15 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 335 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Tue Jun 18 11:54:36 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:12


