{
    "fileIDs": {
        "1": "/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/RIGELIP-17/ram_inst_sp_36/./ram_inst_sp_36.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "dout_arr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "we_arr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "open_wire1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "Unknown"
                },
                {
                    "name": "j",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                }
            ],
            "language": "Verilog 2000",
            "line": 66,
            "parameters": [
                {
                    "name": "AWIDTH",
                    "value": 10
                },
                {
                    "name": "DWIDTH",
                    "value": 36
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clock0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "din",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "id",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dout",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "ram_inst_sp_36"
        }
    ],
    "modules": null
}
