#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e72bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e49f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1e73ef0 .functor NOT 1, L_0x1ea1330, C4<0>, C4<0>, C4<0>;
L_0x1ea10c0 .functor XOR 1, L_0x1ea0f60, L_0x1ea1020, C4<0>, C4<0>;
L_0x1ea1220 .functor XOR 1, L_0x1ea10c0, L_0x1ea1180, C4<0>, C4<0>;
v0x1e9b880_0 .net *"_ivl_10", 0 0, L_0x1ea1180;  1 drivers
v0x1e9b980_0 .net *"_ivl_12", 0 0, L_0x1ea1220;  1 drivers
v0x1e9ba60_0 .net *"_ivl_2", 0 0, L_0x1e9e3b0;  1 drivers
v0x1e9bb20_0 .net *"_ivl_4", 0 0, L_0x1ea0f60;  1 drivers
v0x1e9bc00_0 .net *"_ivl_6", 0 0, L_0x1ea1020;  1 drivers
v0x1e9bd30_0 .net *"_ivl_8", 0 0, L_0x1ea10c0;  1 drivers
v0x1e9be10_0 .net "a", 0 0, v0x1e97ce0_0;  1 drivers
v0x1e9beb0_0 .net "b", 0 0, v0x1e97d80_0;  1 drivers
v0x1e9bf50_0 .net "c", 0 0, v0x1e97e20_0;  1 drivers
v0x1e9bff0_0 .var "clk", 0 0;
v0x1e9c090_0 .net "d", 0 0, v0x1e97f90_0;  1 drivers
v0x1e9c130_0 .net "out_dut", 0 0, L_0x1ea0c70;  1 drivers
v0x1e9c1d0_0 .net "out_ref", 0 0, L_0x1e9d090;  1 drivers
v0x1e9c270_0 .var/2u "stats1", 159 0;
v0x1e9c310_0 .var/2u "strobe", 0 0;
v0x1e9c3b0_0 .net "tb_match", 0 0, L_0x1ea1330;  1 drivers
v0x1e9c470_0 .net "tb_mismatch", 0 0, L_0x1e73ef0;  1 drivers
v0x1e9c530_0 .net "wavedrom_enable", 0 0, v0x1e98080_0;  1 drivers
v0x1e9c5d0_0 .net "wavedrom_title", 511 0, v0x1e98120_0;  1 drivers
L_0x1e9e3b0 .concat [ 1 0 0 0], L_0x1e9d090;
L_0x1ea0f60 .concat [ 1 0 0 0], L_0x1e9d090;
L_0x1ea1020 .concat [ 1 0 0 0], L_0x1ea0c70;
L_0x1ea1180 .concat [ 1 0 0 0], L_0x1e9d090;
L_0x1ea1330 .cmp/eeq 1, L_0x1e9e3b0, L_0x1ea1220;
S_0x1e62fb0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1e49f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e63a50 .functor NOT 1, v0x1e97e20_0, C4<0>, C4<0>, C4<0>;
L_0x1e747b0 .functor NOT 1, v0x1e97d80_0, C4<0>, C4<0>, C4<0>;
L_0x1e9c7e0 .functor AND 1, L_0x1e63a50, L_0x1e747b0, C4<1>, C4<1>;
L_0x1e9c880 .functor NOT 1, v0x1e97f90_0, C4<0>, C4<0>, C4<0>;
L_0x1e9c9b0 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9cab0 .functor AND 1, L_0x1e9c880, L_0x1e9c9b0, C4<1>, C4<1>;
L_0x1e9cb90 .functor OR 1, L_0x1e9c7e0, L_0x1e9cab0, C4<0>, C4<0>;
L_0x1e9cc50 .functor AND 1, v0x1e97ce0_0, v0x1e97e20_0, C4<1>, C4<1>;
L_0x1e9cd10 .functor AND 1, L_0x1e9cc50, v0x1e97f90_0, C4<1>, C4<1>;
L_0x1e9cdd0 .functor OR 1, L_0x1e9cb90, L_0x1e9cd10, C4<0>, C4<0>;
L_0x1e9cf40 .functor AND 1, v0x1e97d80_0, v0x1e97e20_0, C4<1>, C4<1>;
L_0x1e9cfb0 .functor AND 1, L_0x1e9cf40, v0x1e97f90_0, C4<1>, C4<1>;
L_0x1e9d090 .functor OR 1, L_0x1e9cdd0, L_0x1e9cfb0, C4<0>, C4<0>;
v0x1e74160_0 .net *"_ivl_0", 0 0, L_0x1e63a50;  1 drivers
v0x1e74200_0 .net *"_ivl_10", 0 0, L_0x1e9cab0;  1 drivers
v0x1e964d0_0 .net *"_ivl_12", 0 0, L_0x1e9cb90;  1 drivers
v0x1e96590_0 .net *"_ivl_14", 0 0, L_0x1e9cc50;  1 drivers
v0x1e96670_0 .net *"_ivl_16", 0 0, L_0x1e9cd10;  1 drivers
v0x1e967a0_0 .net *"_ivl_18", 0 0, L_0x1e9cdd0;  1 drivers
v0x1e96880_0 .net *"_ivl_2", 0 0, L_0x1e747b0;  1 drivers
v0x1e96960_0 .net *"_ivl_20", 0 0, L_0x1e9cf40;  1 drivers
v0x1e96a40_0 .net *"_ivl_22", 0 0, L_0x1e9cfb0;  1 drivers
v0x1e96b20_0 .net *"_ivl_4", 0 0, L_0x1e9c7e0;  1 drivers
v0x1e96c00_0 .net *"_ivl_6", 0 0, L_0x1e9c880;  1 drivers
v0x1e96ce0_0 .net *"_ivl_8", 0 0, L_0x1e9c9b0;  1 drivers
v0x1e96dc0_0 .net "a", 0 0, v0x1e97ce0_0;  alias, 1 drivers
v0x1e96e80_0 .net "b", 0 0, v0x1e97d80_0;  alias, 1 drivers
v0x1e96f40_0 .net "c", 0 0, v0x1e97e20_0;  alias, 1 drivers
v0x1e97000_0 .net "d", 0 0, v0x1e97f90_0;  alias, 1 drivers
v0x1e970c0_0 .net "out", 0 0, L_0x1e9d090;  alias, 1 drivers
S_0x1e97220 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1e49f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e97ce0_0 .var "a", 0 0;
v0x1e97d80_0 .var "b", 0 0;
v0x1e97e20_0 .var "c", 0 0;
v0x1e97ef0_0 .net "clk", 0 0, v0x1e9bff0_0;  1 drivers
v0x1e97f90_0 .var "d", 0 0;
v0x1e98080_0 .var "wavedrom_enable", 0 0;
v0x1e98120_0 .var "wavedrom_title", 511 0;
S_0x1e974c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1e97220;
 .timescale -12 -12;
v0x1e97720_0 .var/2s "count", 31 0;
E_0x1e5de90/0 .event negedge, v0x1e97ef0_0;
E_0x1e5de90/1 .event posedge, v0x1e97ef0_0;
E_0x1e5de90 .event/or E_0x1e5de90/0, E_0x1e5de90/1;
E_0x1e5e0e0 .event negedge, v0x1e97ef0_0;
E_0x1e469f0 .event posedge, v0x1e97ef0_0;
S_0x1e97820 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e97220;
 .timescale -12 -12;
v0x1e97a20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e97b00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e97220;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e98280 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1e49f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e9d1f0 .functor AND 1, v0x1e97ce0_0, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9d260 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d2f0 .functor NOT 1, v0x1e97d80_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d360 .functor AND 1, L_0x1e9d260, L_0x1e9d2f0, C4<1>, C4<1>;
L_0x1e9d4a0 .functor AND 1, L_0x1e9d360, v0x1e97e20_0, C4<1>, C4<1>;
L_0x1e9d560 .functor OR 1, L_0x1e9d1f0, L_0x1e9d4a0, C4<0>, C4<0>;
L_0x1e9d6b0 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d830 .functor AND 1, L_0x1e9d6b0, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9da50 .functor NOT 1, v0x1e97f90_0, C4<0>, C4<0>, C4<0>;
L_0x1e9dac0 .functor AND 1, L_0x1e9d830, L_0x1e9da50, C4<1>, C4<1>;
L_0x1e9dc30 .functor OR 1, L_0x1e9d560, L_0x1e9dac0, C4<0>, C4<0>;
L_0x1e9dcf0 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9ddd0 .functor AND 1, L_0x1e9dcf0, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9de90 .functor NOT 1, v0x1e97d80_0, C4<0>, C4<0>, C4<0>;
L_0x1e9dd60 .functor AND 1, v0x1e97ce0_0, L_0x1e9de90, C4<1>, C4<1>;
L_0x1e9dfd0 .functor AND 1, L_0x1e9dd60, v0x1e97e20_0, C4<1>, C4<1>;
L_0x1e9e230 .functor OR 1, L_0x1e9ddd0, L_0x1e9dfd0, C4<0>, C4<0>;
L_0x1e9e340 .functor AND 1, v0x1e97ce0_0, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9e450 .functor AND 1, L_0x1e9e340, v0x1e97f90_0, C4<1>, C4<1>;
L_0x1e9e620 .functor OR 1, L_0x1e9e230, L_0x1e9e450, C4<0>, C4<0>;
L_0x1e9e7e0 .functor NOT 1, v0x1e97d80_0, C4<0>, C4<0>, C4<0>;
L_0x1e9e850 .functor AND 1, v0x1e97ce0_0, L_0x1e9e7e0, C4<1>, C4<1>;
L_0x1e9e9d0 .functor AND 1, v0x1e97ce0_0, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9ea40 .functor OR 1, L_0x1e9e850, L_0x1e9e9d0, C4<0>, C4<0>;
L_0x1e9ec20 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9ec90 .functor AND 1, L_0x1e9ec20, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9ee30 .functor AND 1, L_0x1e9ec90, v0x1e97f90_0, C4<1>, C4<1>;
L_0x1e9eef0 .functor OR 1, L_0x1e9ea40, L_0x1e9ee30, C4<0>, C4<0>;
L_0x1e9f0f0 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9f160 .functor NOT 1, v0x1e97d80_0, C4<0>, C4<0>, C4<0>;
L_0x1e9f2d0 .functor AND 1, L_0x1e9f0f0, L_0x1e9f160, C4<1>, C4<1>;
L_0x1e9f3e0 .functor NOT 1, v0x1e97f90_0, C4<0>, C4<0>, C4<0>;
L_0x1e9f560 .functor AND 1, L_0x1e9f2d0, L_0x1e9f3e0, C4<1>, C4<1>;
L_0x1e9f670 .functor NOT 1, v0x1e97ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9fa10 .functor AND 1, L_0x1e9f670, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1e9fce0 .functor AND 1, L_0x1e9fa10, v0x1e97f90_0, C4<1>, C4<1>;
L_0x1e9fed0 .functor OR 1, L_0x1e9f560, L_0x1e9fce0, C4<0>, C4<0>;
L_0x1e9ffe0 .functor NOT 1, v0x1e97d80_0, C4<0>, C4<0>, C4<0>;
L_0x1e9fda0 .functor AND 1, v0x1e97ce0_0, L_0x1e9ffe0, C4<1>, C4<1>;
L_0x1e9fe60 .functor NOT 1, v0x1e97f90_0, C4<0>, C4<0>, C4<0>;
L_0x1ea01a0 .functor AND 1, L_0x1e9fda0, L_0x1e9fe60, C4<1>, C4<1>;
L_0x1ea02b0 .functor OR 1, L_0x1e9fed0, L_0x1ea01a0, C4<0>, C4<0>;
L_0x1ea0520 .functor AND 1, v0x1e97ce0_0, v0x1e97d80_0, C4<1>, C4<1>;
L_0x1ea0590 .functor AND 1, L_0x1ea0520, v0x1e97e20_0, C4<1>, C4<1>;
L_0x1ea07c0 .functor OR 1, L_0x1ea02b0, L_0x1ea0590, C4<0>, C4<0>;
L_0x1ea08d0 .functor OR 1, L_0x1e9dc30, L_0x1e9e620, C4<0>, C4<0>;
L_0x1ea0b60 .functor OR 1, L_0x1ea08d0, L_0x1e9eef0, C4<0>, C4<0>;
L_0x1ea0c70 .functor OR 1, L_0x1ea0b60, L_0x1ea07c0, C4<0>, C4<0>;
v0x1e98570_0 .net *"_ivl_0", 0 0, L_0x1e9d1f0;  1 drivers
v0x1e98650_0 .net *"_ivl_10", 0 0, L_0x1e9d560;  1 drivers
v0x1e98730_0 .net *"_ivl_12", 0 0, L_0x1e9d6b0;  1 drivers
v0x1e98820_0 .net *"_ivl_14", 0 0, L_0x1e9d830;  1 drivers
v0x1e98900_0 .net *"_ivl_16", 0 0, L_0x1e9da50;  1 drivers
v0x1e98a30_0 .net *"_ivl_18", 0 0, L_0x1e9dac0;  1 drivers
v0x1e98b10_0 .net *"_ivl_2", 0 0, L_0x1e9d260;  1 drivers
v0x1e98bf0_0 .net *"_ivl_22", 0 0, L_0x1e9dcf0;  1 drivers
v0x1e98cd0_0 .net *"_ivl_24", 0 0, L_0x1e9ddd0;  1 drivers
v0x1e98db0_0 .net *"_ivl_26", 0 0, L_0x1e9de90;  1 drivers
v0x1e98e90_0 .net *"_ivl_28", 0 0, L_0x1e9dd60;  1 drivers
v0x1e98f70_0 .net *"_ivl_30", 0 0, L_0x1e9dfd0;  1 drivers
v0x1e99050_0 .net *"_ivl_32", 0 0, L_0x1e9e230;  1 drivers
v0x1e99130_0 .net *"_ivl_34", 0 0, L_0x1e9e340;  1 drivers
v0x1e99210_0 .net *"_ivl_36", 0 0, L_0x1e9e450;  1 drivers
v0x1e992f0_0 .net *"_ivl_4", 0 0, L_0x1e9d2f0;  1 drivers
v0x1e993d0_0 .net *"_ivl_40", 0 0, L_0x1e9e7e0;  1 drivers
v0x1e995c0_0 .net *"_ivl_42", 0 0, L_0x1e9e850;  1 drivers
v0x1e996a0_0 .net *"_ivl_44", 0 0, L_0x1e9e9d0;  1 drivers
v0x1e99780_0 .net *"_ivl_46", 0 0, L_0x1e9ea40;  1 drivers
v0x1e99860_0 .net *"_ivl_48", 0 0, L_0x1e9ec20;  1 drivers
v0x1e99940_0 .net *"_ivl_50", 0 0, L_0x1e9ec90;  1 drivers
v0x1e99a20_0 .net *"_ivl_52", 0 0, L_0x1e9ee30;  1 drivers
v0x1e99b00_0 .net *"_ivl_56", 0 0, L_0x1e9f0f0;  1 drivers
v0x1e99be0_0 .net *"_ivl_58", 0 0, L_0x1e9f160;  1 drivers
v0x1e99cc0_0 .net *"_ivl_6", 0 0, L_0x1e9d360;  1 drivers
v0x1e99da0_0 .net *"_ivl_60", 0 0, L_0x1e9f2d0;  1 drivers
v0x1e99e80_0 .net *"_ivl_62", 0 0, L_0x1e9f3e0;  1 drivers
v0x1e99f60_0 .net *"_ivl_64", 0 0, L_0x1e9f560;  1 drivers
v0x1e9a040_0 .net *"_ivl_66", 0 0, L_0x1e9f670;  1 drivers
v0x1e9a120_0 .net *"_ivl_68", 0 0, L_0x1e9fa10;  1 drivers
v0x1e9a200_0 .net *"_ivl_70", 0 0, L_0x1e9fce0;  1 drivers
v0x1e9a2e0_0 .net *"_ivl_72", 0 0, L_0x1e9fed0;  1 drivers
v0x1e9a5d0_0 .net *"_ivl_74", 0 0, L_0x1e9ffe0;  1 drivers
v0x1e9a6b0_0 .net *"_ivl_76", 0 0, L_0x1e9fda0;  1 drivers
v0x1e9a790_0 .net *"_ivl_78", 0 0, L_0x1e9fe60;  1 drivers
v0x1e9a870_0 .net *"_ivl_8", 0 0, L_0x1e9d4a0;  1 drivers
v0x1e9a950_0 .net *"_ivl_80", 0 0, L_0x1ea01a0;  1 drivers
v0x1e9aa30_0 .net *"_ivl_82", 0 0, L_0x1ea02b0;  1 drivers
v0x1e9ab10_0 .net *"_ivl_84", 0 0, L_0x1ea0520;  1 drivers
v0x1e9abf0_0 .net *"_ivl_86", 0 0, L_0x1ea0590;  1 drivers
v0x1e9acd0_0 .net *"_ivl_90", 0 0, L_0x1ea08d0;  1 drivers
v0x1e9adb0_0 .net *"_ivl_92", 0 0, L_0x1ea0b60;  1 drivers
v0x1e9ae90_0 .net "a", 0 0, v0x1e97ce0_0;  alias, 1 drivers
v0x1e9af30_0 .net "b", 0 0, v0x1e97d80_0;  alias, 1 drivers
v0x1e9b020_0 .net "c", 0 0, v0x1e97e20_0;  alias, 1 drivers
v0x1e9b110_0 .net "d", 0 0, v0x1e97f90_0;  alias, 1 drivers
v0x1e9b200_0 .net "out", 0 0, L_0x1ea0c70;  alias, 1 drivers
v0x1e9b2c0_0 .net "w1", 0 0, L_0x1e9dc30;  1 drivers
v0x1e9b380_0 .net "w2", 0 0, L_0x1e9e620;  1 drivers
v0x1e9b440_0 .net "w3", 0 0, L_0x1e9eef0;  1 drivers
v0x1e9b500_0 .net "w4", 0 0, L_0x1ea07c0;  1 drivers
S_0x1e9b660 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1e49f20;
 .timescale -12 -12;
E_0x1e5dc30 .event anyedge, v0x1e9c310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e9c310_0;
    %nor/r;
    %assign/vec4 v0x1e9c310_0, 0;
    %wait E_0x1e5dc30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e97220;
T_3 ;
    %fork t_1, S_0x1e974c0;
    %jmp t_0;
    .scope S_0x1e974c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e97720_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e97f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e97e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e97d80_0, 0;
    %assign/vec4 v0x1e97ce0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e469f0;
    %load/vec4 v0x1e97720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e97720_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e97f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e97e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e97d80_0, 0;
    %assign/vec4 v0x1e97ce0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e5e0e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e97b00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e5de90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e97ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e97d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e97e20_0, 0;
    %assign/vec4 v0x1e97f90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1e97220;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1e49f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e9bff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e9c310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e49f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e9bff0_0;
    %inv;
    %store/vec4 v0x1e9bff0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e49f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e97ef0_0, v0x1e9c470_0, v0x1e9be10_0, v0x1e9beb0_0, v0x1e9bf50_0, v0x1e9c090_0, v0x1e9c1d0_0, v0x1e9c130_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e49f20;
T_7 ;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e49f20;
T_8 ;
    %wait E_0x1e5de90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e9c270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9c270_0, 4, 32;
    %load/vec4 v0x1e9c3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9c270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e9c270_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9c270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e9c1d0_0;
    %load/vec4 v0x1e9c1d0_0;
    %load/vec4 v0x1e9c130_0;
    %xor;
    %load/vec4 v0x1e9c1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9c270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e9c270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9c270_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/kmap2/iter0/response3/top_module.sv";
