
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010422                       # Number of seconds simulated
sim_ticks                                 10422000102                       # Number of ticks simulated
final_tick                               538197376647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192653                       # Simulator instruction rate (inst/s)
host_op_rate                                   248165                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 253090                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347504                       # Number of bytes of host memory used
host_seconds                                 41179.08                       # Real time elapsed on the host
sim_insts                                  7933273491                       # Number of instructions simulated
sim_ops                                   10219192144                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       118784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       177536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       178944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       257152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       105856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       105344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       103296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       120448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1203200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       408704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            408704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          928                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1387                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1398                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2009                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          827                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          807                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          941                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9400                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3193                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3193                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       454423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11397428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       356170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17034734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       356170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17169833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       442142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24673959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       466705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10156976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       466705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10107849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       442142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9911341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       454423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11557091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               115448089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       454423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       356170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       356170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       442142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       466705                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       466705                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       442142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       454423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3438879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39215505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39215505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39215505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       454423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11397428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       356170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17034734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       356170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17169833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       442142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24673959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       466705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10156976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       466705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10107849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       442142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9911341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       454423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11557091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154663595                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2067636                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1691961                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204384                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       869284                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          814462                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213972                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9247                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19952676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11555009                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2067636                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1028434                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2413490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556468                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        407142                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222006                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23122763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20709273     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112593      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179370      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242085      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248958      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210211      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          117768      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          176147      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126358      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23122763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082729                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462333                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19751964                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       609857                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409037                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2706                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349194                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       339866                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14181907                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349194                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19805788                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128456                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       358511                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2358653                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14176383                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16415                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19785323                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65945666                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65945666                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631925                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3540                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1852                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369598                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8469                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       177070                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14159463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13452177                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1969                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1559545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3727297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23122763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17423555     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2349852     10.16%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1189616      5.14%     90.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       890204      3.85%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       700130      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283210      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180076      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93505      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12615      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23122763                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2532     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8236     36.48%     47.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11806     52.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11313388     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199981      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220940      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716181      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13452177                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538242                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22574                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50051660                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15722614                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13245336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13474751                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26482                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       215531                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9576                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349194                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101305                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11926                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14163027                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718626                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1853                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233334                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13262006                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147270                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190171                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863393                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884738                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716123                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530633                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13245444                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13245336                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604284                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20490573                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529966                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371111                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1857737                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206714                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22773569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540332                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17721096     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2506577     11.01%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       945105      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       449581      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       382878      1.68%     96.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       217918      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189196      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86256      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       274962      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22773569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       274962                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36661575                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28675278                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1870044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.499280                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.499280                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400115                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400115                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59691514                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18452852                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13144167                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1899446                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1699830                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       152986                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1287595                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1251803                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          111330                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4592                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20154137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10801494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1899446                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1363133                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2407800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         503382                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        269584                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1220432                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       149827                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23181089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.760739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20773289     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          370982      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          182375      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          366285      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          113696      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          340559      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           52622      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84828      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          896453      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23181089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076000                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432184                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19923770                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       504901                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2402817                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1976                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        347624                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       175519                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1945                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12051352                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4588                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        347624                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19950371                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         297791                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       127797                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2378338                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        79161                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12033572                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9252                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62672                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15737571                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     54490335                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     54490335                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12720631                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3016893                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1580                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           173628                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2200930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       344747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3084                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        78170                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11969522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11191622                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7219                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2188834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4519021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23181089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.093877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18272632     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1530955      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1659369      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       959411      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       487662      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       122287      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       142570      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3431      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2772      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23181089                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18363     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7390     23.15%     80.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6175     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8756760     78.24%     78.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        85756      0.77%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2006979     17.93%     96.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       341349      3.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11191622                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.447794                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31928                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002853                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     45603479                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14159970                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10904683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11223550                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8728                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       452943                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8985                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        347624                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         196533                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9750                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11971115                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2200930                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       344747                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          154                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        58787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       161957                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11051389                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1978702                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       140232                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2320013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1681542                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            341311                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.442183                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10907508                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10904683                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6606275                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14270282                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436313                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.462939                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8696472                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9764755                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2206760                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       151847                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22833465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427651                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299127                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19210533     84.13%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1413786      6.19%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917848      4.02%     94.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       287097      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       483337      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91956      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        58664      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        53082      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       317162      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22833465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8696472                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9764755                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2083749                       # Number of memory references committed
system.switch_cpus1.commit.loads              1747987                       # Number of loads committed
system.switch_cpus1.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1500291                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8525863                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       119537                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       317162                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34487792                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24290929                       # The number of ROB writes
system.switch_cpus1.timesIdled                 452186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1811718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8696472                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9764755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8696472                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.873902                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.873902                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347959                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347959                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        51413298                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14181250                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12843115                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1898632                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1698998                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       153050                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1285077                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1251074                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          111281                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4629                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20153573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10796268                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1898632                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1362355                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2406740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         503339                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        270367                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1220412                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       149888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23180141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20773401     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          370891      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          182387      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          366245      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          113416      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          340364      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           52357      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           85038      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          896042      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23180141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075967                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.431975                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19926566                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       502334                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2401733                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1988                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        347519                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       175563                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1943                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12045679                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4569                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        347519                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19952819                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         295300                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       128881                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2377590                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        78025                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12027562                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9221                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        61729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15727106                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     54462219                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     54462219                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12714701                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3012405                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1576                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           171414                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2201343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       344395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3038                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        78155                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          11963712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11186922                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7306                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2187279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4513548                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23180141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482608                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.093707                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18273929     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1529813      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1659337      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       958118      4.13%     96.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       488253      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       122090      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       142366      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3457      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2778      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23180141                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18532     57.74%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7390     23.03%     80.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6171     19.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8752810     78.24%     78.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        85612      0.77%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2006600     17.94%     96.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       341122      3.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11186922                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.447606                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32093                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     45593384                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14152602                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     10899892                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11219015                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8516                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       453743                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8863                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        347519                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         195250                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9736                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     11965301                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2201343                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       344395                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          798                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       103129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        58766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       161895                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11046791                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1978573                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       140131                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2319655                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1681054                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            341082                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.441999                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              10902687                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             10899892                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6603230                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14260359                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.436121                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463048                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8693060                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9760534                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2205188                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       151912                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22832622                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427482                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.298920                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19211625     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1413017      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       916848      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       287054      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       483400      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        92038      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        58533      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53185      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       316922      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22832622                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8693060                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9760534                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2083132                       # Number of memory references committed
system.switch_cpus2.commit.loads              1747600                       # Number of loads committed
system.switch_cpus2.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1499666                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8522095                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       119459                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       316922                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34481396                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24279222                       # The number of ROB writes
system.switch_cpus2.timesIdled                 452315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1812666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8693060                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9760534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8693060                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.875030                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.875030                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.347822                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.347822                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        51392108                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14172766                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12837418                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1566                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2041834                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1669958                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       201008                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       837545                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          801236                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          208838                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8960                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19782156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11587272                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2041834                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1010074                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2426365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         586130                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        342557                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1218151                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       202371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22931904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.970140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20505539     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          132261      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          206238      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          330549      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          136513      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          153098      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162039      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          105852      0.46%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1199815      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22931904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081697                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463624                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19603399                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       523141                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2418561                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         6272                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        380527                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       334596                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14148298                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1644                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        380527                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19634702                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         167423                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       269033                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2393874                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86341                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14139147                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1572                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         24559                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        32968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         2427                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19626756                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     65767188                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     65767188                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16708116                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2918640                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3596                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1980                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           265115                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1348820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       723335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21806                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       166525                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14117974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13339255                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16725                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1826424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4098988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          348                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22931904                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581690                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.274101                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17312198     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2252785      9.82%     85.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1233030      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       841094      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       788697      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       225119      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       177663      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59777      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        41541      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22931904                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3195     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9958     39.24%     51.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12221     48.16%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11175593     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211169      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1231778      9.23%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       719100      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13339255                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533724                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              25374                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001902                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49652513                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15948154                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13120861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13364629                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        40095                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       246134                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        22266                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          840                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        380527                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         120096                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12189                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14121600                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1348820                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       723335                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1979                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       232119                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13146369                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1158354                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       192886                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1877183                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1849186                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            718829                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526006                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13121078                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13120861                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7672739                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20055750                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524985                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382571                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9814312                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12029586                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2092042                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204947                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22551377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533430                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386837                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17665791     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2367057     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       922319      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       495182      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       370985      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       206684      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       128935      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114017      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       280407      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22551377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9814312                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12029586                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1803755                       # Number of memory references committed
system.switch_cpus3.commit.loads              1102686                       # Number of loads committed
system.switch_cpus3.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1726684                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10839599                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       244357                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       280407                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36392533                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28623807                       # The number of ROB writes
system.switch_cpus3.timesIdled                 320456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2060903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9814312                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12029586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9814312                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.546567                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.546567                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392685                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392685                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59275980                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18188688                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13192477                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3256                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2267593                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1888276                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       208503                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       890768                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          829187                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          244221                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9719                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19751035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12440667                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2267593                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1073408                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2593037                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         580101                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        619750                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1228307                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       199392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23333542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.030732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20740505     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          158729      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          200028      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          319447      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          134248      0.58%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          171541      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          200843      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           92086      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1316115      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23333542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090730                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497770                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19635335                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       746698                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2580812                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1246                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        369444                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       344577                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15207026                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1618                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        369444                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19655413                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          63635                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       628039                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2561997                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        55008                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15113725                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7934                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21109812                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     70286602                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     70286602                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17642719                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3467093                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3694                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1943                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           194320                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1416909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       738900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8211                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       168208                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14756348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14150524                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15045                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1806283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3686841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23333542                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.606446                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327242                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17336666     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2737158     11.73%     86.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1115900      4.78%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       627005      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       849279      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       261481      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       257224      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       137946      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10883      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23333542                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          98044     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13176     10.64%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12654     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11920727     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       193309      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1750      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1298470      9.18%     94.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       736268      5.20%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14150524                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566184                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             123874                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008754                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51773509                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16566417                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13779371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14274398                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10394                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       270175                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10084                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        369444                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          48807                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6312                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14760058                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1416909                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       738900                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1944                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       123617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       239898                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13902756                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1276249                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       247768                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2012423                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1965372                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            736174                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.556270                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13779452                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13779371                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8254984                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22182597                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.551333                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372138                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10264387                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12648191                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2111926                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       210053                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22964098                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.550781                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.371002                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17609421     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2713996     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       986359      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       490099      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       448720      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       188593      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       186516      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        88913      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251481      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22964098                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10264387                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12648191                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1875550                       # Number of memory references committed
system.switch_cpus4.commit.loads              1146734                       # Number of loads committed
system.switch_cpus4.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1833273                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11387559                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       261192                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251481                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37472669                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29889693                       # The number of ROB writes
system.switch_cpus4.timesIdled                 302439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1659265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10264387                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12648191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10264387                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.434905                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.434905                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.410694                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.410694                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        62557181                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19256884                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14061693                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2268792                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1888800                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       208261                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       892456                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          830022                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          243928                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9768                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19752395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12444697                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2268792                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1073950                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2594144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         578939                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        620834                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1228228                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       199087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23336175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20742031     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          158996      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          200622      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          319755      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          134106      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          172333      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          200242      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           92086      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1316004      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23336175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090778                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497931                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19637030                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       747506                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2581843                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1264                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        368525                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       345274                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15207932                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        368525                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19657007                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          63335                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       629104                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2563125                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        55073                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15115143                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8000                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21112312                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     70286609                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     70286609                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17648285                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3464005                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3690                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1939                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           193797                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1414247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       739253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8216                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       167834                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14756481                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14152931                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        14232                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1801633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3663969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23336175                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606480                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327234                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17338206     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2736467     11.73%     86.02% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1118753      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       626089      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       848505      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       261524      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       258218      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       137561      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10852      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23336175                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          97741     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13008     10.54%     89.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12655     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11923928     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       193522      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1750      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1296968      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       736763      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14152931                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566280                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             123404                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008719                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51779671                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16561893                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13783065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14276335                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10459                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       267167                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10228                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        368525                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          48439                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6366                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14760188                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1414247                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       739253                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1940                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       123123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       116405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       239528                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13905535                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1275865                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       247394                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2012542                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1966685                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            736677                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556381                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13783136                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13783065                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8256098                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22176131                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.551481                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372297                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10267572                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12652125                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2108111                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       209808                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22967650                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.550867                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.370956                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17611033     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2715067     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       986191      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       490781      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       448753      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       188993      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       186675      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        88950      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       251207      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22967650                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10267572                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12652125                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1876105                       # Number of memory references committed
system.switch_cpus5.commit.loads              1147080                       # Number of loads committed
system.switch_cpus5.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1833843                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11391089                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       261270                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       251207                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37476614                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29889020                       # The number of ROB writes
system.switch_cpus5.timesIdled                 302077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1656632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10267572                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12652125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10267572                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.434150                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.434150                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.410821                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.410821                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        62568067                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19259720                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14066638                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2269122                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1889570                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       208328                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       897976                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          830105                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          243981                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9773                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19755151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12447161                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2269122                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1074086                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2594560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         579487                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        616268                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1228455                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       199195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23335248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20740688     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          158989      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          200135      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          319390      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          134930      0.58%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          172738      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          200454      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           91846      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1316078      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23335248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090791                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498030                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19639311                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       743408                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2582238                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1282                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        369002                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       344809                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15211351                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1596                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        369002                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19659392                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          63732                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       624347                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2563420                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        55349                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15118216                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8080                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21116286                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70300516                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70300516                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17650241                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3466040                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3700                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1948                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           195225                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1415295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       739229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8198                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       167706                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14758777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14154697                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14244                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1804355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3670105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23335248                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606580                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327376                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17336730     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2736947     11.73%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1118309      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       626316      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       848759      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       261536      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       257916      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       137908      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10827      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23335248                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          97600     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13068     10.60%     89.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12657     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11925068     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       193508      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1751      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1297673      9.17%     94.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       736697      5.20%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14154697                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566351                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             123325                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008713                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51782211                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16566924                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13783885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14278022                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10337                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       268059                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10088                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        369002                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48816                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6371                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14762494                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1415295                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       739229                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1949                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       123467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116254                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       239721                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13906480                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1276062                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       248217                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2012664                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1966446                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            736602                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556419                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13783955                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13783885                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8256884                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22177245                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551514                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372313                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10268760                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12653628                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2108928                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       209893                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22966246                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550966                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371057                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17608852     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2715273     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       986867      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       490721      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       448708      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       188874      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       186797      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        88758      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       251396      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22966246                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10268760                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12653628                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1876374                       # Number of memory references committed
system.switch_cpus6.commit.loads              1147233                       # Number of loads committed
system.switch_cpus6.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1834077                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11392452                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       261310                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       251396                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37477341                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29894131                       # The number of ROB writes
system.switch_cpus6.timesIdled                 302116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1657559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10268760                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12653628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10268760                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.433868                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.433868                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410869                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410869                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62572475                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19261226                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14069082                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24992807                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2068350                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1692580                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204313                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       873538                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          815235                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          213779                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9295                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19951754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11558478                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2068350                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1029014                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2414323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         556177                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        407287                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1221945                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204448                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23122595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20708272     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          112391      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179747      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          242098      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          248855      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          210173      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          118925      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          175400      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1126734      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23122595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082758                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462472                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19750600                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       610399                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2409910                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2711                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348970                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       340059                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14186901                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1526                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348970                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19804594                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         128134                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       358799                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2359342                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       122751                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14181683                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16481                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        53606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19789664                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65969667                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65969667                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17156947                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2632710                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3413                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1724                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           369881                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1330787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       718769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8593                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       212364                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14163920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3421                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13456848                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1964                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1560604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3726015                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23122595                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581978                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271032                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17395075     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2383009     10.31%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1199772      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       879221      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       695668      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       283933      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179756      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        93529      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12632      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23122595                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2502     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8251     36.55%     47.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11824     52.37%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11317307     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       200078      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1221262      9.08%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       716514      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13456848                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538429                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22577                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50060832                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15728005                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13251022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13479425                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27412                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       216010                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9581                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348970                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         101115                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11861                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14167363                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1330787                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       718769                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1725                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233256                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13267672                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1147691                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       189176                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1864144                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1885352                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            716453                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530860                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13251156                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13251022                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7606085                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20499469                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530193                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371038                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10002061                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12307834                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1859531                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       206643                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22773625                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540442                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.384417                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17697944     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2528210     11.10%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       943657      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       449360      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       397201      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       218634      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       180268      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86160      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       272191      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22773625                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10002061                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12307834                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1823965                       # Number of memory references committed
system.switch_cpus7.commit.loads              1114777                       # Number of loads committed
system.switch_cpus7.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1774902                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11089188                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       253484                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       272191                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36668734                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28683721                       # The number of ROB writes
system.switch_cpus7.timesIdled                 304218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1870212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10002061                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12307834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10002061                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.498766                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.498766                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400198                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400198                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59717583                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18459486                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13148353                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3392                       # number of misc regfile writes
system.l2.replacements                           9400                       # number of replacements
system.l2.tagsinuse                      32764.881449                       # Cycle average of tags in use
system.l2.total_refs                          1254373                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42168                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.747036                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           323.793676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.436488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    428.995858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.986303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    649.470167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.920791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    649.495586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.666780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1034.402860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.229239                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    400.254099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.109200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    396.432017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.368326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    392.645133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     31.164970                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    435.572048                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3048.533035                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5010.306288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4974.471753                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4803.580845                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2303.595639                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2331.787642                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2327.069609                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3021.593095                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009881                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.019820                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.019821                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.031567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.012215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.012098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000951                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013293                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.093034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.152902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.151809                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.146594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.070300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.071161                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.071017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.092212                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999905                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4114                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4110                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5114                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2901                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2925                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3096                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28278                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7228                       # number of Writeback hits
system.l2.Writeback_hits::total                  7228                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    98                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3121                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4120                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2916                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3111                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28376                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3121                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4120                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4116                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5129                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2909                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2916                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2940                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3111                       # number of overall hits
system.l2.overall_hits::total                   28376                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          928                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1387                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1398                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2009                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          827                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          823                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          807                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          941                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9400                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          928                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1387                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1398                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2009                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          827                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          807                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          941                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9400                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          928                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1387                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1398                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2009                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          827                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          823                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          807                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          941                       # number of overall misses
system.l2.overall_misses::total                  9400                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5449366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    140404824                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4368010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    209712565                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4380570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    211461572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5373392                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    304804286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5818896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    125138055                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5736477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    125366300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5473924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    122687183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5792222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    141409326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1423376968                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5449366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    140404824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4368010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    209712565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4380570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    211461572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5373392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    304804286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5818896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    125138055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5736477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    125366300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5473924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    122687183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5792222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    141409326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1423376968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5449366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    140404824                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4368010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    209712565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4380570                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    211461572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5373392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    304804286                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5818896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    125138055                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5736477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    125366300                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5473924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    122687183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5792222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    141409326                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1423376968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5501                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         7123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37678                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7228                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7228                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                98                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5507                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         7138                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3739                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37776                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5507                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         7138                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3739                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37776                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.925000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.230045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.252136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.253813                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.282044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.222013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.220999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.216238                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.233094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.249482                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.229192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.253536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.281451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.221360                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.220112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.215372                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.232231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248835                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.229192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.253536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.281451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.221360                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.220112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.215372                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.232231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248835                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147280.162162                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151298.301724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150621.034483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151198.677001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151054.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151260.065808                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149260.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151719.405674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153128.842105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151315.665054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150959.921053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152328.432564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152053.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152028.727385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156546.540541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150275.585547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151423.081702                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147280.162162                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151298.301724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150621.034483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151198.677001                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151054.137931                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151260.065808                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149260.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151719.405674                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153128.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151315.665054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150959.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152328.432564                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152053.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152028.727385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156546.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150275.585547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151423.081702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147280.162162                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151298.301724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150621.034483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151198.677001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151054.137931                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151260.065808                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149260.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151719.405674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153128.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151315.665054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150959.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152328.432564                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152053.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152028.727385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156546.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150275.585547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151423.081702                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3193                       # number of writebacks
system.l2.writebacks::total                      3193                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          928                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1387                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1398                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2009                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          827                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          823                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          807                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          941                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9400                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9400                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9400                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3293534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     86353412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2679191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    128890096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2693917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    129998804                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3279566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    187799705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3607570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     76984265                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3527823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     77425527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3380070                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     75696040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3639198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     86598875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    875847593                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3293534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     86353412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2679191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    128890096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2693917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    129998804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3279566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    187799705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3607570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     76984265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3527823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     77425527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3380070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     75696040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3639198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     86598875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    875847593                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3293534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     86353412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2679191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    128890096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2693917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    129998804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3279566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    187799705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3607570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     76984265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3527823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     77425527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3380070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     75696040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3639198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     86598875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    875847593                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.925000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.230045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.253813                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.282044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.222013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.220999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.216238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.233094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.249482                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.229192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.251861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.253536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.281451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.221360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.220112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.215372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.232231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.229192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.251861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.253536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.281451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.221360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.220112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.215372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.232231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248835                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89014.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93053.245690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92385.896552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92927.250180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92893.689655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92989.130186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91099.055556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93479.196117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94936.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93088.591294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92837.447368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94077.189550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93890.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93799.306072                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98356.702703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92028.560043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93175.275851                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89014.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93053.245690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92385.896552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92927.250180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92893.689655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92989.130186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91099.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93479.196117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94936.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93088.591294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92837.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94077.189550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93890.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93799.306072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98356.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92028.560043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93175.275851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89014.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93053.245690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92385.896552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92927.250180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92893.689655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92989.130186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91099.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93479.196117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94936.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93088.591294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92837.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94077.189550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93890.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93799.306072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98356.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92028.560043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93175.275851                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               507.954787                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230056                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1944136.031068                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    32.954787                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.052812                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.814030                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221960                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221960                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221960                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221960                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221960                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221960                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7179069                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7179069                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7179069                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7179069                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7179069                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7179069                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222006                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222006                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222006                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222006                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156066.717391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156066.717391                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156066.717391                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156066.717391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156066.717391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156066.717391                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6181357                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6181357                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6181357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6181357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6181357                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6181357                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154533.925000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154533.925000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154533.925000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154533.925000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154533.925000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154533.925000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4049                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643713                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4305                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35457.308479                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.917761                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.082239                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862960                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137040                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       840089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         840089                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705703                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1831                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1831                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545792                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545792                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12877                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12877                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12964                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12964                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12964                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12964                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1396586272                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1396586272                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7469206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7469206                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1404055478                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1404055478                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1404055478                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1404055478                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558756                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558756                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558756                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015097                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000123                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008317                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008317                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008317                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008317                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108455.872641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108455.872641                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85852.942529                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85852.942529                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108304.186825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108304.186825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108304.186825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108304.186825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          848                       # number of writebacks
system.cpu0.dcache.writebacks::total              848                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8843                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8843                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8915                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8915                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8915                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8915                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    354389144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    354389144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1026056                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1026056                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    355415200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    355415200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    355415200                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    355415200                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87850.556272                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87850.556272                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68403.733333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68403.733333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87778.513213                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87778.513213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87778.513213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87778.513213                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               551.986181                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921365427                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1654156.960503                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.817870                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.168311                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041375                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.884593                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1220395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1220395                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1220395                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1220395                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1220395                       # number of overall hits
system.cpu1.icache.overall_hits::total        1220395                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5616113                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5616113                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5616113                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5616113                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5616113                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5616113                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1220432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1220432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1220432                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1220432                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1220432                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1220432                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151786.837838                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151786.837838                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151786.837838                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151786.837838                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151786.837838                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151786.837838                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4793660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4793660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4793660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4793660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4793660                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4793660                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159788.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159788.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159788.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159788.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159788.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159788.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5507                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205505906                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5763                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35659.536006                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   192.768661                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    63.231339                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.753003                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.246997                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1812362                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1812362                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       334149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        334149                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          791                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          784                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2146511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2146511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2146511                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2146511                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18389                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18419                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18419                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18419                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18419                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1825506554                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1825506554                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2456253                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2456253                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1827962807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1827962807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1827962807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1827962807                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1830751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1830751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       334179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       334179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2164930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2164930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2164930                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2164930                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010045                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010045                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008508                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008508                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008508                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008508                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99271.659905                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99271.659905                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81875.100000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81875.100000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99243.325208                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99243.325208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99243.325208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99243.325208                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          764                       # number of writebacks
system.cpu1.dcache.writebacks::total              764                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12888                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12888                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12912                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5501                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5507                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5507                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    495105975                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    495105975                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       391179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       391179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    495497154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    495497154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    495497154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    495497154                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90002.904017                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90002.904017                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65196.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65196.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89975.876884                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89975.876884                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89975.876884                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89975.876884                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               551.986192                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921365406                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1654156.922801                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.817931                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.168261                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.041375                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.884593                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1220374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1220374                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1220374                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1220374                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1220374                       # number of overall hits
system.cpu2.icache.overall_hits::total        1220374                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5658041                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5658041                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5658041                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5658041                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5658041                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5658041                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1220412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1220412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1220412                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1220412                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1220412                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1220412                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 148895.815789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 148895.815789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 148895.815789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 148895.815789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 148895.815789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 148895.815789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4798040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4798040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4798040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4798040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4798040                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4798040                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159934.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159934.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159934.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159934.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159934.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159934.666667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5514                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205505887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5770                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35616.271577                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   194.258108                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    61.741892                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.758821                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.241179                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1812577                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1812577                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       333920                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        333920                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          787                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          787                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          783                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2146497                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2146497                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2146497                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2146497                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18373                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18373                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18403                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18403                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18403                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18403                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1830604860                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1830604860                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2628640                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2628640                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1833233500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1833233500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1833233500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1833233500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1830950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1830950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       333950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       333950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2164900                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2164900                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2164900                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2164900                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010035                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010035                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000090                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008501                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008501                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008501                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008501                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99635.598977                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99635.598977                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87621.333333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87621.333333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99616.013693                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99616.013693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99616.013693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99616.013693                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          778                       # number of writebacks
system.cpu2.dcache.writebacks::total              778                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12865                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12865                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12889                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12889                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5508                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5508                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5514                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5514                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    496684051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    496684051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       406612                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       406612                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    497090663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    497090663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    497090663                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    497090663                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002547                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002547                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90175.027415                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90175.027415                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67768.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67768.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90150.646173                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90150.646173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90150.646173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90150.646173                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               521.781461                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1006993429                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1910803.470588                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.781461                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050932                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.836188                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1218104                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1218104                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1218104                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1218104                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1218104                       # number of overall hits
system.cpu3.icache.overall_hits::total        1218104                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7121363                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7121363                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7121363                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7121363                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7121363                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7121363                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1218151                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1218151                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1218151                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1218151                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1218151                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1218151                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151518.361702                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151518.361702                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151518.361702                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151518.361702                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151518.361702                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151518.361702                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5830932                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5830932                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5830932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5830932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5830932                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5830932                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157592.756757                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157592.756757                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157592.756757                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157592.756757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157592.756757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157592.756757                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7138                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               167406043                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7394                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              22640.795645                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.316011                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.683989                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.887953                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.112047                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       842570                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         842570                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       697692                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        697692                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1921                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1921                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1628                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1628                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1540262                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1540262                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1540262                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1540262                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18285                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18285                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           89                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18374                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18374                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18374                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18374                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1977047363                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1977047363                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7122162                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7122162                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1984169525                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1984169525                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1984169525                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1984169525                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       860855                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       860855                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       697781                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       697781                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1558636                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1558636                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1558636                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1558636                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021241                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021241                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011789                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011789                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011789                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011789                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 108124.001258                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108124.001258                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80024.292135                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80024.292135                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 107987.891858                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107987.891858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 107987.891858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107987.891858                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1466                       # number of writebacks
system.cpu3.dcache.writebacks::total             1466                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11162                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11162                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           74                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11236                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11236                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11236                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11236                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7123                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7123                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7138                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7138                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    661869995                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    661869995                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    662831495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    662831495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    662831495                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    662831495                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004580                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004580                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004580                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004580                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92920.117226                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92920.117226                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92859.553797                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92859.553797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92859.553797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92859.553797                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               487.198970                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1004327693                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2028944.834343                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.198970                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051601                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.780768                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1228253                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1228253                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1228253                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1228253                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1228253                       # number of overall hits
system.cpu4.icache.overall_hits::total        1228253                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8759561                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8759561                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8759561                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8759561                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8759561                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8759561                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1228307                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1228307                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1228307                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1228307                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1228307                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1228307                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 162214.092593                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 162214.092593                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 162214.092593                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 162214.092593                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 162214.092593                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 162214.092593                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6626673                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6626673                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6626673                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6626673                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6626673                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6626673                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 165666.825000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 165666.825000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 165666.825000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 165666.825000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 165666.825000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 165666.825000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3736                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148942498                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3992                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              37310.244990                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.349711                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.650289                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.856835                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.143165                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       977522                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         977522                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       725219                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        725219                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1914                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1914                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1762                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1702741                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1702741                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1702741                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1702741                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9512                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9512                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           40                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9552                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9552                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9552                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9552                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    925797838                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    925797838                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3185517                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3185517                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    928983355                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    928983355                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    928983355                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    928983355                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       987034                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       987034                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       725259                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       725259                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1712293                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1712293                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1712293                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1712293                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009637                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009637                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000055                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000055                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005578                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005578                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005578                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005578                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97329.461522                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97329.461522                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79637.925000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79637.925000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97255.376361                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97255.376361                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97255.376361                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97255.376361                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          841                       # number of writebacks
system.cpu4.dcache.writebacks::total              841                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5787                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5787                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           29                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5816                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5816                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5816                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5816                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3725                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3725                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           11                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3736                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3736                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3736                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3736                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    324764189                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    324764189                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       750043                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       750043                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    325514232                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    325514232                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    325514232                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    325514232                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002182                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002182                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002182                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002182                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87185.017181                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87185.017181                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68185.727273                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68185.727273                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87129.077088                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87129.077088                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87129.077088                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87129.077088                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               487.925137                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1004327615                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2028944.676768                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.925137                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052765                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.781931                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1228175                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1228175                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1228175                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1228175                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1228175                       # number of overall hits
system.cpu5.icache.overall_hits::total        1228175                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8693062                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8693062                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8693062                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8693062                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8693062                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8693062                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1228228                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1228228                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1228228                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1228228                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1228228                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1228228                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164020.037736                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164020.037736                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164020.037736                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164020.037736                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164020.037736                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164020.037736                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6664375                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6664375                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6664375                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6664375                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6664375                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6664375                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166609.375000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166609.375000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166609.375000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166609.375000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166609.375000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166609.375000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3739                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148942105                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3995                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              37282.128911                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.354913                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.645087                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.856855                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.143145                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       976961                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         976961                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       725395                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        725395                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1906                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1906                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1762                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1702356                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1702356                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1702356                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1702356                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9525                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9525                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           73                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9598                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9598                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9598                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9598                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    928770082                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    928770082                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5869689                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5869689                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    934639771                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    934639771                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    934639771                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    934639771                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       986486                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       986486                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       725468                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       725468                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1711954                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1711954                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1711954                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1711954                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009655                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009655                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000101                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005606                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005606                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005606                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005606                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97508.670026                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97508.670026                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80406.698630                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80406.698630                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97378.596687                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97378.596687                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97378.596687                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97378.596687                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          840                       # number of writebacks
system.cpu5.dcache.writebacks::total              840                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5801                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5801                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           58                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5859                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5859                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5859                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5859                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3724                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3724                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3739                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3739                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3739                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3739                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    325459617                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    325459617                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1104278                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1104278                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    326563895                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    326563895                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    326563895                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    326563895                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002184                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002184                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87395.171053                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87395.171053                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73618.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73618.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87339.902380                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87339.902380                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87339.902380                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87339.902380                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.474116                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004327843                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2037176.152130                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.474116                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050439                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779606                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1228403                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1228403                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1228403                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1228403                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1228403                       # number of overall hits
system.cpu6.icache.overall_hits::total        1228403                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8396224                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8396224                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8396224                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8396224                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8396224                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8396224                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1228455                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1228455                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1228455                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1228455                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1228455                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1228455                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 161465.846154                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 161465.846154                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 161465.846154                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 161465.846154                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 161465.846154                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 161465.846154                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6463212                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6463212                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6463212                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6463212                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6463212                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6463212                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 170084.526316                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 170084.526316                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 170084.526316                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 170084.526316                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 170084.526316                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 170084.526316                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3747                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148942494                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4003                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              37207.717712                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.356946                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.643054                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.856863                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.143137                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       977225                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         977225                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       725510                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        725510                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1916                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1916                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1762                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1702735                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1702735                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1702735                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1702735                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9539                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9539                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           73                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9612                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9612                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9612                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9612                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    925577520                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    925577520                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7053251                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7053251                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    932630771                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    932630771                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    932630771                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    932630771                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       986764                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       986764                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       725583                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       725583                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1712347                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1712347                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1712347                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1712347                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009667                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009667                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000101                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005613                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005613                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005613                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005613                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97030.875354                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97030.875354                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 96619.876712                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 96619.876712                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97027.753953                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97027.753953                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97027.753953                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97027.753953                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        30237                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        30237                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          843                       # number of writebacks
system.cpu6.dcache.writebacks::total              843                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5807                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5807                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           58                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5865                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5865                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5865                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5865                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3732                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3732                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3747                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3747                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3747                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3747                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    323823125                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    323823125                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1230480                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1230480                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    325053605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    325053605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    325053605                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    325053605                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003782                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003782                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002188                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002188                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002188                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002188                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 86769.326099                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 86769.326099                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        82032                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        82032                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 86750.361623                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 86750.361623                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 86750.361623                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 86750.361623                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               507.800477                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001229990                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1947918.268482                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.800477                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052565                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.813783                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1221894                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1221894                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1221894                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1221894                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1221894                       # number of overall hits
system.cpu7.icache.overall_hits::total        1221894                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7989597                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7989597                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7989597                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7989597                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7989597                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7989597                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1221945                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1221945                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1221945                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1221945                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1221945                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1221945                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156658.764706                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156658.764706                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156658.764706                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156658.764706                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156658.764706                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156658.764706                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6461014                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6461014                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6461014                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6461014                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6461014                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6461014                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 165667.025641                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165667.025641                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 165667.025641                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165667.025641                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 165667.025641                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165667.025641                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4052                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152643236                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4308                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35432.506035                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.922383                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.077617                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.862978                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.137022                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       839604                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         839604                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       705843                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        705843                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1700                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1696                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1545447                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1545447                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1545447                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1545447                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12908                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12908                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12994                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12994                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12994                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12994                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1400289190                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1400289190                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7169609                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7169609                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1407458799                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1407458799                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1407458799                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1407458799                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       852512                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       852512                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       705929                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       705929                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1558441                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1558441                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1558441                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1558441                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015141                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015141                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008338                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008338                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008338                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008338                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108482.273784                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108482.273784                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83367.546512                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83367.546512                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108316.053486                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108316.053486                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108316.053486                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108316.053486                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          848                       # number of writebacks
system.cpu7.dcache.writebacks::total              848                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8871                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8871                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8942                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8942                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8942                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8942                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4037                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4037                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4052                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4052                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    355554081                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    355554081                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       982151                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       982151                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    356536232                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    356536232                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    356536232                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    356536232                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004735                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004735                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002600                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002600                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88073.837255                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88073.837255                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65476.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65476.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87990.185587                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87990.185587                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87990.185587                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87990.185587                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
