\appendix
\chapter{Annexes}
\label{chapter:annexes}

\section{\textit{RISC-V} CPU registers}
\label{appendix:riscv_cpu_regs}
\begin{table}[!ht]
  \centering
  \resizebox{\textwidth}{!}{%
  \begin{tabular}{|l|l|l|l|l|l|}
  \hline
  \textbf{\begin{tabular}[c]{@{}l@{}}5-bit\\  Encoding (rx)\end{tabular}} & \textbf{\begin{tabular}[c]{@{}l@{}}3-bit Compressed\\  Encoding (rx')\end{tabular}} & \textbf{Register} & \textbf{ABI Name} & \textbf{Description}                                                            & \textbf{Saved by Calle-} \\ \hline
  0                                                                       & -                                                                                   & x0                & zero              & hardwired zero                                                                  & -                        \\ \hline
  1                                                                       & -                                                                                   & x1                & ra                & return address                                                                  & -R                       \\ \hline
  2                                                                       & -                                                                                   & x2                & sp                & stack pointer                                                                   & -E                       \\ \hline
  3                                                                       & -                                                                                   & x3                & gp                & global pointer                                                                  & -                        \\ \hline
  4                                                                       & -                                                                                   & x4                & tp                & thread pointer                                                                  & -                        \\ \hline
  5                                                                       & -                                                                                   & x5                & t0                & temporary register 0                                                            & -R                       \\ \hline
  6                                                                       & -                                                                                   & x6                & t1                & temporary register 1                                                            & -R                       \\ \hline
  7                                                                       & -                                                                                   & x7                & t2                & temporary register 2                                                            & -R                       \\ \hline
  8                                                                       & 0                                                                                   & x8                & s0 / fp           & \begin{tabular}[c]{@{}l@{}}saved register 0\\  / frame pointer\end{tabular}     & -E                       \\ \hline
  9                                                                       & 1                                                                                   & x9                & s1                & saved register 1                                                                & -E                       \\ \hline
  10                                                                      & 2                                                                                   & x10               & a0                & \begin{tabular}[c]{@{}l@{}}function argument 0\\  / return value 0\end{tabular} & -R                       \\ \hline
  11                                                                      & 3                                                                                   & x11               & a1                & \begin{tabular}[c]{@{}l@{}}function argument 1\\  / return value 1\end{tabular} & -R                       \\ \hline
  12                                                                      & 4                                                                                   & x12               & a2                & function argument 2                                                             & -R                       \\ \hline
  13                                                                      & 5                                                                                   & x13               & a3                & function argument 3                                                             & -R                       \\ \hline
  14                                                                      & 6                                                                                   & x14               & a4                & function argument 4                                                             & -R                       \\ \hline
  15                                                                      & 7                                                                                   & x15               & a5                & function argument 5                                                             & -R                       \\ \hline
  16                                                                      & -                                                                                   & x16               & a6                & function argument 6                                                             & -R                       \\ \hline
  17                                                                      & -                                                                                   & x17               & a7                & function argument 7                                                             & -R                       \\ \hline
  18                                                                      & -                                                                                   & x18               & s2                & saved register 2                                                                & -E                       \\ \hline
  19                                                                      & -                                                                                   & x19               & s3                & saved register 3                                                                & -E                       \\ \hline
  20                                                                      & -                                                                                   & x20               & s4                & saved register 4                                                                & -E                       \\ \hline
  21                                                                      & -                                                                                   & x21               & s5                & saved register 5                                                                & -E                       \\ \hline
  22                                                                      & -                                                                                   & x22               & s6                & saved register 6                                                                & -E                       \\ \hline
  23                                                                      & -                                                                                   & x23               & s7                & saved register 7                                                                & -E                       \\ \hline
  24                                                                      & -                                                                                   & x24               & s8                & saved register 8                                                                & -E                       \\ \hline
  25                                                                      & -                                                                                   & x25               & s9                & saved register 9                                                                & -E                       \\ \hline
  26                                                                      & -                                                                                   & x26               & s10               & saved register 10                                                               & -E                       \\ \hline
  27                                                                      & -                                                                                   & x27               & s11               & saved register 11                                                               & -E                       \\ \hline
  28                                                                      & -                                                                                   & x28               & t3                & temporary register 3                                                            & -R                       \\ \hline
  29                                                                      & -                                                                                   & x29               & t4                & temporary register 4                                                            & -R                       \\ \hline
  30                                                                      & -                                                                                   & x30               & t5                & temporary register 5                                                            & -R                       \\ \hline
  31                                                                      & -                                                                                   & x31               & t6                & temporary register 6                                                            & -R                       \\ \hline
  \end{tabular}}
  \caption{\textit{RISC-V} \acrshort{cpu} registers.}
  \label{tab:riscv_cpu_registers}
\end{table}

\clearpage

\section{Some of the \textit{RISC-V} Control and Status Registers}
\label{appendix:riscv_essencial_csr}

\begin{table}[!ht]
  \centering
  \begin{tabular}{|llll|}
  \hline
  \multicolumn{1}{|l|}{\textbf{Number}} & \multicolumn{1}{l|}{\textbf{Privilege}} & \multicolumn{1}{l|}{\textbf{Name}} & \textbf{Description}                           \\ \hline
  \multicolumn{4}{|l|}{Supervisor Trap Setup}                                                                                                                           \\ \hline
  \multicolumn{1}{|l|}{0x100}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{sstatus}       & Supervisor status register.                    \\ \hline
  \multicolumn{1}{|l|}{0x104}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{sie}           & Supervisor interrupt-enable register.          \\ \hline
  \multicolumn{1}{|l|}{0x105}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{stvec}         & Supervisor trap handler base address.          \\ \hline
  \multicolumn{1}{|l|}{0x106}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{scounteren}    & Supervisor counter enable.                     \\ \hline
  \multicolumn{4}{|l|}{Supervisor Configuration}                                                                                                                        \\ \hline
  \multicolumn{1}{|l|}{0x10A}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{senvcfg}       & Supervisor environment configuration register. \\ \hline
  \multicolumn{4}{|l|}{Supervisor Trap Handling}                                                                                                                        \\ \hline
  \multicolumn{1}{|l|}{0x140}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{sscratch}      & Scratch register for supervisor trap handlers. \\ \hline
  \multicolumn{1}{|l|}{0x141}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{sepc}          & Supervisor exception program counter.          \\ \hline
  \multicolumn{1}{|l|}{0x142}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{scause}        & Supervisor trap cause.                         \\ \hline
  \multicolumn{1}{|l|}{0x143}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{stval}         & Supervisor bad address or instruction.         \\ \hline
  \multicolumn{1}{|l|}{0x144}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{sip}           & Supervisor interrupt pending.                  \\ \hline
  \multicolumn{4}{|l|}{Supervisor Protection and Translation}                                                                                                           \\ \hline
  \multicolumn{1}{|l|}{0x180}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{satp}          & Supervisor address translation and protection. \\ \hline
  \multicolumn{4}{|l|}{Debug/Trace Registers}                                                                                                                           \\ \hline
  \multicolumn{1}{|l|}{0x5A8}           & \multicolumn{1}{l|}{\acrshort{srw}}                & \multicolumn{1}{l|}{scontext}      & Supervisor-mode context register.              \\ \hline
  \end{tabular}
  \caption{\textit{RISC-V} supervisor-level \acrshort{csr}.}
  \label{tab:supervisor_csr}
\end{table}

\begin{table}[!ht]
  \centering
  \begin{tabular}{|llll|}
  \hline
  \multicolumn{1}{|l|}{\textbf{Number}} & \multicolumn{1}{l|}{\textbf{Privilege}} & \multicolumn{1}{l|}{\textbf{Name}} & \textbf{Description}                           \\ \hline
  \multicolumn{4}{|l|}{Machine Information Registers}                                                                                                                   \\ \hline
  \multicolumn{1}{|l|}{0xF11}           & \multicolumn{1}{l|}{\acrshort{mro}}                & \multicolumn{1}{l|}{mvendorid}     & Vendor ID.                                     \\ \hline
  \multicolumn{1}{|l|}{0xF12}           & \multicolumn{1}{l|}{\acrshort{mro}}                & \multicolumn{1}{l|}{marchid}       & Architecture ID.                               \\ \hline
  \multicolumn{1}{|l|}{0xF13}           & \multicolumn{1}{l|}{\acrshort{mro}}                & \multicolumn{1}{l|}{mimpid}        & Implementation ID.                             \\ \hline
  \multicolumn{1}{|l|}{0xF14}           & \multicolumn{1}{l|}{\acrshort{mro}}                & \multicolumn{1}{l|}{mhartid}       & Hardware thread ID.                            \\ \hline
  \multicolumn{4}{|l|}{Machine Trap Setup}                                                                                                                              \\ \hline
  \multicolumn{1}{|l|}{0x300}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mstatus}       & Machine status register.                       \\ \hline
  \multicolumn{1}{|l|}{0x301}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{misa}          & ISA and extensions                             \\ \hline
  \multicolumn{1}{|l|}{0x302}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{medeleg}       & Machine exception delegation register.         \\ \hline
  \multicolumn{1}{|l|}{0x303}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mideleg}       & Machine interrupt delegation register.         \\ \hline
  \multicolumn{1}{|l|}{0x304}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mie}           & Machine interrupt-enable register.             \\ \hline
  \multicolumn{1}{|l|}{0x305}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mtvec}         & Machine trap-handler base address.             \\ \hline
  \multicolumn{1}{|l|}{0x306}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mcounteren}    & Machine counter enable.                        \\ \hline
  \multicolumn{1}{|l|}{0x310}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mstatush}      & Additional machine status register, RV32 only. \\ \hline
  \multicolumn{4}{|l|}{Machine Trap Handling}                                                                                                                           \\ \hline
  \multicolumn{1}{|l|}{0x340}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mscratch}      & Scratch register for machine trap handlers.    \\ \hline
  \multicolumn{1}{|l|}{0x341}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mepc}          & Machine exception program counter.             \\ \hline
  \multicolumn{1}{|l|}{0x342}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mcause}        & Machine trap cause.                            \\ \hline
  \multicolumn{1}{|l|}{0x343}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mtval}         & Machine bad address or instruction.            \\ \hline
  \multicolumn{1}{|l|}{0x344}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mip}           & Machine interrupt pending.                     \\ \hline
  \multicolumn{1}{|l|}{0x34A}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mtinst}        & Machine trap instruction (transformed).        \\ \hline
  \multicolumn{1}{|l|}{0x34B}           & \multicolumn{1}{l|}{\acrshort{mrw}}                & \multicolumn{1}{l|}{mtval2}        & Machine bad guest physical address.            \\ \hline
  \end{tabular}
  \caption{Some of the \textit{RISC-V} machine-level \acrshort{csr}.}
  \label{tab:machine_csr}
\end{table}

\clearpage

\section{Device Tree Source}
\label{appendix:dts}
\begin{lstlisting}[caption={\textit{IOb-SoC-Linux} \acrfull{dts}.}, label=lst:iob_soc_linux_dts]
/dts-v1/;

/ {
  #address-cells = <1>;
  #size-cells = <1>;
  model = "IOb-SoC, VexRiscv";
  compatible = "IOb-SoC, VexRiscv";
	cpus {
    #address-cells = <0x1>;
    #size-cells = <0x0>;
    timebase-frequency = <100000>;
		CPU0: cpu@0 {
			clock-frequency = <100000000>;
            device_type = "cpu";
			reg = <0x0>;
			status = "okay";
            compatible = "riscv";
			riscv,isa = "rv32imac";
			mmu-type = "riscv,sv32";
			d-cache-block-size = <0x40>;
			d-cache-sets = <0x40>;
			d-cache-size = <0x8000>;
			d-tlb-sets = <0x1>;
			d-tlb-size = <0x20>;
			i-cache-block-size = <0x40>;
			i-cache-sets = <0x40>;
			i-cache-size = <0x8000>;
			i-tlb-sets = <0x1>;
			i-tlb-size = <0x20>;
			tlb-split;
			CPU0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
	};
  memory@80000000 {
    device_type = "memory";
    reg = <0x80000000 0x10000000>;
  };
  chosen {
    bootargs = "rootwait console=hvc0 earlycon=sbi root=/dev/ram0 init=/sbin/init swiotlb=32";
  	linux,initrd-start = <0x81000000>;
  	linux,initrd-end = <0x81800000>; // max 8MB ramdisk image
  };
  soc {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "iobundle,iob-soc", "simple-bus";
    ranges;
    clint@60000000 {
      compatible = "riscv,clint0";
      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
      reg = <0x60000000 0xc0000>;
      reg-names = "control";
    };
    // PLIC needs to be disabeld for tandem verification
    //PLIC0: interrupt-controller@50000000 {
    //  #address-cells = <0>;
    //  #interrupt-cells = <1>;
    //  compatible = "riscv,plic0";
    //  interrupt-controller;
    //  interrupts-extended = <&CPU0_intc 0xb>;
    //  reg = <0x50000000 0x4000000>;
    //  riscv,max-priority = <7>;
    //  riscv,ndev = <0xa>;
    //};
    // Specifying the interrupt controller in the devicetree is not necessary.
    // Furthermore, the IRQ 65535 will cause a `hwirq 0xffff is too large` during
    // Linux boot (occured with mainline linux 5.14.0).
    uart@40000000 {
      compatible = "ns16550a";
      reg = <0x40000000 0x1000>;
      clock-frequency = <100000000>;
      current-speed = <115200>;
      //interrupt-parent = < &PLIC0 >;
      interrupts = <1>;
      reg-shift = <2>; // regs are spaced on 32 bit boundary
      reg-io-width = <4>; // only 32-bit access are supported
    };
  };
};
\end{lstlisting}