Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Jan 14 22:01:27 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (3)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.025        0.000                      0                  335        0.151        0.000                      0                  335        4.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.025        0.000                      0                  335        0.151        0.000                      0                  335        4.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_press_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/l_hold/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.918ns (19.555%)  route 3.777ns (80.445%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.563     5.084    keypress_controller_inst/clk
    SLICE_X56Y33         FDCE                                         r  keypress_controller_inst/key_press_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  keypress_controller_inst/key_press_reg[0]/Q
                         net (fo=13, routed)          1.435     7.037    keypress_controller_inst/l_hold/led_OBUF[0]
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.161 r  keypress_controller_inst/l_hold/counter[27]_i_4/O
                         net (fo=2, routed)           0.962     8.123    keypress_controller_inst/l_hold/counter[27]_i_4_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.247 r  keypress_controller_inst/l_hold/counter[0]_i_2/O
                         net (fo=2, routed)           0.950     9.197    keypress_controller_inst/l_hold/counter[0]_i_2_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I0_O)        0.152     9.349 r  keypress_controller_inst/l_hold/counter[0]_i_1/O
                         net (fo=1, routed)           0.430     9.779    keypress_controller_inst/l_hold/counter[0]_i_1_n_0
    SLICE_X58Y33         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511    14.852    keypress_controller_inst/l_hold/clk
    SLICE_X58Y33         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDCE (Setup_fdce_C_D)       -0.273    14.804    keypress_controller_inst/l_hold/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 keypress_controller_inst/l_hold/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/l_hold/pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.978ns (21.205%)  route 3.634ns (78.795%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633     5.154    keypress_controller_inst/l_hold/clk
    SLICE_X59Y37         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  keypress_controller_inst/l_hold/counter_reg[23]/Q
                         net (fo=2, routed)           0.958     6.569    keypress_controller_inst/l_hold/counter[23]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.693 f  keypress_controller_inst/l_hold/counter[0]_i_8/O
                         net (fo=1, routed)           0.786     7.479    keypress_controller_inst/l_hold/counter[0]_i_8_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.603 f  keypress_controller_inst/l_hold/counter[0]_i_4/O
                         net (fo=2, routed)           0.403     8.006    keypress_controller_inst/l_hold/counter[0]_i_4_n_0
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.130 f  keypress_controller_inst/l_hold/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.868     8.999    keypress_controller_inst/l_hold/FSM_sequential_state[1]_i_2_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I3_O)        0.150     9.149 r  keypress_controller_inst/l_hold/pulse_i_1/O
                         net (fo=1, routed)           0.618     9.766    keypress_controller_inst/l_hold/pulse_i_1_n_0
    SLICE_X60Y32         FDCE                                         r  keypress_controller_inst/l_hold/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.851    keypress_controller_inst/l_hold/clk
    SLICE_X60Y32         FDCE                                         r  keypress_controller_inst/l_hold/pulse_reg/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDCE (Setup_fdce_C_D)       -0.239    14.851    keypress_controller_inst/l_hold/pulse_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.076ns (22.095%)  route 3.794ns (77.905%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    keypress_controller_inst/r_hold/clk
    SLICE_X65Y33         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  keypress_controller_inst/r_hold/counter_reg[26]/Q
                         net (fo=2, routed)           1.294     6.902    keypress_controller_inst/r_hold/counter[26]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.026 r  keypress_controller_inst/r_hold/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.575     7.600    keypress_controller_inst/r_hold/counter[0]_i_8__0_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.724 r  keypress_controller_inst/r_hold/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.569     8.294    keypress_controller_inst/r_hold/counter[0]_i_4__0_n_0
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.428     8.846    keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.970 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.927     9.897    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    10.021 r  keypress_controller_inst/r_hold/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.021    keypress_controller_inst/r_hold/counter[6]_i_1__0_n_0
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.031    15.119    keypress_controller_inst/r_hold/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.076ns (22.127%)  route 3.787ns (77.873%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    keypress_controller_inst/r_hold/clk
    SLICE_X65Y33         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  keypress_controller_inst/r_hold/counter_reg[26]/Q
                         net (fo=2, routed)           1.294     6.902    keypress_controller_inst/r_hold/counter[26]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.026 r  keypress_controller_inst/r_hold/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.575     7.600    keypress_controller_inst/r_hold/counter[0]_i_8__0_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.724 r  keypress_controller_inst/r_hold/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.569     8.294    keypress_controller_inst/r_hold/counter[0]_i_4__0_n_0
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.428     8.846    keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.970 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.920     9.890    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    10.014 r  keypress_controller_inst/r_hold/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.014    keypress_controller_inst/r_hold/counter[4]_i_1__0_n_0
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.031    15.119    keypress_controller_inst/r_hold/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.076ns (22.145%)  route 3.783ns (77.855%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    keypress_controller_inst/r_hold/clk
    SLICE_X65Y33         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  keypress_controller_inst/r_hold/counter_reg[26]/Q
                         net (fo=2, routed)           1.294     6.902    keypress_controller_inst/r_hold/counter[26]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.026 r  keypress_controller_inst/r_hold/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.575     7.600    keypress_controller_inst/r_hold/counter[0]_i_8__0_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.724 r  keypress_controller_inst/r_hold/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.569     8.294    keypress_controller_inst/r_hold/counter[0]_i_4__0_n_0
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.428     8.846    keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.970 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.916     9.886    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    10.010 r  keypress_controller_inst/r_hold/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.010    keypress_controller_inst/r_hold/counter[2]_i_1__0_n_0
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.029    15.117    keypress_controller_inst/r_hold/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.105ns (22.556%)  route 3.794ns (77.444%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    keypress_controller_inst/r_hold/clk
    SLICE_X65Y33         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  keypress_controller_inst/r_hold/counter_reg[26]/Q
                         net (fo=2, routed)           1.294     6.902    keypress_controller_inst/r_hold/counter[26]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.026 r  keypress_controller_inst/r_hold/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.575     7.600    keypress_controller_inst/r_hold/counter[0]_i_8__0_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.724 r  keypress_controller_inst/r_hold/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.569     8.294    keypress_controller_inst/r_hold/counter[0]_i_4__0_n_0
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.428     8.846    keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.970 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.927     9.897    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.153    10.050 r  keypress_controller_inst/r_hold/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.050    keypress_controller_inst/r_hold/counter[7]_i_1__0_n_0
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.075    15.163    keypress_controller_inst/r_hold/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 keypress_controller_inst/l_hold/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/l_hold/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.076ns (22.352%)  route 3.738ns (77.648%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633     5.154    keypress_controller_inst/l_hold/clk
    SLICE_X59Y37         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  keypress_controller_inst/l_hold/counter_reg[23]/Q
                         net (fo=2, routed)           0.958     6.569    keypress_controller_inst/l_hold/counter[23]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  keypress_controller_inst/l_hold/counter[0]_i_8/O
                         net (fo=1, routed)           0.786     7.479    keypress_controller_inst/l_hold/counter[0]_i_8_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  keypress_controller_inst/l_hold/counter[0]_i_4/O
                         net (fo=2, routed)           0.403     8.006    keypress_controller_inst/l_hold/counter[0]_i_4_n_0
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.130 r  keypress_controller_inst/l_hold/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.579     8.709    keypress_controller_inst/l_hold/FSM_sequential_state[1]_i_2_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.833 r  keypress_controller_inst/l_hold/counter[27]_i_2/O
                         net (fo=27, routed)          1.011     9.844    keypress_controller_inst/l_hold/counter[27]_i_2_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  keypress_controller_inst/l_hold/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.968    keypress_controller_inst/l_hold/counter[2]_i_1_n_0
    SLICE_X59Y32         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.851    keypress_controller_inst/l_hold/clk
    SLICE_X59Y32         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y32         FDCE (Setup_fdce_C_D)        0.029    15.119    keypress_controller_inst/l_hold/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.071ns (22.047%)  route 3.787ns (77.953%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    keypress_controller_inst/r_hold/clk
    SLICE_X65Y33         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  keypress_controller_inst/r_hold/counter_reg[26]/Q
                         net (fo=2, routed)           1.294     6.902    keypress_controller_inst/r_hold/counter[26]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.026 r  keypress_controller_inst/r_hold/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.575     7.600    keypress_controller_inst/r_hold/counter[0]_i_8__0_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.724 r  keypress_controller_inst/r_hold/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.569     8.294    keypress_controller_inst/r_hold/counter[0]_i_4__0_n_0
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.428     8.846    keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.970 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.920     9.890    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.119    10.009 r  keypress_controller_inst/r_hold/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.009    keypress_controller_inst/r_hold/counter[5]_i_1__0_n_0
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.075    15.163    keypress_controller_inst/r_hold/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.070ns (22.049%)  route 3.783ns (77.951%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    keypress_controller_inst/r_hold/clk
    SLICE_X65Y33         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  keypress_controller_inst/r_hold/counter_reg[26]/Q
                         net (fo=2, routed)           1.294     6.902    keypress_controller_inst/r_hold/counter[26]
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.026 r  keypress_controller_inst/r_hold/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.575     7.600    keypress_controller_inst/r_hold/counter[0]_i_8__0_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.724 r  keypress_controller_inst/r_hold/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.569     8.294    keypress_controller_inst/r_hold/counter[0]_i_4__0_n_0
    SLICE_X60Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.428     8.846    keypress_controller_inst/r_hold/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.970 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.916     9.886    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.118    10.004 r  keypress_controller_inst/r_hold/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.004    keypress_controller_inst/r_hold/counter[3]_i_1__0_n_0
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk
    SLICE_X65Y29         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.075    15.163    keypress_controller_inst/r_hold/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 keypress_controller_inst/l_hold/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/l_hold/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.104ns (22.801%)  route 3.738ns (77.199%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633     5.154    keypress_controller_inst/l_hold/clk
    SLICE_X59Y37         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  keypress_controller_inst/l_hold/counter_reg[23]/Q
                         net (fo=2, routed)           0.958     6.569    keypress_controller_inst/l_hold/counter[23]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  keypress_controller_inst/l_hold/counter[0]_i_8/O
                         net (fo=1, routed)           0.786     7.479    keypress_controller_inst/l_hold/counter[0]_i_8_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  keypress_controller_inst/l_hold/counter[0]_i_4/O
                         net (fo=2, routed)           0.403     8.006    keypress_controller_inst/l_hold/counter[0]_i_4_n_0
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.130 r  keypress_controller_inst/l_hold/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.579     8.709    keypress_controller_inst/l_hold/FSM_sequential_state[1]_i_2_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.833 r  keypress_controller_inst/l_hold/counter[27]_i_2/O
                         net (fo=27, routed)          1.011     9.844    keypress_controller_inst/l_hold/counter[27]_i_2_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.152     9.996 r  keypress_controller_inst/l_hold/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.996    keypress_controller_inst/l_hold/counter[3]_i_1_n_0
    SLICE_X59Y32         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.851    keypress_controller_inst/l_hold/clk
    SLICE_X59Y32         FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y32         FDCE (Setup_fdce_C_D)        0.075    15.165    keypress_controller_inst/l_hold/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.446    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.099     1.686    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.731    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X50Y37         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.960    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y37         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X50Y37         FDPE (Hold_fdpe_C_D)         0.121     1.580    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tetris_controller_inst/active_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.584     1.467    tetris_controller_inst/CLK
    SLICE_X61Y28         FDCE                                         r  tetris_controller_inst/active_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  tetris_controller_inst/active_y_reg[0]/Q
                         net (fo=13, routed)          0.101     1.709    tetris_controller_inst/lfsr_inst/active_y_reg[2][0]
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  tetris_controller_inst/lfsr_inst/active_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    tetris_controller_inst/next_active_y[2]
    SLICE_X60Y28         FDCE                                         r  tetris_controller_inst/active_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.852     1.979    tetris_controller_inst/CLK
    SLICE_X60Y28         FDCE                                         r  tetris_controller_inst/active_y_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.121     1.601    tetris_controller_inst/active_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.444    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y33         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.098     1.683    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_1_in_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.048     1.731 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.731    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1_n_0
    SLICE_X49Y33         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.829     1.956    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y33         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.107     1.564    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    keypress_controller_inst/key_de/clk
    SLICE_X54Y34         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  keypress_controller_inst/key_de/key_reg[8]/Q
                         net (fo=8, routed)           0.063     1.672    keypress_controller_inst/key_de/key_reg_n_0_[8]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  keypress_controller_inst/key_de/key_down[117]_i_1/O
                         net (fo=1, routed)           0.000     1.717    keypress_controller_inst/key_de/p_0_in[117]
    SLICE_X55Y34         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    keypress_controller_inst/key_de/clk
    SLICE_X55Y34         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[117]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.091     1.549    keypress_controller_inst/key_de/key_down_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.446    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.131     1.718    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X50Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X50Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.960    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.120     1.579    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.446    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.135     1.722    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X50Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.960    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.121     1.580    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X52Y36         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  keypress_controller_inst/key_de/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.114     1.724    keypress_controller_inst/key_de/is_break
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  keypress_controller_inst/key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.769    keypress_controller_inst/key_de/been_break_i_1_n_0
    SLICE_X52Y34         FDCE                                         r  keypress_controller_inst/key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    keypress_controller_inst/key_de/clk
    SLICE_X52Y34         FDCE                                         r  keypress_controller_inst/key_de/been_break_reg/C
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         FDCE (Hold_fdce_C_D)         0.121     1.580    keypress_controller_inst/key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y35         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.143     1.730    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X52Y35         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.959    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y35         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X52Y35         FDCE (Hold_fdce_C_D)         0.052     1.533    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tetris_controller_inst/clk_fall_op/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/clk_fall_op/op_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.585     1.468    tetris_controller_inst/clk_fall_op/CLK
    SLICE_X58Y29         FDRE                                         r  tetris_controller_inst/clk_fall_op/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  tetris_controller_inst/clk_fall_op/delay_reg/Q
                         net (fo=1, routed)           0.062     1.658    divs/delay
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.099     1.757 r  divs/op_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    tetris_controller_inst/clk_fall_op/op_reg_0
    SLICE_X58Y29         FDRE                                         r  tetris_controller_inst/clk_fall_op/op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.853     1.980    tetris_controller_inst/clk_fall_op/CLK
    SLICE_X58Y29         FDRE                                         r  tetris_controller_inst/clk_fall_op/op_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.091     1.559    tetris_controller_inst/clk_fall_op/op_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tetris_controller_inst/lfsr_inst/random_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_type_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.511%)  route 0.133ns (48.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.584     1.467    tetris_controller_inst/lfsr_inst/CLK
    SLICE_X59Y28         FDCE                                         r  tetris_controller_inst/lfsr_inst/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  tetris_controller_inst/lfsr_inst/random_reg[0]/Q
                         net (fo=9, routed)           0.133     1.741    tetris_controller_inst/random[0]
    SLICE_X60Y27         FDCE                                         r  tetris_controller_inst/active_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.851     1.978    tetris_controller_inst/CLK
    SLICE_X60Y27         FDCE                                         r  tetris_controller_inst/active_type_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.059     1.539    tetris_controller_inst/active_type_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   divs/div_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   divs/div_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   divs/div_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   divs/div_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   divs/div_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   keypress_controller_inst/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   keypress_controller_inst/down_hold/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   keypress_controller_inst/down_hold/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   keypress_controller_inst/down_hold/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y33   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C



