{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651001063792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651001063792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 14:24:23 2022 " "Processing started: Tue Apr 26 14:24:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651001063792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001063792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001063792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651001064430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651001064430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twotoone/twotoone.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twotoone/twotoone.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOne " "Found entity 1: twoToOne" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompAddSub " "Found entity 1: twoCompAddSub" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocomp/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocomp/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "../twoComp/twoComp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoComp/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarytoseven/binarytoseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarytoseven/binarytoseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToSeven " "Found entity 1: binaryToSeven" {  } { { "../binaryToSeven/binaryToSeven.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryToSeven/binaryToSeven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarytodecimal/binarytodecimal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarytodecimal/binarytodecimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToDecimal " "Found entity 1: binaryToDecimal" {  } { { "../binaryToDecimal/binaryToDecimal.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryToDecimal/binaryToDecimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controllertester/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controllertester/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTester " "Found entity 1: controllerTester" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/accumulator/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/accumulator/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651001074732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/pinpout/pinpout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/pinpout/pinpout.v" { { "Info" "ISGN_ENTITY_NAME" "1 pInPOut " "Found entity 1: pInPOut" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c0 C0 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c0\" differs only in case from object \"C0\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3 C3 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c3\" differs only in case from object \"C3\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4 C4 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c4\" differs only in case from object \"C4\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c7 C7 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c7\" differs only in case from object \"C7\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c8 C8 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c8\" differs only in case from object \"C8\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c9 C9 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c9\" differs only in case from object \"C9\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c10 C10 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c10\" differs only in case from object \"C10\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c11 C11 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c11\" differs only in case from object \"C11\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c12 C12 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c12\" differs only in case from object \"C12\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c13 C13 trisc.v(7) " "Verilog HDL Declaration information at trisc.v(7): object \"c13\" differs only in case from object \"C13\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c14 C14 trisc.v(8) " "Verilog HDL Declaration information at trisc.v(8): object \"c14\" differs only in case from object \"C14\" in the same scope" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651001074743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc " "Found entity 1: trisc" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001074750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(10) " "Verilog HDL Instantiation warning at twoCompAddSub.v(10): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074751 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(11) " "Verilog HDL Instantiation warning at twoCompAddSub.v(11): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074751 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(12) " "Verilog HDL Instantiation warning at twoCompAddSub.v(12): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074752 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(13) " "Verilog HDL Instantiation warning at twoCompAddSub.v(13): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074752 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(6) " "Verilog HDL Instantiation warning at controllerTester.v(6): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(8) " "Verilog HDL Instantiation warning at controllerTester.v(8): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(9) " "Verilog HDL Instantiation warning at accumulator.v(9): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(10) " "Verilog HDL Instantiation warning at accumulator.v(10): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(12) " "Verilog HDL Instantiation warning at alu.v(12): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(20) " "Verilog HDL Instantiation warning at trisc.v(20): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074754 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(21) " "Verilog HDL Instantiation warning at trisc.v(21): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074754 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(23) " "Verilog HDL Instantiation warning at trisc.v(23): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074754 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(24) " "Verilog HDL Instantiation warning at trisc.v(24): instance has no name" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651001074754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc " "Elaborating entity \"trisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651001074819 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc.v(9) " "Net \"MDI\[7..4\]\" at trisc.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c5 0 trisc.v(7) " "Net \"c5\" at trisc.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PChex trisc.v(5) " "Output port \"PChex\" at trisc.v(5) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MARhex trisc.v(5) " "Output port \"MARhex\" at trisc.v(5) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDin trisc.v(6) " "Output port \"MDin\" at trisc.v(6) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 trisc.v(7) " "Output port \"c0\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 trisc.v(7) " "Output port \"c1\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 trisc.v(7) " "Output port \"c2\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 trisc.v(7) " "Output port \"c3\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c4 trisc.v(7) " "Output port \"c4\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 trisc.v(7) " "Output port \"c7\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c8 trisc.v(7) " "Output port \"c8\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c9 trisc.v(7) " "Output port \"c9\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c10 trisc.v(7) " "Output port \"c10\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c11 trisc.v(7) " "Output port \"c11\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c12 trisc.v(7) " "Output port \"c12\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c13 trisc.v(7) " "Output port \"c13\" at trisc.v(7) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c14 trisc.v(8) " "Output port \"c14\" at trisc.v(8) has no driver" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651001074823 "|trisc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pInPOut pInPOut:IR " "Elaborating entity \"pInPOut\" for hierarchy \"pInPOut:IR\"" {  } { { "trisc.v" "IR" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTester controllerTester:comb_3 " "Elaborating entity \"controllerTester\" for hierarchy \"controllerTester:comb_3\"" {  } { { "trisc.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder controllerTester:comb_3\|instructionDecoder:comb_3 " "Elaborating entity \"instructionDecoder\" for hierarchy \"controllerTester:comb_3\|instructionDecoder:comb_3\"" {  } { { "../controllerTester/controllerTester.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074843 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructionDecoder.v(5) " "Verilog HDL Case Statement warning at instructionDecoder.v(5): incomplete case statement has no default case item" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074845 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k instructionDecoder.v(4) " "Inferred latch for \"k\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j instructionDecoder.v(4) " "Inferred latch for \"j\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i instructionDecoder.v(4) " "Inferred latch for \"i\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h instructionDecoder.v(4) " "Inferred latch for \"h\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g instructionDecoder.v(4) " "Inferred latch for \"g\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f instructionDecoder.v(4) " "Inferred latch for \"f\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e instructionDecoder.v(4) " "Inferred latch for \"e\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d instructionDecoder.v(4) " "Inferred latch for \"d\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c instructionDecoder.v(4) " "Inferred latch for \"c\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b instructionDecoder.v(4) " "Inferred latch for \"b\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a instructionDecoder.v(4) " "Inferred latch for \"a\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074846 "|trisc|controllerTester:comb_3|instructionDecoder:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controllerTester:comb_3\|controller:comb_4 " "Elaborating entity \"controller\" for hierarchy \"controllerTester:comb_3\|controller:comb_4\"" {  } { { "../controllerTester/controllerTester.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074848 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U controller.v(15) " "Inferred latch for \"nextstate.U\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T controller.v(15) " "Inferred latch for \"nextstate.T\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S controller.v(15) " "Inferred latch for \"nextstate.S\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R controller.v(15) " "Inferred latch for \"nextstate.R\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q controller.v(15) " "Inferred latch for \"nextstate.Q\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P controller.v(15) " "Inferred latch for \"nextstate.P\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O controller.v(15) " "Inferred latch for \"nextstate.O\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N controller.v(15) " "Inferred latch for \"nextstate.N\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M controller.v(15) " "Inferred latch for \"nextstate.M\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L controller.v(15) " "Inferred latch for \"nextstate.L\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K controller.v(15) " "Inferred latch for \"nextstate.K\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J controller.v(15) " "Inferred latch for \"nextstate.J\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074850 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I controller.v(15) " "Inferred latch for \"nextstate.I\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(15) " "Inferred latch for \"nextstate.H\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(15) " "Inferred latch for \"nextstate.G\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(15) " "Inferred latch for \"nextstate.F\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(15) " "Inferred latch for \"nextstate.E\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(15) " "Inferred latch for \"nextstate.D\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(15) " "Inferred latch for \"nextstate.C\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(15) " "Inferred latch for \"nextstate.B\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001074851 "|trisc|controllerTester:comb_3|controller:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_4 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_4\"" {  } { { "trisc.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651001074854 "|trisc|alu:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651001074854 "|trisc|alu:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompAddSub alu:comb_4\|twoCompAddSub:comb_3 " "Elaborating entity \"twoCompAddSub\" for hierarchy \"alu:comb_4\|twoCompAddSub:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav alu:comb_4\|twoCompAddSub:comb_3\|FAbehav:comb_4 " "Elaborating entity \"FAbehav\" for hierarchy \"alu:comb_4\|twoCompAddSub:comb_3\|FAbehav:comb_4\"" {  } { { "../twoCompAddSub/twoCompAddSub.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp alu:comb_4\|twoComp:comb_26 " "Elaborating entity \"twoComp\" for hierarchy \"alu:comb_4\|twoComp:comb_26\"" {  } { { "../alu/alu.v" "comb_26" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:comb_5 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:comb_5\"" {  } { { "trisc.v" "comb_5" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOne accumulator:comb_5\|twoToOne:comb_3 " "Elaborating entity \"twoToOne\" for hierarchy \"accumulator:comb_5\|twoToOne:comb_3\"" {  } { { "../accumulator/accumulator.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter accumulator:comb_5\|binaryCounter:comb_4 " "Elaborating entity \"binaryCounter\" for hierarchy \"accumulator:comb_5\|binaryCounter:comb_4\"" {  } { { "../accumulator/accumulator.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(15) " "Verilog HDL assignment warning at binaryCounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651001074869 "|trisc|accumulator:comb_5|binaryCounter:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc.v" "DivideX2" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc.v" "AddressGen" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc.v" "RAM" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001074935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651001074935 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651001074935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651001075004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001075004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001075004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[3\] " "Net \"accToAlu\[3\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[3\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[2\] " "Net \"accToAlu\[2\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[2\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[1\] " "Net \"accToAlu\[1\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[1\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[0\] " "Net \"accToAlu\[0\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[0\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075037 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651001075037 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[3\] " "Net \"accToAlu\[3\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[3\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[2\] " "Net \"accToAlu\[2\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[2\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[1\] " "Net \"accToAlu\[1\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[1\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[0\] " "Net \"accToAlu\[0\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[0\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075038 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651001075038 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[3\] " "Net \"accToAlu\[3\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[3\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[2\] " "Net \"accToAlu\[2\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[2\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[1\] " "Net \"accToAlu\[1\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[1\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "accToAlu\[0\] " "Net \"accToAlu\[0\]\" is missing source, defaulting to GND" {  } { { "trisc.v" "accToAlu\[0\]" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651001075039 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651001075039 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[0\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075107 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[1\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075107 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[2\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075107 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[3\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075107 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651001075107 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651001075107 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651001075221 "|trisc|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651001075221 ""}
{ "Warning" "WMLS_MLS_REDUCED_DFFS_HEAD" "" "Reduced registers with stuck control signals" { { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[0\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[0\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651001075285 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[1\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[1\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651001075285 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[2\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[2\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651001075285 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "binaryCounter:comb_6\|Q\[3\] aload clrn & (!prn # adata) " "Reduced register \"binaryCounter:comb_6\|Q\[3\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1651001075285 ""}  } {  } 0 13006 "Reduced registers with stuck control signals" 0 0 "Analysis & Synthesis" 0 -1 1651001075285 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[7\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075295 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[6\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075295 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[5\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075295 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[4\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/db/altsyncram_ene1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075295 "|trisc|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651001075295 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651001075295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651001075507 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[0\] GND " "Pin \"PChex\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[1\] GND " "Pin \"PChex\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[2\] GND " "Pin \"PChex\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[3\] GND " "Pin \"PChex\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[4\] GND " "Pin \"PChex\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[5\] GND " "Pin \"PChex\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[6\] GND " "Pin \"PChex\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|PChex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[0\] GND " "Pin \"MARhex\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[1\] GND " "Pin \"MARhex\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[2\] GND " "Pin \"MARhex\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[3\] GND " "Pin \"MARhex\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[4\] GND " "Pin \"MARhex\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[5\] GND " "Pin \"MARhex\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[6\] GND " "Pin \"MARhex\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MARhex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[0\] GND " "Pin \"MDout\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[1\] GND " "Pin \"MDout\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[2\] GND " "Pin \"MDout\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[3\] GND " "Pin \"MDout\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[4\] GND " "Pin \"MDout\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[5\] GND " "Pin \"MDout\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[6\] GND " "Pin \"MDout\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[7\] GND " "Pin \"MDout\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[8\] GND " "Pin \"MDout\[8\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[9\] GND " "Pin \"MDout\[9\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[10\] GND " "Pin \"MDout\[10\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[11\] GND " "Pin \"MDout\[11\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[12\] GND " "Pin \"MDout\[12\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[13\] GND " "Pin \"MDout\[13\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[0\] GND " "Pin \"MDin\[0\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[1\] GND " "Pin \"MDin\[1\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[2\] GND " "Pin \"MDin\[2\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[3\] GND " "Pin \"MDin\[3\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[4\] GND " "Pin \"MDin\[4\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[5\] GND " "Pin \"MDin\[5\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[6\] GND " "Pin \"MDin\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[7\] GND " "Pin \"MDin\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[8\] GND " "Pin \"MDin\[8\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[9\] GND " "Pin \"MDin\[9\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[10\] GND " "Pin \"MDin\[10\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[11\] GND " "Pin \"MDin\[11\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[12\] GND " "Pin \"MDin\[12\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[13\] GND " "Pin \"MDin\[13\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|MDin[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 GND " "Pin \"c4\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c5 GND " "Pin \"c5\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c5"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7 GND " "Pin \"c7\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c7"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8 GND " "Pin \"c8\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c8"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9 GND " "Pin \"c9\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c9"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10 GND " "Pin \"c10\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c10"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11 GND " "Pin \"c11\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c11"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c13"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14 GND " "Pin \"c14\" is stuck at GND" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651001075525 "|trisc|c14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651001075525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651001075612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/output_files/trisc.map.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/output_files/trisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001075669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651001075872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651001075872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[0\] " "No output dependent on input pin \"DataIn\[0\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[1\] " "No output dependent on input pin \"DataIn\[1\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[2\] " "No output dependent on input pin \"DataIn\[2\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[3\] " "No output dependent on input pin \"DataIn\[3\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startStop " "No output dependent on input pin \"startStop\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|startStop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RW " "No output dependent on input pin \"RW\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|RW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode " "No output dependent on input pin \"Mode\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|Mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[7\] " "No output dependent on input pin \"DataIn\[7\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[6\] " "No output dependent on input pin \"DataIn\[6\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[5\] " "No output dependent on input pin \"DataIn\[5\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[4\] " "No output dependent on input pin \"DataIn\[4\]\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|DataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClockIn " "No output dependent on input pin \"ClockIn\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|ClockIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClearAddGen " "No output dependent on input pin \"ClearAddGen\"" {  } { { "trisc.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc/trisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651001075939 "|trisc|ClearAddGen"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651001075939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651001075939 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651001075939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651001075939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651001075982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 14:24:35 2022 " "Processing ended: Tue Apr 26 14:24:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651001075982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651001075982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651001075982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651001075982 ""}
