Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Mon Feb 23 01:05:37 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.231        0.000                      0                31290        0.023        0.000                      0                31290        4.427        0.000                       0                 12477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.231        0.000                      0                31290        0.023        0.000                      0                31290        4.427        0.000                       0                 12477  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 4.155ns (72.750%)  route 1.556ns (27.250%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.892 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.920    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry_n_0
    SLICE_X5Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.065 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=1, routed)           0.335     4.400    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[46]
    SLICE_X6Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.464 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9/O
                         net (fo=1, routed)           0.011     4.475    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.713 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.741    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9_n_0
    SLICE_X6Y124         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.887 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9/O[7]
                         net (fo=2, routed)           0.340     5.227    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[61]
    SLICE_X4Y127         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.404 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9/O
                         net (fo=1, routed)           0.024     5.428    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.630 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.658    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0][0]
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.755 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.031     5.786    bd_0_i/hls_inst/inst/stencil_stage_4_U0/p_0_in
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y128         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 4.130ns (72.643%)  route 1.555ns (27.357%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.892 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.920    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry_n_0
    SLICE_X5Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.065 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=1, routed)           0.335     4.400    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[46]
    SLICE_X6Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.464 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9/O
                         net (fo=1, routed)           0.011     4.475    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.713 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.741    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9_n_0
    SLICE_X6Y124         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.887 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9/O[7]
                         net (fo=2, routed)           0.340     5.227    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[61]
    SLICE_X4Y127         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.404 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9/O
                         net (fo=1, routed)           0.024     5.428    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.630 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.658    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0][0]
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.730 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.030     5.760    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22_n_66
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y128         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 4.159ns (74.204%)  route 1.446ns (25.796%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.951 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     4.223    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.397 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     4.408    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.604 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.632    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.777 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     5.096    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     5.243 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     5.269    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.475 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.649 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[7]
                         net (fo=1, routed)           0.031     5.680    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_26
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y127         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 4.116ns (73.447%)  route 1.488ns (26.553%))
  Logic Levels:           16  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.523 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.551    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0][0]
    SLICE_X4Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.648 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.031     5.679    bd_0_i/hls_inst/inst/stencil_stage_29_U0/p_0_in
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y173         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 4.158ns (74.199%)  route 1.446ns (25.801%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.951 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     4.223    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.397 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     4.408    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.604 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.632    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.777 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     5.096    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     5.243 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     5.269    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.475 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.648 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[5]
                         net (fo=1, routed)           0.031     5.679    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_28
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y127         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 4.142ns (73.937%)  route 1.460ns (26.063%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.646 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[7]
                         net (fo=1, routed)           0.031     5.677    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_26
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y172         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 4.141ns (73.933%)  route 1.460ns (26.067%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.645 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[5]
                         net (fo=1, routed)           0.031     5.676    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_28
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y172         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 4.142ns (74.112%)  route 1.447ns (25.888%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/CLK
    DSP48E2_X0Y48        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.654    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.951 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     4.223    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.397 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     4.408    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.604 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.632    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.777 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     5.096    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     5.243 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     5.269    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.475 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.632 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[6]
                         net (fo=1, routed)           0.032     5.664    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_27
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y127         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 4.125ns (73.845%)  route 1.461ns (26.155%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.629 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[6]
                         net (fo=1, routed)           0.032     5.661    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_27
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y172         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 4.091ns (73.341%)  route 1.487ns (26.659%))
  Logic Levels:           16  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/CLK
    DSP48E2_X0Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     3.381    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.587 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.615    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.724 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     4.093    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.272 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     4.283    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.431 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.459    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.545 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     5.038    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     5.217 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.472 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.500    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.523 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.551    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0][0]
    SLICE_X4Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.623 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.030     5.653    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122_n_66
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y173         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_0261211_fu_146_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_028_11112_fu_130_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.012     0.012    bd_0_i/hls_inst/inst/stencil_stage_1_U0/ap_clk
    SLICE_X8Y164         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_0261211_fu_146_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_0261211_fu_146_reg[21]/Q
                         net (fo=2, routed)           0.037     0.088    bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_0261211_fu_146[21]
    SLICE_X8Y164         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_028_11112_fu_130_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.018     0.018    bd_0_i/hls_inst/inst/stencil_stage_1_U0/ap_clk
    SLICE_X8Y164         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_028_11112_fu_130_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y164         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/stencil_stage_1_U0/p_0_0_028_11112_fu_130_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_028_11112_fu_130_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stencil_stage_27_U0/ap_clk
    SLICE_X35Y169        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146_reg[5]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146[5]
    SLICE_X35Y169        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_028_11112_fu_130_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/stencil_stage_27_U0/ap_clk
    SLICE_X35Y169        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_028_11112_fu_130_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y169        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_028_11112_fu_130_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/read_input_U0/in_read_reg_157_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/read_input_U0/ap_clk
    SLICE_X34Y155        FDRE                                         r  bd_0_i/hls_inst/inst/read_input_U0/in_read_reg_157_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y155        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/read_input_U0/in_read_reg_157_reg[61]/Q
                         net (fo=1, routed)           0.059     0.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[61]_1[59]
    SLICE_X34Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.039     0.039    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X34Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X34Y154        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_load_reg_927_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stencil_stage_27_U0/ap_clk
    SLICE_X34Y169        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146_reg[11]/Q
                         net (fo=2, routed)           0.042     0.094    bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_fu_146[11]
    SLICE_X34Y169        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_load_reg_927_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/stencil_stage_27_U0/ap_clk
    SLICE_X34Y169        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_load_reg_927_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y169        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/stencil_stage_27_U0/p_0_0_0261211_load_reg_927_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_fu_146_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_load_reg_927_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.746%)  route 0.043ns (52.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stencil_stage_23_U0/ap_clk
    SLICE_X31Y136        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_fu_146_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_fu_146_reg[5]/Q
                         net (fo=2, routed)           0.043     0.095    bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_fu_146[5]
    SLICE_X31Y136        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_load_reg_927_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/stencil_stage_23_U0/ap_clk
    SLICE_X31Y136        FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_load_reg_927_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y136        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/stencil_stage_23_U0/p_0_0_0261211_load_reg_927_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/read_input_U0/in_read_reg_157_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/read_input_U0/ap_clk
    SLICE_X30Y155        FDRE                                         r  bd_0_i/hls_inst/inst/read_input_U0/in_read_reg_157_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y155        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/read_input_U0/in_read_reg_157_reg[32]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[61]_1[30]
    SLICE_X31Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.039     0.039    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X31Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X31Y155        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     0.078    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_0271013_fu_150_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_028914_fu_134_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.746%)  route 0.043ns (52.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.012     0.012    bd_0_i/hls_inst/inst/stencil_stage_11_U0/ap_clk
    SLICE_X13Y52         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_0271013_fu_150_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_0271013_fu_150_reg[19]/Q
                         net (fo=2, routed)           0.043     0.094    bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_0271013_fu_150[19]
    SLICE_X13Y52         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_028914_fu_134_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.018     0.018    bd_0_i/hls_inst/inst/stencil_stage_11_U0/ap_clk
    SLICE_X13Y52         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_028914_fu_134_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y52         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/stencil_stage_11_U0/p_0_0_028914_fu_134_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_0261211_fu_146_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_028_11112_fu_130_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stencil_stage_12_U0/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_0261211_fu_146_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_0261211_fu_146_reg[8]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_0261211_fu_146[8]
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_028_11112_fu_130_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/stencil_stage_12_U0/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_028_11112_fu_130_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X9Y37          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/stencil_stage_12_U0/p_0_0_028_11112_fu_130_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stencil_stage_17_U0/ap_clk
    SLICE_X43Y86         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146_reg[14]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146[14]
    SLICE_X43Y86         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/stencil_stage_17_U0/ap_clk
    SLICE_X43Y86         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y86         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stencil_stage_17_U0/ap_clk
    SLICE_X45Y88         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146_reg[19]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_0261211_fu_146[19]
    SLICE_X45Y88         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/stencil_stage_17_U0/ap_clk
    SLICE_X45Y88         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y88         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/stencil_stage_17_U0/p_0_0_028_11112_fu_130_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y67   bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y67   bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y23   bd_0_i/hls_inst/inst/inter_strm_10_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y23   bd_0_i/hls_inst/inst/inter_strm_10_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y16   bd_0_i/hls_inst/inst/inter_strm_11_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y16   bd_0_i/hls_inst/inst/inter_strm_11_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y12   bd_0_i/hls_inst/inst/inter_strm_12_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y12   bd_0_i/hls_inst/inst/inter_strm_12_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y12   bd_0_i/hls_inst/inst/inter_strm_13_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y12   bd_0_i/hls_inst/inst/inter_strm_13_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y156  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y156  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y156  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y156  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y157  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMB_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X32Y177        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y177        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[13]
                                                                      r  m_axi_gmem1_wdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X36Y174        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[15]
                                                                      r  m_axi_gmem1_wdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y177        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y177        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[19]
                                                                      r  m_axi_gmem1_wdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y177        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y177        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[20]
                                                                      r  m_axi_gmem1_wdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y176        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y176        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[21]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[21]
                                                                      r  m_axi_gmem1_wdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y177        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y177        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[3]
                                                                      r  m_axi_gmem1_wdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y176        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y176        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[5]
                                                                      r  m_axi_gmem1_wdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X32Y177        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y177        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[7]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[7]
                                                                      r  m_axi_gmem1_wdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.036     0.036    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y176        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y176        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[9]/Q
                         net (fo=0)                   0.000     0.135    m_axi_gmem1_wdata[9]
                                                                      r  m_axi_gmem1_wdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.035     0.035    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X32Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y175        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/Q
                         net (fo=0)                   0.000     0.134    m_axi_gmem1_wdata[17]
                                                                      r  m_axi_gmem1_wdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y146        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y146        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[14]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[14]
                                                                      r  m_axi_gmem0_araddr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y147        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[22]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[22]
                                                                      r  m_axi_gmem0_araddr[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y148        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[30]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[30]
                                                                      r  m_axi_gmem0_araddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y149        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[38]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[38]
                                                                      r  m_axi_gmem0_araddr[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y150        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[46]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[46]
                                                                      r  m_axi_gmem0_araddr[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y151        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[54]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[54]
                                                                      r  m_axi_gmem0_araddr[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y152        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y152        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[62]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[62]
                                                                      r  m_axi_gmem0_araddr[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X29Y145        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y145        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[6]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_gmem0_araddr[6]
                                                                      r  m_axi_gmem0_araddr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_awaddr[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X48Y170        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y170        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[40]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem1_awaddr[40]
                                                                      r  m_axi_gmem1_awaddr[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_awaddr[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X48Y176        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[50]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem1_awaddr[50]
                                                                      r  m_axi_gmem1_awaddr[50] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          2558 Endpoints
Min Delay          2558 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 3.808ns (70.987%)  route 1.556ns (29.013%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.232    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.470 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.498    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry_n_0
    SLICE_X5Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.643 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=1, routed)           0.335     3.978    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[46]
    SLICE_X6Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.042 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9/O
                         net (fo=1, routed)           0.011     4.053    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.291 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.319    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9_n_0
    SLICE_X6Y124         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.465 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9/O[7]
                         net (fo=2, routed)           0.340     4.805    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[61]
    SLICE_X4Y127         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.982 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9/O
                         net (fo=1, routed)           0.024     5.006    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.208 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.236    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0][0]
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.333 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.031     5.364    bd_0_i/hls_inst/inst/stencil_stage_4_U0/p_0_in
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/tmp_47_reg_943_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 3.783ns (70.865%)  route 1.555ns (29.135%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.232    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.470 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.498    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry_n_0
    SLICE_X5Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.643 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=1, routed)           0.335     3.978    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[46]
    SLICE_X6Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.042 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9/O
                         net (fo=1, routed)           0.011     4.053    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.291 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.319    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9_n_0
    SLICE_X6Y124         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.465 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9/O[7]
                         net (fo=2, routed)           0.340     4.805    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[61]
    SLICE_X4Y127         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.982 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9/O
                         net (fo=1, routed)           0.024     5.006    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.208 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.236    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0][0]
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.308 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.030     5.338    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22_n_66
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[36]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 3.812ns (72.501%)  route 1.446ns (27.499%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.232    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.529 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     3.801    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     3.975 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     3.986    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.182 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.210    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.355 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     4.674    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.821 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     4.847    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.053 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.081    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.227 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[7]
                         net (fo=1, routed)           0.031     5.258    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_26
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[35]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 3.769ns (71.694%)  route 1.488ns (28.306%))
  Logic Levels:           16  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     2.959    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.165 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.193    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.302 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     3.671    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.850 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     3.861    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.009 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.037    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.123 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     4.616    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.795 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     4.809    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.050 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.078    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.101 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.129    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0][0]
    SLICE_X4Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.226 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.031     5.257    bd_0_i/hls_inst/inst/stencil_stage_29_U0/p_0_in
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/tmp_65_reg_943_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 3.811ns (72.496%)  route 1.446ns (27.504%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.232    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.529 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     3.801    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     3.975 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     3.986    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.182 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.210    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.355 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     4.674    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.821 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     4.847    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.053 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.081    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.226 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[5]
                         net (fo=1, routed)           0.031     5.257    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_28
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[33]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 3.795ns (72.217%)  route 1.460ns (27.783%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     2.959    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.165 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.193    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.302 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     3.671    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.850 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     3.861    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.009 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.037    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.123 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     4.616    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.795 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     4.809    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.050 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.078    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.224 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[7]
                         net (fo=1, routed)           0.031     5.255    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_26
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[35]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.254ns  (logic 3.794ns (72.211%)  route 1.460ns (27.789%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     2.959    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.165 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.193    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.302 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     3.671    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.850 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     3.861    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.009 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.037    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.123 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     4.616    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.795 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     4.809    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.050 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.078    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.223 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[5]
                         net (fo=1, routed)           0.031     5.254    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_28
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[33]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.242ns  (logic 3.795ns (72.398%)  route 1.447ns (27.602%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.715     3.232    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0_n_88
    SLICE_X5Y119         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.529 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry/O[7]
                         net (fo=1, routed)           0.272     3.801    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__1[40]
    SLICE_X6Y122         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     3.975 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9/O
                         net (fo=1, routed)           0.011     3.986    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.182 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9/CO[7]
                         net (fo=1, routed)           0.028     4.210    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9_n_0
    SLICE_X6Y123         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.355 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9/O[5]
                         net (fo=2, routed)           0.319     4.674    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/sext_ln525_36_fu_539_p1[51]
    SLICE_X4Y126         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.821 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9/O
                         net (fo=1, routed)           0.026     4.847    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9_n_0
    SLICE_X4Y126         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     5.053 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9/CO[7]
                         net (fo=1, routed)           0.028     5.081    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9_n_0
    SLICE_X4Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.210 r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9/O[6]
                         net (fo=1, routed)           0.032     5.242    bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21_n_27
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_4_U0/ap_clk
    SLICE_X4Y127         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_949_reg[34]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 3.778ns (72.113%)  route 1.461ns (27.887%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     2.959    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.165 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.193    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.302 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     3.671    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.850 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     3.861    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.009 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.037    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.123 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     4.616    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.795 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     4.809    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.050 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.078    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.207 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/O[6]
                         net (fo=1, routed)           0.032     5.239    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121_n_27
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y172         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[34]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.231ns  (logic 3.744ns (71.573%)  route 1.487ns (28.427%))
  Logic Levels:           16  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/PCIN[47]
    DSP48E2_X0Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.442     2.959    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0_n_86
    SLICE_X4Y174         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.165 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.193    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry_n_0
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.302 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0/O[4]
                         net (fo=1, routed)           0.369     3.671    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__1[45]
    SLICE_X6Y172         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.850 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16/O
                         net (fo=1, routed)           0.011     3.861    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.009 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16/CO[7]
                         net (fo=1, routed)           0.028     4.037    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.123 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16/O[2]
                         net (fo=2, routed)           0.493     4.616    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/sext_ln525_48_fu_539_p1[48]
    SLICE_X4Y171         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.795 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16/O
                         net (fo=1, routed)           0.014     4.809    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16_n_0
    SLICE_X4Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.050 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.078    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16_n_0
    SLICE_X4Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.101 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16/CO[7]
                         net (fo=1, routed)           0.028     5.129    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0][0]
    SLICE_X4Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.201 r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.030     5.231    bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122_n_66
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026     0.026    bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_clk
    SLICE_X4Y173         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_949_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X34Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X2Y168         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X2Y168         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[14]
    SLICE_X1Y168         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X1Y168         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[17]
    SLICE_X1Y167         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X1Y167         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[18] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[18]
    SLICE_X1Y165         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X1Y165         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[28]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[28] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[28]
    SLICE_X1Y169         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X1Y169         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[5] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[5]
    SLICE_X2Y168         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X2Y168         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=7, unset)            0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X32Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=5, unset)            0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X32Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X34Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y163        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C





