

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Wed Nov  1 04:13:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   109138|   109138|  1.091 ms|  1.091 ms|  109138|  109138|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU1_BH  |    17040|    17040|       142|          -|          -|   120|        no|
        |- EXPORT    |    92096|    92096|     23024|          -|          -|     4|        no|
        | + ROW      |    11505|    11505|       767|          -|          -|    15|        no|
        |  ++ ROW.1  |      765|      765|         3|          -|          -|   255|        no|
        | + ROW      |    11505|    11505|       767|          -|          -|    15|        no|
        |  ++ ROW.1  |      765|      765|         3|          -|          -|   255|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 11 8 
8 --> 9 7 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 20 17 
17 --> 18 16 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 25 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 26 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_21, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 33 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln124 = store i7 0, i7 %indvar_flatten" [src/conv1.cpp:124]   --->   Operation 34 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln124 = store i4 0, i4 %bout" [src/conv1.cpp:124]   --->   Operation 35 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln124 = store i4 0, i4 %bh" [src/conv1.cpp:124]   --->   Operation 36 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln124 = br void %BW" [src/conv1.cpp:124]   --->   Operation 37 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/conv1.cpp:124]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln124 = icmp_eq  i7 %indvar_flatten_load, i7 120" [src/conv1.cpp:124]   --->   Operation 39 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln124_2 = add i7 %indvar_flatten_load, i7 1" [src/conv1.cpp:124]   --->   Operation 40 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.inc38, void %EXPORT" [src/conv1.cpp:124]   --->   Operation 41 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bh_load = load i4 %bh" [src/conv1.cpp:125]   --->   Operation 42 'load' 'bh_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:124]   --->   Operation 43 'load' 'bout_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln124 = add i4 %bout_load, i4 1" [src/conv1.cpp:124]   --->   Operation 44 'add' 'add_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln125 = icmp_eq  i4 %bh_load, i4 15" [src/conv1.cpp:125]   --->   Operation 45 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.39ns)   --->   "%select_ln124 = select i1 %icmp_ln125, i4 0, i4 %bh_load" [src/conv1.cpp:124]   --->   Operation 46 'select' 'select_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%select_ln124_1 = select i1 %icmp_ln125, i4 %add_ln124, i4 %bout_load" [src/conv1.cpp:124]   --->   Operation 47 'select' 'select_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i4 %select_ln124_1" [src/conv1.cpp:130]   --->   Operation 48 'zext' 'zext_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i4 %select_ln124_1" [src/conv1.cpp:130]   --->   Operation 49 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln130, i4 0" [src/conv1.cpp:130]   --->   Operation 50 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln130 = sub i7 %tmp_9_cast, i7 %zext_ln130" [src/conv1.cpp:130]   --->   Operation 51 'sub' 'sub_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%trunc_ln124 = trunc i4 %add_ln124" [src/conv1.cpp:124]   --->   Operation 52 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%trunc_ln124_1 = trunc i4 %bout_load" [src/conv1.cpp:124]   --->   Operation 53 'trunc' 'trunc_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%select_ln124_2 = select i1 %icmp_ln125, i3 %trunc_ln124, i3 %trunc_ln124_1" [src/conv1.cpp:124]   --->   Operation 54 'select' 'select_ln124_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_1)   --->   "%zext_ln124 = zext i3 %select_ln124_2" [src/conv1.cpp:124]   --->   Operation 55 'zext' 'zext_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln124_1 = add i6 %zext_ln124, i6 %out_read" [src/conv1.cpp:124]   --->   Operation 56 'add' 'add_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i6 %add_ln124_1" [src/conv1.cpp:124]   --->   Operation 57 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln124_1" [src/conv1.cpp:124]   --->   Operation 58 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:124]   --->   Operation 59 'load' 'conv1_biases_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i4 %select_ln124" [src/conv1.cpp:130]   --->   Operation 60 'zext' 'zext_ln130_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i7 %sub_ln130, i7 %zext_ln130_3" [src/conv1.cpp:130]   --->   Operation 61 'add' 'add_ln130' <Predicate = (!icmp_ln124)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%add_ln125 = add i4 %select_ln124, i4 1" [src/conv1.cpp:125]   --->   Operation 62 'add' 'add_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln125 = store i7 %add_ln124_2, i7 %indvar_flatten" [src/conv1.cpp:125]   --->   Operation 63 'store' 'store_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln125 = store i4 %select_ln124_1, i4 %bout" [src/conv1.cpp:125]   --->   Operation 64 'store' 'store_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln125 = store i4 %add_ln125, i4 %bh" [src/conv1.cpp:125]   --->   Operation 65 'store' 'store_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bout_1 = alloca i32 1"   --->   Operation 66 'alloca' 'bout_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_read, i10 0"   --->   Operation 67 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %p_shl"   --->   Operation 68 'zext' 'p_shl_cast' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_read, i2 0"   --->   Operation 69 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %p_shl1"   --->   Operation 70 'zext' 'p_shl1_cast' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.87ns)   --->   "%empty = sub i19 %p_shl_cast, i19 %p_shl1_cast"   --->   Operation 71 'sub' 'empty' <Predicate = (icmp_ln124)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast7 = sext i19 %empty"   --->   Operation 72 'sext' 'p_cast7' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%empty_75 = add i64 %p_cast7, i64 %output_ftmap_read"   --->   Operation 73 'add' 'empty_75' <Predicate = (icmp_ln124)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.78ns)   --->   "%tmp1 = add i7 %out_cast, i7 1"   --->   Operation 74 'add' 'tmp1' <Predicate = (icmp_ln124)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 0, i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 75 'store' 'store_ln137' <Predicate = (icmp_ln124)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln137 = br void %ROW" [src/conv1.cpp:137]   --->   Operation 76 'br' 'br_ln137' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:124]   --->   Operation 77 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:124]   --->   Operation 78 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln130, i7 0" [src/conv1.cpp:130]   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.06ns)   --->   "%call_ln124 = call void @export_output_buffer_c1_Pipeline_BW, i32 %bitcast_ln124, i14 %tmp_1, i7 %add_ln130, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:124]   --->   Operation 80 'call' 'call_ln124' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RELU1_BH_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv1.cpp:125]   --->   Operation 83 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln124 = call void @export_output_buffer_c1_Pipeline_BW, i32 %bitcast_ln124, i14 %tmp_1, i7 %add_ln130, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:124]   --->   Operation 84 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln125 = br void %BW" [src/conv1.cpp:125]   --->   Operation 85 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.35>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%bout_2 = load i4 %bout_1"   --->   Operation 86 'load' 'bout_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bout_1_cast = zext i4 %bout_2"   --->   Operation 87 'zext' 'bout_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_76 = trunc i4 %bout_2"   --->   Operation 88 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_76, i4 0"   --->   Operation 89 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.77ns)   --->   "%empty_77 = sub i7 %tmp_12_cast, i7 %bout_1_cast"   --->   Operation 90 'sub' 'empty_77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i4 %bout_2" [src/conv1.cpp:137]   --->   Operation 91 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %bout_2" [src/conv1.cpp:137]   --->   Operation 92 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bout_2, i32 3" [src/conv1.cpp:137]   --->   Operation 93 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp_7, void %ROW.split, void %for.end66" [src/conv1.cpp:137]   --->   Operation 94 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.78ns)   --->   "%empty_78 = add i7 %zext_ln137, i7 %out_cast" [src/conv1.cpp:137]   --->   Operation 95 'add' 'empty_78' <Predicate = (!tmp_7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_78" [src/conv1.cpp:137]   --->   Operation 96 'zext' 'p_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (2.49ns)   --->   "%empty_79 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:137]   --->   Operation 97 'mul' 'empty_79' <Predicate = (!tmp_7)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast10 = zext i25 %empty_79" [src/conv1.cpp:137]   --->   Operation 98 'zext' 'p_cast10' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.08ns)   --->   "%empty_80 = add i64 %p_cast10, i64 %empty_75" [src/conv1.cpp:137]   --->   Operation 99 'add' 'empty_80' <Predicate = (!tmp_7)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_80, i32 2, i32 63" [src/conv1.cpp:139]   --->   Operation 100 'partselect' 'trunc_ln5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i62 %trunc_ln5" [src/conv1.cpp:139]   --->   Operation 101 'sext' 'sext_ln139' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln139" [src/conv1.cpp:139]   --->   Operation 102 'getelementptr' 'output_r_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [src/conv1.cpp:143]   --->   Operation 103 'ret' 'ret_ln143' <Predicate = (tmp_7)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:137]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:137]   --->   Operation 105 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (7.30ns)   --->   "%empty_81 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr, i32 3825" [src/conv1.cpp:139]   --->   Operation 106 'writereq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln139 = br void %for.body50" [src/conv1.cpp:139]   --->   Operation 107 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 7 <SV = 4> <Delay = 4.34>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%bh_1 = phi i4 0, void %ROW.split, i4 %add_ln139, void %for.inc61" [src/conv1.cpp:139]   --->   Operation 108 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%bh_1_cast = zext i4 %bh_1" [src/conv1.cpp:139]   --->   Operation 109 'zext' 'bh_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.77ns)   --->   "%empty_82 = add i7 %empty_77, i7 %bh_1_cast" [src/conv1.cpp:139]   --->   Operation 110 'add' 'empty_82' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.79ns)   --->   "%icmp_ln139 = icmp_eq  i4 %bh_1, i4 15" [src/conv1.cpp:139]   --->   Operation 111 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln139 = add i4 %bh_1, i4 1" [src/conv1.cpp:139]   --->   Operation 112 'add' 'add_ln139' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.body50.split, void %for.inc64" [src/conv1.cpp:139]   --->   Operation 113 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:139]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:139]   --->   Operation 115 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln141 = br void %load-store-loop" [src/conv1.cpp:141]   --->   Operation 116 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.42>
ST_7 : Operation 117 [1/1] (0.77ns)   --->   "%empty_86 = add i7 %tmp1, i7 %zext_ln137" [src/conv1.cpp:137]   --->   Operation 117 'add' 'empty_86' <Predicate = (icmp_ln139)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast3 = zext i7 %empty_86" [src/conv1.cpp:137]   --->   Operation 118 'zext' 'p_cast3' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (2.49ns)   --->   "%empty_87 = mul i25 %p_cast3, i25 260100" [src/conv1.cpp:137]   --->   Operation 119 'mul' 'empty_87' <Predicate = (icmp_ln139)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast11 = zext i25 %empty_87" [src/conv1.cpp:137]   --->   Operation 120 'zext' 'p_cast11' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.08ns)   --->   "%empty_88 = add i64 %p_cast11, i64 %empty_75" [src/conv1.cpp:137]   --->   Operation 121 'add' 'empty_88' <Predicate = (icmp_ln139)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_88, i32 2, i32 63" [src/conv1.cpp:139]   --->   Operation 122 'partselect' 'trunc_ln139_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i62 %trunc_ln139_1" [src/conv1.cpp:139]   --->   Operation 123 'sext' 'sext_ln139_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%output_r_addr_290 = getelementptr i32 %output_r, i64 %sext_ln139_1" [src/conv1.cpp:139]   --->   Operation 124 'getelementptr' 'output_r_addr_290' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%loop_index = phi i8 0, void %for.body50.split, i8 %empty_84, void %load-store-loop.split"   --->   Operation 125 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%empty_83 = trunc i8 %loop_index"   --->   Operation 126 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.76ns)   --->   "%exitcond2 = icmp_eq  i8 %loop_index, i8 255"   --->   Operation 127 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.76ns)   --->   "%empty_84 = add i8 %loop_index, i8 1"   --->   Operation 128 'add' 'empty_84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %for.inc61"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %loop_index, i32 1, i32 7"   --->   Operation 130 'partselect' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_82, i7 %tmp_3" [src/conv1.cpp:139]   --->   Operation 131 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i14 %tmp_4" [src/conv1.cpp:139]   --->   Operation 132 'zext' 'tmp_19_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_19_cast" [src/conv1.cpp:139]   --->   Operation 133 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_19_cast" [src/conv1.cpp:139]   --->   Operation 134 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:139]   --->   Operation 135 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!exitcond2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 136 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:139]   --->   Operation 136 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!exitcond2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body50" [src/conv1.cpp:139]   --->   Operation 137 'br' 'br_ln139' <Predicate = (exitcond2)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.66>
ST_9 : Operation 138 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:139]   --->   Operation 138 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_9 : Operation 139 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:139]   --->   Operation 139 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_9 : Operation 140 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i1 %empty_83" [src/conv1.cpp:139]   --->   Operation 140 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%empty_85 = bitcast i32 %tmp" [src/conv1.cpp:139]   --->   Operation 142 'bitcast' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr, i32 %empty_85, i4 15" [src/conv1.cpp:139]   --->   Operation 143 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 7.30>
ST_11 : Operation 145 [5/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 145 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 146 [1/1] (7.30ns)   --->   "%empty_91 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr_290, i32 3825" [src/conv1.cpp:139]   --->   Operation 146 'writereq' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 6> <Delay = 7.30>
ST_12 : Operation 147 [4/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 147 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 7> <Delay = 7.30>
ST_13 : Operation 148 [3/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 148 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 8> <Delay = 7.30>
ST_14 : Operation 149 [2/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 149 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 9> <Delay = 7.30>
ST_15 : Operation 150 [1/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:137]   --->   Operation 150 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln137 = or i3 %trunc_ln137, i3 1" [src/conv1.cpp:137]   --->   Operation 151 'or' 'or_ln137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln137_cast = zext i3 %or_ln137" [src/conv1.cpp:137]   --->   Operation 152 'zext' 'or_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %or_ln137, i4 0" [src/conv1.cpp:137]   --->   Operation 153 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.77ns)   --->   "%empty_90 = sub i7 %tmp_2, i7 %or_ln137_cast" [src/conv1.cpp:137]   --->   Operation 154 'sub' 'empty_90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln139 = br void %for.body50.1" [src/conv1.cpp:139]   --->   Operation 155 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 16 <SV = 10> <Delay = 1.22>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%bh_2 = phi i4 %add_ln139_1, void %for.inc61.1, i4 0, void %for.inc64" [src/conv1.cpp:139]   --->   Operation 156 'phi' 'bh_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%bh_2_cast = zext i4 %bh_2" [src/conv1.cpp:139]   --->   Operation 157 'zext' 'bh_2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.77ns)   --->   "%empty_92 = add i7 %empty_90, i7 %bh_2_cast" [src/conv1.cpp:137]   --->   Operation 158 'add' 'empty_92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.79ns)   --->   "%icmp_ln139_1 = icmp_eq  i4 %bh_2, i4 15" [src/conv1.cpp:139]   --->   Operation 159 'icmp' 'icmp_ln139_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.79ns)   --->   "%add_ln139_1 = add i4 %bh_2, i4 1" [src/conv1.cpp:139]   --->   Operation 160 'add' 'add_ln139_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139_1, void %for.body50.1.split, void %for.inc64.1" [src/conv1.cpp:139]   --->   Operation 161 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:139]   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139_1)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:139]   --->   Operation 163 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139_1)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.42ns)   --->   "%br_ln141 = br void %load-store-loop.1" [src/conv1.cpp:141]   --->   Operation 164 'br' 'br_ln141' <Predicate = (!icmp_ln139_1)> <Delay = 0.42>
ST_16 : Operation 165 [1/1] (0.79ns)   --->   "%add_ln137 = add i4 %bout_2, i4 2" [src/conv1.cpp:137]   --->   Operation 165 'add' 'add_ln137' <Predicate = (icmp_ln139_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 %add_ln137, i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 166 'store' 'store_ln137' <Predicate = (icmp_ln139_1)> <Delay = 0.42>

State 17 <SV = 11> <Delay = 1.23>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%loop_index_1 = phi i8 0, void %for.body50.1.split, i8 %empty_94, void %load-store-loop.1.split"   --->   Operation 167 'phi' 'loop_index_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%empty_93 = trunc i8 %loop_index_1"   --->   Operation 168 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.76ns)   --->   "%exitcond224 = icmp_eq  i8 %loop_index_1, i8 255"   --->   Operation 169 'icmp' 'exitcond224' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.76ns)   --->   "%empty_94 = add i8 %loop_index_1, i8 1"   --->   Operation 170 'add' 'empty_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond224, void %load-store-loop.1.split, void %for.inc61.1"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %loop_index_1, i32 1, i32 7"   --->   Operation 172 'partselect' 'tmp_5' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_92, i7 %tmp_5" [src/conv1.cpp:137]   --->   Operation 173 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i14 %tmp_6" [src/conv1.cpp:137]   --->   Operation 174 'zext' 'tmp_22_cast' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_22_cast" [src/conv1.cpp:137]   --->   Operation 175 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_22_cast" [src/conv1.cpp:137]   --->   Operation 176 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!exitcond224)> <Delay = 0.00>
ST_17 : Operation 177 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:137]   --->   Operation 177 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!exitcond224)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_17 : Operation 178 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:137]   --->   Operation 178 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!exitcond224)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body50.1" [src/conv1.cpp:139]   --->   Operation 179 'br' 'br_ln139' <Predicate = (exitcond224)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 1.66>
ST_18 : Operation 180 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:137]   --->   Operation 180 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_18 : Operation 181 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:137]   --->   Operation 181 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_18 : Operation 182 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17, i1 %empty_93" [src/conv1.cpp:137]   --->   Operation 182 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 7.30>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%empty_95 = bitcast i32 %tmp_s" [src/conv1.cpp:137]   --->   Operation 184 'bitcast' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr_290, i32 %empty_95, i4 15" [src/conv1.cpp:139]   --->   Operation 185 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 7.30>
ST_20 : Operation 187 [5/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 187 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 12> <Delay = 7.30>
ST_21 : Operation 188 [4/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 188 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 13> <Delay = 7.30>
ST_22 : Operation 189 [3/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 189 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 14> <Delay = 7.30>
ST_23 : Operation 190 [2/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 190 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 15> <Delay = 7.30>
ST_24 : Operation 191 [1/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_290" [src/conv1.cpp:137]   --->   Operation 191 'writeresp' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln137 = br void %ROW" [src/conv1.cpp:137]   --->   Operation 192 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [10]  (0.000 ns)
	'store' operation ('store_ln124', src/conv1.cpp:124) of constant 0 on local variable 'indvar_flatten' [17]  (0.427 ns)

 <State 2>: 2.815ns
The critical path consists of the following:
	'load' operation ('bh_load', src/conv1.cpp:125) on local variable 'bh' [27]  (0.000 ns)
	'icmp' operation ('icmp_ln125', src/conv1.cpp:125) [32]  (0.797 ns)
	'select' operation ('select_ln124_2', src/conv1.cpp:124) [41]  (0.000 ns)
	'add' operation ('add_ln124_1', src/conv1.cpp:124) [43]  (0.781 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:124) [45]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:124) on array 'conv1_biases' [46]  (1.237 ns)

 <State 3>: 3.305ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:124) on array 'conv1_biases' [46]  (1.237 ns)
	'call' operation ('call_ln124', src/conv1.cpp:124) to 'export_output_buffer_c1_Pipeline_BW' [52]  (2.068 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 4.356ns
The critical path consists of the following:
	'load' operation ('bout') on local variable 'bout' [71]  (0.000 ns)
	'add' operation ('empty_78', src/conv1.cpp:137) [83]  (0.781 ns)
	'mul' operation ('empty_79', src/conv1.cpp:137) [85]  (2.490 ns)
	'add' operation ('empty_80', src/conv1.cpp:137) [87]  (1.085 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv1.cpp:139) on port 'output_r' (src/conv1.cpp:139) [91]  (7.300 ns)

 <State 7>: 4.348ns
The critical path consists of the following:
	'add' operation ('empty_86', src/conv1.cpp:137) [126]  (0.773 ns)
	'mul' operation ('empty_87', src/conv1.cpp:137) [128]  (2.490 ns)
	'add' operation ('empty_88', src/conv1.cpp:137) [130]  (1.085 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_84') [105]  (0.000 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10', src/conv1.cpp:139) [115]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12', src/conv1.cpp:139) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [117]  (1.237 ns)

 <State 9>: 1.664ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12', src/conv1.cpp:139) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [117]  (1.237 ns)
	'mux' operation ('tmp', src/conv1.cpp:139) [119]  (0.427 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', src/conv1.cpp:139) on port 'output_r' (src/conv1.cpp:139) [121]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [131]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [131]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [131]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [131]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [131]  (7.300 ns)

 <State 16>: 1.224ns
The critical path consists of the following:
	'add' operation ('add_ln137', src/conv1.cpp:137) [175]  (0.797 ns)
	'store' operation ('store_ln137', src/conv1.cpp:137) of variable 'add_ln137', src/conv1.cpp:137 on local variable 'bout' [176]  (0.427 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'phi' operation ('loop_index_1') with incoming values : ('empty_94') [153]  (0.000 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14', src/conv1.cpp:137) [163]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16', src/conv1.cpp:137) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [165]  (1.237 ns)

 <State 18>: 1.664ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16', src/conv1.cpp:137) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [165]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv1.cpp:137) [167]  (0.427 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', src/conv1.cpp:139) on port 'output_r' (src/conv1.cpp:139) [169]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_96', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [174]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_96', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [174]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_96', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [174]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_96', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [174]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_96', src/conv1.cpp:137) on port 'output_r' (src/conv1.cpp:137) [174]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
