

================================================================
== Synthesis Summary Report of 'gesummv'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 03:02:06 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        gesummv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ gesummv                            |     -|  0.00|     1269|  6.345e+03|         -|     1270|     -|        no|     -|  128 (1%)|   57088 (2%)|  48716 (3%)|    -|
    | + gesummv_Pipeline_VITIS_LOOP_5_1   |     -|  0.00|      584|  2.920e+03|         -|      584|     -|        no|     -|         -|  11000 (~0%)|  5148 (~0%)|    -|
    |  o VITIS_LOOP_5_1                   |    II|  3.65|      582|  2.910e+03|       331|        4|    64|       yes|     -|         -|            -|           -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_5_11  |     -|  0.00|      584|  2.920e+03|         -|      584|     -|        no|     -|         -|  11000 (~0%)|  5148 (~0%)|    -|
    |  o VITIS_LOOP_5_1                   |    II|  3.65|      582|  2.910e+03|       331|        4|    64|       yes|     -|         -|            -|           -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_17_1  |     -|  0.00|       77|    385.000|         -|       77|     -|        no|     -|         -|   1286 (~0%)|  1705 (~0%)|    -|
    |  o VITIS_LOOP_17_1                  |     -|  3.65|       75|    375.000|        13|        1|    64|       yes|     -|         -|            -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 10            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+-------------------------+
| Interface     | Register   | Offset | Width | Access | Description             |
+---------------+------------+--------+-------+--------+-------------------------+
| s_axi_control | A_0_1      | 0x10   | 32    | W      | Data signal of A_0      |
| s_axi_control | A_0_2      | 0x14   | 32    | W      | Data signal of A_0      |
| s_axi_control | A_1_1      | 0x1c   | 32    | W      | Data signal of A_1      |
| s_axi_control | A_1_2      | 0x20   | 32    | W      | Data signal of A_1      |
| s_axi_control | A_2_1      | 0x28   | 32    | W      | Data signal of A_2      |
| s_axi_control | A_2_2      | 0x2c   | 32    | W      | Data signal of A_2      |
| s_axi_control | A_3_1      | 0x34   | 32    | W      | Data signal of A_3      |
| s_axi_control | A_3_2      | 0x38   | 32    | W      | Data signal of A_3      |
| s_axi_control | A_4_1      | 0x40   | 32    | W      | Data signal of A_4      |
| s_axi_control | A_4_2      | 0x44   | 32    | W      | Data signal of A_4      |
| s_axi_control | A_5_1      | 0x4c   | 32    | W      | Data signal of A_5      |
| s_axi_control | A_5_2      | 0x50   | 32    | W      | Data signal of A_5      |
| s_axi_control | A_6_1      | 0x58   | 32    | W      | Data signal of A_6      |
| s_axi_control | A_6_2      | 0x5c   | 32    | W      | Data signal of A_6      |
| s_axi_control | A_7_1      | 0x64   | 32    | W      | Data signal of A_7      |
| s_axi_control | A_7_2      | 0x68   | 32    | W      | Data signal of A_7      |
| s_axi_control | A_8_1      | 0x70   | 32    | W      | Data signal of A_8      |
| s_axi_control | A_8_2      | 0x74   | 32    | W      | Data signal of A_8      |
| s_axi_control | A_9_1      | 0x7c   | 32    | W      | Data signal of A_9      |
| s_axi_control | A_9_2      | 0x80   | 32    | W      | Data signal of A_9      |
| s_axi_control | A_10_1     | 0x88   | 32    | W      | Data signal of A_10     |
| s_axi_control | A_10_2     | 0x8c   | 32    | W      | Data signal of A_10     |
| s_axi_control | A_11_1     | 0x94   | 32    | W      | Data signal of A_11     |
| s_axi_control | A_11_2     | 0x98   | 32    | W      | Data signal of A_11     |
| s_axi_control | A_12_1     | 0xa0   | 32    | W      | Data signal of A_12     |
| s_axi_control | A_12_2     | 0xa4   | 32    | W      | Data signal of A_12     |
| s_axi_control | A_13_1     | 0xac   | 32    | W      | Data signal of A_13     |
| s_axi_control | A_13_2     | 0xb0   | 32    | W      | Data signal of A_13     |
| s_axi_control | A_14_1     | 0xb8   | 32    | W      | Data signal of A_14     |
| s_axi_control | A_14_2     | 0xbc   | 32    | W      | Data signal of A_14     |
| s_axi_control | A_15_1     | 0xc4   | 32    | W      | Data signal of A_15     |
| s_axi_control | A_15_2     | 0xc8   | 32    | W      | Data signal of A_15     |
| s_axi_control | B_0_1      | 0xd0   | 32    | W      | Data signal of B_0      |
| s_axi_control | B_0_2      | 0xd4   | 32    | W      | Data signal of B_0      |
| s_axi_control | B_1_1      | 0xdc   | 32    | W      | Data signal of B_1      |
| s_axi_control | B_1_2      | 0xe0   | 32    | W      | Data signal of B_1      |
| s_axi_control | B_2_1      | 0xe8   | 32    | W      | Data signal of B_2      |
| s_axi_control | B_2_2      | 0xec   | 32    | W      | Data signal of B_2      |
| s_axi_control | B_3_1      | 0xf4   | 32    | W      | Data signal of B_3      |
| s_axi_control | B_3_2      | 0xf8   | 32    | W      | Data signal of B_3      |
| s_axi_control | B_4_1      | 0x100  | 32    | W      | Data signal of B_4      |
| s_axi_control | B_4_2      | 0x104  | 32    | W      | Data signal of B_4      |
| s_axi_control | B_5_1      | 0x10c  | 32    | W      | Data signal of B_5      |
| s_axi_control | B_5_2      | 0x110  | 32    | W      | Data signal of B_5      |
| s_axi_control | B_6_1      | 0x118  | 32    | W      | Data signal of B_6      |
| s_axi_control | B_6_2      | 0x11c  | 32    | W      | Data signal of B_6      |
| s_axi_control | B_7_1      | 0x124  | 32    | W      | Data signal of B_7      |
| s_axi_control | B_7_2      | 0x128  | 32    | W      | Data signal of B_7      |
| s_axi_control | B_8_1      | 0x130  | 32    | W      | Data signal of B_8      |
| s_axi_control | B_8_2      | 0x134  | 32    | W      | Data signal of B_8      |
| s_axi_control | B_9_1      | 0x13c  | 32    | W      | Data signal of B_9      |
| s_axi_control | B_9_2      | 0x140  | 32    | W      | Data signal of B_9      |
| s_axi_control | B_10_1     | 0x148  | 32    | W      | Data signal of B_10     |
| s_axi_control | B_10_2     | 0x14c  | 32    | W      | Data signal of B_10     |
| s_axi_control | B_11_1     | 0x154  | 32    | W      | Data signal of B_11     |
| s_axi_control | B_11_2     | 0x158  | 32    | W      | Data signal of B_11     |
| s_axi_control | B_12_1     | 0x160  | 32    | W      | Data signal of B_12     |
| s_axi_control | B_12_2     | 0x164  | 32    | W      | Data signal of B_12     |
| s_axi_control | B_13_1     | 0x16c  | 32    | W      | Data signal of B_13     |
| s_axi_control | B_13_2     | 0x170  | 32    | W      | Data signal of B_13     |
| s_axi_control | B_14_1     | 0x178  | 32    | W      | Data signal of B_14     |
| s_axi_control | B_14_2     | 0x17c  | 32    | W      | Data signal of B_14     |
| s_axi_control | B_15_1     | 0x184  | 32    | W      | Data signal of B_15     |
| s_axi_control | B_15_2     | 0x188  | 32    | W      | Data signal of B_15     |
| s_axi_control | x_0_1      | 0x190  | 32    | W      | Data signal of x_0      |
| s_axi_control | x_0_2      | 0x194  | 32    | W      | Data signal of x_0      |
| s_axi_control | x_1_1      | 0x19c  | 32    | W      | Data signal of x_1      |
| s_axi_control | x_1_2      | 0x1a0  | 32    | W      | Data signal of x_1      |
| s_axi_control | x_2_1      | 0x1a8  | 32    | W      | Data signal of x_2      |
| s_axi_control | x_2_2      | 0x1ac  | 32    | W      | Data signal of x_2      |
| s_axi_control | x_3_1      | 0x1b4  | 32    | W      | Data signal of x_3      |
| s_axi_control | x_3_2      | 0x1b8  | 32    | W      | Data signal of x_3      |
| s_axi_control | x_4_1      | 0x1c0  | 32    | W      | Data signal of x_4      |
| s_axi_control | x_4_2      | 0x1c4  | 32    | W      | Data signal of x_4      |
| s_axi_control | x_5_1      | 0x1cc  | 32    | W      | Data signal of x_5      |
| s_axi_control | x_5_2      | 0x1d0  | 32    | W      | Data signal of x_5      |
| s_axi_control | x_6_1      | 0x1d8  | 32    | W      | Data signal of x_6      |
| s_axi_control | x_6_2      | 0x1dc  | 32    | W      | Data signal of x_6      |
| s_axi_control | x_7_1      | 0x1e4  | 32    | W      | Data signal of x_7      |
| s_axi_control | x_7_2      | 0x1e8  | 32    | W      | Data signal of x_7      |
| s_axi_control | x_8_1      | 0x1f0  | 32    | W      | Data signal of x_8      |
| s_axi_control | x_8_2      | 0x1f4  | 32    | W      | Data signal of x_8      |
| s_axi_control | x_9_1      | 0x1fc  | 32    | W      | Data signal of x_9      |
| s_axi_control | x_9_2      | 0x200  | 32    | W      | Data signal of x_9      |
| s_axi_control | x_10_1     | 0x208  | 32    | W      | Data signal of x_10     |
| s_axi_control | x_10_2     | 0x20c  | 32    | W      | Data signal of x_10     |
| s_axi_control | x_11_1     | 0x214  | 32    | W      | Data signal of x_11     |
| s_axi_control | x_11_2     | 0x218  | 32    | W      | Data signal of x_11     |
| s_axi_control | x_12_1     | 0x220  | 32    | W      | Data signal of x_12     |
| s_axi_control | x_12_2     | 0x224  | 32    | W      | Data signal of x_12     |
| s_axi_control | x_13_1     | 0x22c  | 32    | W      | Data signal of x_13     |
| s_axi_control | x_13_2     | 0x230  | 32    | W      | Data signal of x_13     |
| s_axi_control | x_14_1     | 0x238  | 32    | W      | Data signal of x_14     |
| s_axi_control | x_14_2     | 0x23c  | 32    | W      | Data signal of x_14     |
| s_axi_control | x_15_1     | 0x244  | 32    | W      | Data signal of x_15     |
| s_axi_control | x_15_2     | 0x248  | 32    | W      | Data signal of x_15     |
| s_axi_control | y_out_0_1  | 0x250  | 32    | W      | Data signal of y_out_0  |
| s_axi_control | y_out_0_2  | 0x254  | 32    | W      | Data signal of y_out_0  |
| s_axi_control | y_out_1_1  | 0x25c  | 32    | W      | Data signal of y_out_1  |
| s_axi_control | y_out_1_2  | 0x260  | 32    | W      | Data signal of y_out_1  |
| s_axi_control | y_out_2_1  | 0x268  | 32    | W      | Data signal of y_out_2  |
| s_axi_control | y_out_2_2  | 0x26c  | 32    | W      | Data signal of y_out_2  |
| s_axi_control | y_out_3_1  | 0x274  | 32    | W      | Data signal of y_out_3  |
| s_axi_control | y_out_3_2  | 0x278  | 32    | W      | Data signal of y_out_3  |
| s_axi_control | y_out_4_1  | 0x280  | 32    | W      | Data signal of y_out_4  |
| s_axi_control | y_out_4_2  | 0x284  | 32    | W      | Data signal of y_out_4  |
| s_axi_control | y_out_5_1  | 0x28c  | 32    | W      | Data signal of y_out_5  |
| s_axi_control | y_out_5_2  | 0x290  | 32    | W      | Data signal of y_out_5  |
| s_axi_control | y_out_6_1  | 0x298  | 32    | W      | Data signal of y_out_6  |
| s_axi_control | y_out_6_2  | 0x29c  | 32    | W      | Data signal of y_out_6  |
| s_axi_control | y_out_7_1  | 0x2a4  | 32    | W      | Data signal of y_out_7  |
| s_axi_control | y_out_7_2  | 0x2a8  | 32    | W      | Data signal of y_out_7  |
| s_axi_control | y_out_8_1  | 0x2b0  | 32    | W      | Data signal of y_out_8  |
| s_axi_control | y_out_8_2  | 0x2b4  | 32    | W      | Data signal of y_out_8  |
| s_axi_control | y_out_9_1  | 0x2bc  | 32    | W      | Data signal of y_out_9  |
| s_axi_control | y_out_9_2  | 0x2c0  | 32    | W      | Data signal of y_out_9  |
| s_axi_control | y_out_10_1 | 0x2c8  | 32    | W      | Data signal of y_out_10 |
| s_axi_control | y_out_10_2 | 0x2cc  | 32    | W      | Data signal of y_out_10 |
| s_axi_control | y_out_11_1 | 0x2d4  | 32    | W      | Data signal of y_out_11 |
| s_axi_control | y_out_11_2 | 0x2d8  | 32    | W      | Data signal of y_out_11 |
| s_axi_control | y_out_12_1 | 0x2e0  | 32    | W      | Data signal of y_out_12 |
| s_axi_control | y_out_12_2 | 0x2e4  | 32    | W      | Data signal of y_out_12 |
| s_axi_control | y_out_13_1 | 0x2ec  | 32    | W      | Data signal of y_out_13 |
| s_axi_control | y_out_13_2 | 0x2f0  | 32    | W      | Data signal of y_out_13 |
| s_axi_control | y_out_14_1 | 0x2f8  | 32    | W      | Data signal of y_out_14 |
| s_axi_control | y_out_14_2 | 0x2fc  | 32    | W      | Data signal of y_out_14 |
| s_axi_control | y_out_15_1 | 0x304  | 32    | W      | Data signal of y_out_15 |
| s_axi_control | y_out_15_2 | 0x308  | 32    | W      | Data signal of y_out_15 |
+---------------+------------+--------+-------+--------+-------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | inout     | float*   |
| B        | inout     | float*   |
| x        | inout     | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| alpha    | alpha         | port      |          |
| beta     | beta          | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_5  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_6  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_7  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_8  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_9  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_10 | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_11 | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_12 | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_13 | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_14 | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_15 | interface |          |
| A        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_0  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_1  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_2  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_3  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_4  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_5  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_6  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_7  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_8  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_9  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_10 | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_11 | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_12 | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_13 | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_14 | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_15 | interface |          |
| B        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_0  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_1  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_2  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_3  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_4  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_5  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_6  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_7  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_8  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_9  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_10 | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_11 | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_12 | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_13 | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_14 | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_15 | interface |          |
| x        | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_0  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_1  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_2  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_3  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_4  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_5  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_6  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_7  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_8  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_9  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_10 | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_11 | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_12 | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_13 | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_14 | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_15 | interface |          |
| y_out    | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+----------------+-----------+--------+-------+-----------------------------------------------------------------------------------------+
| HW Interface  | Loop           | Direction | Length | Width | Location                                                                                |
+---------------+----------------+-----------+--------+-------+-----------------------------------------------------------------------------------------+
| m_axi_gmem_0  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_1  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_2  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_3  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_4  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_5  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_6  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_7  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_8  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_9  | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_10 | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_11 | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_12 | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_13 | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_14 | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
| m_axi_gmem_15 | VITIS_LOOP_5_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18 |
+---------------+----------------+-----------+--------+-------+-----------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+---------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                                 |
+---------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_14 | y_out_14 | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_13 | y_out_13 | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_12 | y_out_12 | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_11 | y_out_11 | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_10 | y_out_10 | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_9  | y_out_9  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_8  | y_out_8  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_7  | y_out_7  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_6  | y_out_6  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_5  | y_out_5  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_4  | y_out_4  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_3  | y_out_3  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_2  | y_out_2  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_1  | y_out_1  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_0  | y_out_0  | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_15 | y_out_15 | VITIS_LOOP_17_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:17:19 |
| m_axi_gmem_0  | B_0      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_1  | B_1      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_2  | B_2      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_3  | B_3      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_4  | B_4      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_5  | B_5      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_6  | B_6      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_7  | B_7      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_8  | B_8      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_9  | B_9      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_10 | B_10     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_11 | B_11     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_12 | B_12     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_13 | B_13     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_14 | B_14     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_15 | B_15     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_0  | A_0      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_1  | A_1      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_2  | A_2      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_3  | A_3      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_4  | A_4      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_5  | A_5      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_6  | A_6      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_7  | A_7      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_8  | A_8      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_9  | A_9      | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_10 | A_10     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_11 | A_11     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_12 | A_12     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_13 | A_13     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_14 | A_14     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
| m_axi_gmem_15 | A_15     | VITIS_LOOP_5_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:5:18  |
+---------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+-------------+-----+--------+---------+
| + gesummv                           | 128 |        |             |     |        |         |
|  + gesummv_Pipeline_VITIS_LOOP_5_1  | 0   |        |             |     |        |         |
|    add_ln5_fu_1286_p2               | -   |        | add_ln5     | add | fabric | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_5_11 | 0   |        |             |     |        |         |
|    add_ln5_fu_1286_p2               | -   |        | add_ln5     | add | fabric | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_17_1 | 0   |        |             |     |        |         |
|    add_ln17_fu_722_p2               | -   |        | add_ln17    | add | fabric | 0       |
|    add_ln19_fu_764_p2               | -   |        | add_ln19    | add | fabric | 0       |
|    add_ln19_1_fu_769_p2             | -   |        | add_ln19_1  | add | fabric | 0       |
|    add_ln19_2_fu_774_p2             | -   |        | add_ln19_2  | add | fabric | 0       |
|    add_ln19_3_fu_779_p2             | -   |        | add_ln19_3  | add | fabric | 0       |
|    add_ln19_4_fu_784_p2             | -   |        | add_ln19_4  | add | fabric | 0       |
|    add_ln19_5_fu_789_p2             | -   |        | add_ln19_5  | add | fabric | 0       |
|    add_ln19_6_fu_794_p2             | -   |        | add_ln19_6  | add | fabric | 0       |
|    add_ln19_7_fu_799_p2             | -   |        | add_ln19_7  | add | fabric | 0       |
|    add_ln19_8_fu_804_p2             | -   |        | add_ln19_8  | add | fabric | 0       |
|    add_ln19_9_fu_809_p2             | -   |        | add_ln19_9  | add | fabric | 0       |
|    add_ln19_10_fu_814_p2            | -   |        | add_ln19_10 | add | fabric | 0       |
|    add_ln19_11_fu_819_p2            | -   |        | add_ln19_11 | add | fabric | 0       |
|    add_ln19_12_fu_824_p2            | -   |        | add_ln19_12 | add | fabric | 0       |
|    add_ln19_13_fu_829_p2            | -   |        | add_ln19_13 | add | fabric | 0       |
|    add_ln19_14_fu_834_p2            | -   |        | add_ln19_14 | add | fabric | 0       |
|    add_ln19_15_fu_839_p2            | -   |        | add_ln19_15 | add | fabric | 0       |
+-------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + gesummv | 0    | 0    |        |          |         |      |         |
|   tmp1_U  | -    | -    |        | tmp1     | ram_1p  | auto | 1       |
|   tmp2_U  | -    | -    |        | tmp2     | ram_1p  | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+--------------------------------------------------------+
| Type            | Options                           | Location                                               |
+-----------------+-----------------------------------+--------------------------------------------------------+
| inline          |                                   | ../gesummv/generate/gesummv.cpp:4 in matrix_vector_mul |
| pipeline        | II=1                              | ../gesummv/generate/gesummv.cpp:6 in matrix_vector_mul |
| unroll          | factor=16                         | ../gesummv/generate/gesummv.cpp:9 in matrix_vector_mul |
| inline          |                                   | ../gesummv/generate/gesummv.cpp:16 in vector_add       |
| pipeline        | II=1                              | ../gesummv/generate/gesummv.cpp:18 in vector_add       |
| interface       | m_axi port=A bundle=gmem          | ../gesummv/generate/gesummv.cpp:24 in gesummv, A       |
| interface       | m_axi port=B bundle=gmem          | ../gesummv/generate/gesummv.cpp:25 in gesummv, B       |
| interface       | m_axi port=x bundle=gmem          | ../gesummv/generate/gesummv.cpp:26 in gesummv, x       |
| interface       | m_axi port=y_out bundle=gmem      | ../gesummv/generate/gesummv.cpp:27 in gesummv, y_out   |
| array_partition | variable=A cyclic factor=16 dim=2 | ../gesummv/generate/gesummv.cpp:29 in gesummv, A       |
| array_partition | variable=B cyclic factor=16 dim=2 | ../gesummv/generate/gesummv.cpp:30 in gesummv, B       |
| array_partition | variable=x cyclic factor=16       | ../gesummv/generate/gesummv.cpp:31 in gesummv, x       |
| array_partition | variable=y_out cyclic factor=16   | ../gesummv/generate/gesummv.cpp:32 in gesummv, y_out   |
+-----------------+-----------------------------------+--------------------------------------------------------+


