Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May  9 16:35:48 2020
| Host         : 372QMN39Y4Y0WAX running 64-bit major release  (build 9200)
| Command      : report_drc -file ps_clock_led_wrapper_drc_routed.rpt -pb ps_clock_led_wrapper_drc_routed.pb -rpx ps_clock_led_wrapper_drc_routed.rpx
| Design       : ps_clock_led_wrapper
| Device       : xczu2eg-sfva625-1-e
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

