#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 15 11:42:30 2018
# Process ID: 10724
# Current directory: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10060 C:\Users\jfa49\180315_INTEGRATEwithoutVGAupdated\180315_INTEGRATEwithoutVGAupdated.xpr
# Log file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/vivado.log
# Journal file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
create_bd_cell -type module -reference try_vga try_vga_0
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_cells v_axi4s_vid_out_0]
undo
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets vga_logic_0_r] [get_bd_nets vga_logic_0_g] [get_bd_nets vga_logic_0_b] [get_bd_cells vga_logic_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_cells xlconstant_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports vga_green] [get_bd_ports vga_blue] [get_bd_ports vga_hsync] [get_bd_ports vga_vsync] [get_bd_ports vga_red]
set_property location {6 2088 1027} [get_bd_cells try_vga_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property location {4 1248 1150} [get_bd_cells fifo_generator_0]
set_property location {5 1840 1165} [get_bd_cells try_vga_0]
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.TDATA_NUM_BYTES {4} CONFIG.TUSER_WIDTH {0} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {13} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_wdch {1021} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {13} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {13} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_rdch {1021} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_axis {1021} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/red]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/green]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/blue]
endgroup
connect_bd_net [get_bd_pins try_vga_0/fsync_outp] [get_bd_pins proc_sys_reset_0/aux_reset_in]
delete_bd_objs [get_bd_nets try_vga_0_fsync_outp]
startgroup
set_property -dict [list CONFIG.c_use_mm2s_fsync {1}] [get_bd_cells axi_vdma_0]
endgroup
connect_bd_net [get_bd_pins try_vga_0/fsync_outp] [get_bd_pins axi_vdma_0/mm2s_fsync]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tdata] [get_bd_pins try_vga_0/pixel_data]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tready] [get_bd_pins try_vga_0/tready]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tvalid] [get_bd_pins try_vga_0/tvalid]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins fifo_generator_0/S_AXIS]
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {25.175}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fifo_generator_0/s_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/m_aclk] [get_bd_pins try_vga_0/clk25]
connect_bd_net [get_bd_pins try_vga_0/clk25] [get_bd_pins processing_system7_0/FCLK_CLK1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins fifo_generator_0/m_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/m_aclk] [get_bd_pins try_vga_0/clk25]
connect_bd_net [get_bd_pins try_vga_0/clk25] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins try_vga_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
reset_run dma_design_1_processing_system7_0_0_synth_1
launch_runs dma_design_1_processing_system7_0_0_synth_1
wait_on_run dma_design_1_processing_system7_0_0_synth_1
reset_run dma_design_1_axi_vdma_0_0_synth_1
launch_runs dma_design_1_axi_vdma_0_0_synth_1
wait_on_run dma_design_1_axi_vdma_0_0_synth_1
generate_target all [get_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
launch_runs dma_design_1_proc_sys_reset_0_0_synth_1
wait_on_run dma_design_1_proc_sys_reset_0_0_synth_1
launch_runs dma_design_1_axi_vdma_0_0_synth_1
wait_on_run dma_design_1_axi_vdma_0_0_synth_1
launch_runs dma_design_1_try_vga_0_0_synth_1
wait_on_run dma_design_1_try_vga_0_0_synth_1
launch_runs dma_design_1_fifo_generator_0_0_synth_1
wait_on_run dma_design_1_fifo_generator_0_0_synth_1
launch_runs dma_design_1_auto_pc_0_synth_1
wait_on_run dma_design_1_auto_pc_0_synth_1
synth_design -rtl -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {40}] [get_bd_cells processing_system7_0]
endgroup
update_module_reference dma_design_1_try_vga_0_0
reset_run synth_1
reset_run dma_design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
