Release 13.4 Map O.87xd (lin64)
Xilinx Map Application Log File for Design 'Control'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off
-c 100 -o Control_map.ncd Control.ngd Control.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sun Oct 13 20:56:26 2024

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'/CMC/licenses/xilinx.license'.
INFO:Security:54 - 'xc3s500e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Updating timing models...
WARNING:PhysDesignRules:372 - Gated clock. Clock net control0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net cpu/updPat_or0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <sys_vio/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<29>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<28>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<27>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<26>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<25>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<23>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<22>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<21>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<20>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<19>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<18>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_vio/U0/I_VIO/UPDATE<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DOA1> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA2> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA3> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA4> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA9> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA10> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA11> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA12> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA17> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA18> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A>:<RAMB16_RAMB
   16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<sram_element/system_bram/U0/xst_blk_mem_generator/gnativebmg.native_bl
   k_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   91
Logic Utilization:
  Total Number Slice Registers:       1,193 out of   9,312   12%
    Number used as Flip Flops:        1,174
    Number used as Latches:              19
  Number of 4 input LUTs:             1,203 out of   9,312   12%
Logic Distribution:
  Number of occupied Slices:          1,393 out of   4,656   29%
    Number of Slices containing only related logic:   1,393 out of   1,393 100%
    Number of Slices containing unrelated logic:          0 out of   1,393   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,809 out of   9,312   19%
    Number used as logic:             1,016
    Number used as a route-thru:        606
    Number used as 16x1 RAMs:             4
    Number used as Shift registers:     183

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                  1 out of     232    1%
  Number of RAMB16s:                      6 out of      20   30%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of BSCANs:                       1 out of       1  100%

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                2.92

Peak Memory Usage:  712 MB
Total REAL time to MAP completion:  3 secs 
Total CPU time to MAP completion:   3 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "Control_map.mrp" for details.
