
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv top_pkg.sv tlul_pkg.sv entropy_src_pkg.sv edn_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv sha3_pkg.sv kmac_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv ast_pkg.sv flash_phy_pkg.sv keymgr.sv keymgr_cfg_en.sv keymgr_ctrl.sv keymgr_input_checks.sv keymgr_kmac_if.sv keymgr_reg_top.sv keymgr_reseed_ctrl.sv keymgr_sideload_key.sv keymgr_sideload_key_ctrl.sv prim_alert_sender.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_msb_extend.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv top_pkg.sv tlul_pkg.sv entropy_src_pkg.sv edn_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv sha3_pkg.sv kmac_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv ast_pkg.sv flash_phy_pkg.sv keymgr.sv keymgr_cfg_en.sv keymgr_ctrl.sv keymgr_input_checks.sv keymgr_kmac_if.sv keymgr_reg_top.sv keymgr_reseed_ctrl.sv keymgr_sideload_key.sv keymgr_sideload_key_ctrl.sv prim_alert_sender.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_msb_extend.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:19: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:22: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:24: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:29: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:39: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:48: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:49: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:50: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:63: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:64: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:65: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:67: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:68: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:72: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:81: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:93: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:94: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:101: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:104: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:105: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:215: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:216: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:218: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:219: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:220: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:223: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:242: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:243: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:245: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:255: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:265: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:297: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:318: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:320: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:340: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:398: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:444: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:469: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:470: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:518: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:10: parameter 'NumSaltReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:11: parameter 'NumSwBindingReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:12: parameter 'NumOutReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:13: parameter 'NumKeyVersion' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:14: parameter 'NumAlerts' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:17: parameter 'BlockAw' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:283: parameter 'KEYMGR_INTR_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:284: parameter 'KEYMGR_INTR_ENABLE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:285: parameter 'KEYMGR_INTR_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:286: parameter 'KEYMGR_ALERT_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:287: parameter 'KEYMGR_CFG_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:288: parameter 'KEYMGR_START_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:289: parameter 'KEYMGR_CONTROL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:290: parameter 'KEYMGR_SIDELOAD_CLEAR_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:291: parameter 'KEYMGR_RESEED_INTERVAL_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:292: parameter 'KEYMGR_RESEED_INTERVAL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:293: parameter 'KEYMGR_SW_BINDING_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:294: parameter 'KEYMGR_SEALING_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:295: parameter 'KEYMGR_SEALING_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:296: parameter 'KEYMGR_SEALING_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:297: parameter 'KEYMGR_SEALING_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:298: parameter 'KEYMGR_SEALING_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:299: parameter 'KEYMGR_SEALING_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:300: parameter 'KEYMGR_SEALING_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:301: parameter 'KEYMGR_SEALING_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:302: parameter 'KEYMGR_ATTEST_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:303: parameter 'KEYMGR_ATTEST_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:304: parameter 'KEYMGR_ATTEST_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:305: parameter 'KEYMGR_ATTEST_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:306: parameter 'KEYMGR_ATTEST_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:307: parameter 'KEYMGR_ATTEST_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:308: parameter 'KEYMGR_ATTEST_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:309: parameter 'KEYMGR_ATTEST_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:310: parameter 'KEYMGR_SALT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:311: parameter 'KEYMGR_SALT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:312: parameter 'KEYMGR_SALT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:313: parameter 'KEYMGR_SALT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:314: parameter 'KEYMGR_SALT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:315: parameter 'KEYMGR_SALT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:316: parameter 'KEYMGR_SALT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:317: parameter 'KEYMGR_SALT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:318: parameter 'KEYMGR_KEY_VERSION_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:319: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:320: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:321: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:322: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:323: parameter 'KEYMGR_MAX_OWNER_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:324: parameter 'KEYMGR_MAX_OWNER_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:325: parameter 'KEYMGR_SW_SHARE0_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:326: parameter 'KEYMGR_SW_SHARE0_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:327: parameter 'KEYMGR_SW_SHARE0_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:328: parameter 'KEYMGR_SW_SHARE0_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:329: parameter 'KEYMGR_SW_SHARE0_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:330: parameter 'KEYMGR_SW_SHARE0_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:331: parameter 'KEYMGR_SW_SHARE0_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:332: parameter 'KEYMGR_SW_SHARE0_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:333: parameter 'KEYMGR_SW_SHARE1_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:334: parameter 'KEYMGR_SW_SHARE1_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:335: parameter 'KEYMGR_SW_SHARE1_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:336: parameter 'KEYMGR_SW_SHARE1_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:337: parameter 'KEYMGR_SW_SHARE1_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:338: parameter 'KEYMGR_SW_SHARE1_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:339: parameter 'KEYMGR_SW_SHARE1_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:340: parameter 'KEYMGR_SW_SHARE1_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:341: parameter 'KEYMGR_WORKING_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:342: parameter 'KEYMGR_OP_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:343: parameter 'KEYMGR_ERR_CODE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:344: parameter 'KEYMGR_FAULT_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:347: parameter 'KEYMGR_INTR_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:348: parameter 'KEYMGR_INTR_TEST_OP_DONE_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:349: parameter 'KEYMGR_ALERT_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:350: parameter 'KEYMGR_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:351: parameter 'KEYMGR_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:352: parameter 'KEYMGR_CFG_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:353: parameter 'KEYMGR_CFG_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:354: parameter 'KEYMGR_SW_BINDING_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:355: parameter 'KEYMGR_SW_BINDING_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:424: parameter 'KEYMGR_PERMIT' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:10: parameter 'KeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:11: parameter 'CDIs' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:12: parameter 'CdiWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:13: parameter 'OtbnKeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:14: parameter 'DigestWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:15: parameter 'KmacDataIfWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:16: parameter 'KeyMgrStages' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:17: parameter 'SwBindingWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:18: parameter 'SaltWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:19: parameter 'Shares' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:20: parameter 'EdnWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:23: parameter 'HealthStateWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:24: parameter 'DevIdWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:25: parameter 'MaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:30: parameter 'RndCnstRevisionSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:32: parameter 'RndCnstCreatorIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:34: parameter 'RndCnstOwnerIntIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:36: parameter 'RndCnstOwnerIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:38: parameter 'RndCnstSoftOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:40: parameter 'RndCnstHardOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:45: parameter 'RndCnstNoneSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:47: parameter 'RndCnstAesSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:49: parameter 'RndCnstKmacSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:51: parameter 'RndCnstOtbnSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:57: parameter 'LfsrWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:60: parameter 'RndCnstLfsrSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:61: parameter 'RndCnstLfsrPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:67: parameter 'RandWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:69: parameter 'RndCnstRandPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:75: parameter 'AdvDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:76: parameter 'IdDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:78: parameter 'GenDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:79: parameter 'StageWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:85: parameter 'KDFMaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:224: parameter 'HW_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:229: parameter 'OTBN_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3_pkg.sv'
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:13: parameter 'StateW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:17: parameter 'FnWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:18: parameter 'CsWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:25: parameter 'MaxFnEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:26: parameter 'MaxCsEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:28: parameter 'NSRegisterSizePre' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:31: parameter 'NSRegisterSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:37: parameter 'PrefixSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:40: parameter 'PrefixIndexW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:52: parameter 'MsgWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:53: parameter 'MsgStrbW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:85: parameter 'KeccakRate' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:93: parameter 'MaxBlockSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:95: parameter 'KeccakEntries' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:96: parameter 'KeccakMsgAddrW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:98: parameter 'KeccakCountW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:8: parameter 'MsgWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:9: parameter 'MsgStrbW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:28: parameter 'RegIntfWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:29: parameter 'RegLatency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:30: parameter 'Sha3Latency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:33: parameter 'BufferCycles' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:34: parameter 'BufferSizeBits' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:37: parameter 'MsgFifoDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:38: parameter 'MsgFifoDepthW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:40: parameter 'MsgWindowWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:41: parameter 'MsgWindowDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:46: parameter 'MaxKeyLen' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:50: parameter 'MaxEncodedKeyLenW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:51: parameter 'MaxEncodedKeyLenByte' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:52: parameter 'MaxEncodedKeyLenSize' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:56: parameter 'MaxEncodedKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:83: parameter 'TimerPrescalerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:84: parameter 'EdnWaitTimerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:94: parameter 'EntropyLfsrW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:96: parameter 'RndCnstLfsrPermDefault' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:112: parameter 'NumAppIntf' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:130: parameter 'EncodedStringEmpty' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:131: parameter 'EncodedStringKMAC' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:132: parameter 'NSPrefixW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:150: parameter 'AppCfg' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:191: parameter 'AppDigestW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:192: parameter 'AppKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:214: parameter 'APP_REQ_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:220: parameter 'APP_RSP_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:17: parameter 'OtpTestCtrlWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'OtpTestStatusWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:19: parameter 'OtpTestVectWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:22: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:24: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:26: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:29: parameter 'LfsrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:32: parameter 'LfsrUsageThreshold' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:42: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'DeviceIdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'ManufStateWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:60: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:61: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:62: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:63: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:64: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:65: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:66: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:68: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:85: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:86: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:133: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:180: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:181: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:182: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:183: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:184: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:185: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:186: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:187: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:229: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:245: parameter 'SRAM_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rom_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:8: parameter 'AlertFatal' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:15: parameter 'PWRMGR_DATA_DEFAULT' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'PlainIntgWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'PlainDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:30: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:31: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:36: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:37: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:40: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:44: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:45: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:49: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:52: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:76: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_cfg_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_ctrl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_input_checks.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_kmac_if.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reseed_ctrl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_sideload_key.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_sideload_key_ctrl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_msb_extend.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top keymgr -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top keymgr

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] keymgr.sv:9: compiling module 'keymgr'
VERIFIC-INFO [VERI-1018] prim_sec_anchor_buf.sv:6: compiling module 'prim_sec_anchor_buf(Width=2304)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=2304)'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-WARNING [VERI-1330] prim_sec_anchor_buf.sv:16: actual bit length 2304 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_sec_anchor_buf.sv:17: actual bit length 2304 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] keymgr_reg_top.sv:8: compiling module 'keymgr_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=16,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1111111011111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111111)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_lc_sync.sv:12: compiling module 'prim_lc_sync(NumCopies=3)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] keymgr_reseed_ctrl.sv:9: compiling module 'keymgr_reseed_ctrl'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=16,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=16)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 16 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 16 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=16,ResetValue=16'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=16,ResetValue=16'b0)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 16 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 16 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(StatePerm=381948498,LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000)'
VERIFIC-INFO [VERI-1018] keymgr_ctrl.sv:9: compiling module 'keymgr_ctrl'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1101100001)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1101100001)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1101100001)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=3,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=3)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 3 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 3 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=3,ResetValue=3'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=3,ResetValue=3'b0)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 3 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 3 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_mubi4_sender.sv:14: compiling module 'prim_mubi4_sender'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_data_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1001110111)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1001110111)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1001110111)'
VERIFIC-INFO [VERI-1018] keymgr_cfg_en.sv:9: compiling module 'keymgr_cfg_en'
VERIFIC-INFO [VERI-1018] keymgr_input_checks.sv:10: compiling module 'keymgr_input_checks'
VERIFIC-INFO [VERI-1018] prim_msb_extend.sv:8: compiling module 'prim_msb_extend(InWidth=256,OutWidth=256)'
VERIFIC-INFO [VERI-1018] prim_msb_extend.sv:8: compiling module 'prim_msb_extend(InWidth=128,OutWidth=256)'
VERIFIC-INFO [VERI-1018] keymgr_kmac_if.sv:9: compiling module 'keymgr_kmac_if'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,CntStyle=CrossCnt_prim_count_pkg)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=5)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b0)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1110100010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1110100010)'
VERIFIC-INFO [VERI-1018] keymgr_sideload_key_ctrl.sv:8: compiling module 'keymgr_sideload_key_ctrl'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b011111011)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b011111011)'
VERIFIC-INFO [VERI-1018] prim_mubi4_sync.sv:13: compiling module 'prim_mubi4_sync(NumCopies=3,AsyncOn=1'b0)'
VERIFIC-INFO [VERI-1018] keymgr_sideload_key.sv:8: compiling module 'keymgr_sideload_key'
VERIFIC-INFO [VERI-1018] keymgr_sideload_key.sv:8: compiling module 'keymgr_sideload_key(Width=384)'
VERIFIC-INFO [VERI-1018] prim_mubi4_sync.sv:13: compiling module 'prim_mubi4_sync(NumCopies=2,AsyncOn=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sec_anchor_buf.sv:6: compiling module 'prim_sec_anchor_buf(Width=32)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32)'
VERIFIC-WARNING [VERI-1330] prim_sec_anchor_buf.sv:16: actual bit length 32 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_sec_anchor_buf.sv:17: actual bit length 32 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_sec_anchor_buf.sv:6: compiling module 'prim_sec_anchor_buf'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=1)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
Importing module keymgr.
Importing module keymgr_cfg_en.
Importing module keymgr_ctrl.
Importing module keymgr_input_checks.
Importing module keymgr_kmac_if.
Importing module keymgr_reg_top.
Importing module keymgr_reseed_ctrl.
Importing module keymgr_sideload_key_ctrl.
Importing module keymgr_sideload_key.
Importing module keymgr_sideload_key(Width=384).
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_alert_sender(IsFatal=1).
Importing module prim_buf.
Importing module prim_count(Width=16,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Importing module prim_buf(Width=16).
Importing module prim_count(Width=3,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Importing module prim_buf(Width=3).
Importing module prim_count(Width=5,CntStyle=CrossCnt_prim_count_pkg).
Importing module prim_buf(Width=5).
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop(Width=10,ResetValue=10'b011111011).
Importing module prim_flop(Width=10,ResetValue=10'b1110100010).
Importing module prim_flop(Width=16,ResetValue=16'b0).
Importing module prim_flop(Width=3,ResetValue=3'b0).
Importing module prim_flop(Width=5,ResetValue=5'b0).
Importing module prim_flop_2sync(Width=1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop(Width=10,ResetValue=10'b011111011).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1110100010).
Importing module prim_generic_flop(Width=16,ResetValue=16'b0).
Importing module prim_generic_flop(Width=3,ResetValue=3'b0).
Importing module prim_generic_flop(Width=5,ResetValue=5'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_lc_sync(NumCopies=3).
Importing module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0101).
Importing module prim_lfsr(StatePerm=381948498,LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000).
Importing module prim_msb_extend(InWidth=128,OutWidth=256).
Importing module prim_msb_extend(InWidth=256,OutWidth=256).
Importing module prim_mubi4_sender.
Importing module prim_flop(Width=4,ResetValue=4'b0101).
Importing module prim_mubi4_sync(NumCopies=2,AsyncOn=1'b0).
Importing module prim_mubi4_sync(NumCopies=3,AsyncOn=1'b0).
Importing module prim_sec_anchor_buf.
Importing module prim_sec_anchor_buf(Width=2304).
Importing module prim_buf(Width=2304).
Importing module prim_sec_anchor_buf(Width=32).
Importing module prim_buf(Width=32).
Importing module prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_data_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1001110111).
Importing module prim_flop(Width=10,ResetValue=10'b1001110111).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1001110111).
Importing module prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1101100001).
Importing module prim_flop(Width=10,ResetValue=10'b1101100001).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1101100001).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1111111011111111).
Importing module prim_subreg_arb(DW=16,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Importing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b110).
Importing module prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111111).
Importing module prim_subreg_arb(SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111110).
Importing module prim_sync_reqack.
Importing module tlul_adapter_reg.
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.4.1. Analyzing design hierarchy..
Top module:  \keymgr
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=1)
Used module:     \prim_intr_hw
Used module:     \prim_sec_anchor_buf
Used module:     \prim_sec_anchor_buf(Width=32)
Used module:         \prim_buf(Width=32)
Used module:     \prim_mubi4_sync(NumCopies=2,AsyncOn=1'b0)
Used module:     \keymgr_sideload_key_ctrl
Used module:         \keymgr_sideload_key
Used module:         \keymgr_sideload_key(Width=384)
Used module:         \prim_mubi4_sync(NumCopies=3,AsyncOn=1'b0)
Used module:         \prim_flop(Width=10,ResetValue=10'b011111011)
Used module:             \prim_generic_flop(Width=10,ResetValue=10'b011111011)
Used module:     \keymgr_kmac_if
Used module:         \prim_flop(Width=10,ResetValue=10'b1110100010)
Used module:             \prim_generic_flop(Width=10,ResetValue=10'b1110100010)
Used module:         \prim_count(Width=5,CntStyle=CrossCnt_prim_count_pkg)
Used module:             \prim_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:             \prim_buf(Width=5)
Used module:     \keymgr_input_checks
Used module:         \prim_msb_extend(InWidth=256,OutWidth=256)
Used module:         \prim_msb_extend(InWidth=128,OutWidth=256)
Used module:     \keymgr_cfg_en
Used module:     \keymgr_ctrl
Used module:         \prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_data_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1001110111)
Used module:             \prim_flop(Width=10,ResetValue=10'b1001110111)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1001110111)
Used module:         \prim_mubi4_sender
Used module:             \prim_flop(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:         \prim_count(Width=3,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:             \prim_flop(Width=3,ResetValue=3'b0)
Used module:                 \prim_generic_flop(Width=3,ResetValue=3'b0)
Used module:             \prim_buf(Width=3)
Used module:         \prim_flop_2sync(Width=1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1101100001)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101100001)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101100001)
Used module:     \prim_lfsr(StatePerm=381948498,LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000)
Used module:     \keymgr_reseed_ctrl
Used module:         \prim_sync_reqack
Used module:         \prim_count(Width=16,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:             \prim_flop(Width=16,ResetValue=16'b0)
Used module:                 \prim_generic_flop(Width=16,ResetValue=16'b0)
Used module:             \prim_buf(Width=16)
Used module:     \prim_lc_sync(NumCopies=3)
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:     \keymgr_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111111)
Used module:             \prim_subreg_arb(SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111110)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_shadow(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000)
Used module:             \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000)
Used module:             \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1111111011111111)
Used module:             \prim_subreg_arb(DW=16,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b110)
Used module:         \tlul_adapter_reg
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \prim_sec_anchor_buf(Width=2304)
Used module:         \prim_buf(Width=2304)

3.4.2. Analyzing design hierarchy..
Top module:  \keymgr
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=1)
Used module:     \prim_intr_hw
Used module:     \prim_sec_anchor_buf
Used module:     \prim_sec_anchor_buf(Width=32)
Used module:         \prim_buf(Width=32)
Used module:     \prim_mubi4_sync(NumCopies=2,AsyncOn=1'b0)
Used module:     \keymgr_sideload_key_ctrl
Used module:         \keymgr_sideload_key
Used module:         \keymgr_sideload_key(Width=384)
Used module:         \prim_mubi4_sync(NumCopies=3,AsyncOn=1'b0)
Used module:         \prim_flop(Width=10,ResetValue=10'b011111011)
Used module:             \prim_generic_flop(Width=10,ResetValue=10'b011111011)
Used module:     \keymgr_kmac_if
Used module:         \prim_flop(Width=10,ResetValue=10'b1110100010)
Used module:             \prim_generic_flop(Width=10,ResetValue=10'b1110100010)
Used module:         \prim_count(Width=5,CntStyle=CrossCnt_prim_count_pkg)
Used module:             \prim_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:             \prim_buf(Width=5)
Used module:     \keymgr_input_checks
Used module:         \prim_msb_extend(InWidth=256,OutWidth=256)
Used module:         \prim_msb_extend(InWidth=128,OutWidth=256)
Used module:     \keymgr_cfg_en
Used module:     \keymgr_ctrl
Used module:         \prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_data_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1001110111)
Used module:             \prim_flop(Width=10,ResetValue=10'b1001110111)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1001110111)
Used module:         \prim_mubi4_sender
Used module:             \prim_flop(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:         \prim_count(Width=3,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:             \prim_flop(Width=3,ResetValue=3'b0)
Used module:                 \prim_generic_flop(Width=3,ResetValue=3'b0)
Used module:             \prim_buf(Width=3)
Used module:         \prim_flop_2sync(Width=1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1101100001)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101100001)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101100001)
Used module:     \prim_lfsr(StatePerm=381948498,LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000)
Used module:     \keymgr_reseed_ctrl
Used module:         \prim_sync_reqack
Used module:         \prim_count(Width=16,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:             \prim_flop(Width=16,ResetValue=16'b0)
Used module:                 \prim_generic_flop(Width=16,ResetValue=16'b0)
Used module:             \prim_buf(Width=16)
Used module:     \prim_lc_sync(NumCopies=3)
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:     \keymgr_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111111)
Used module:             \prim_subreg_arb(SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01)
Used module:             \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111110)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_shadow(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000)
Used module:             \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000)
Used module:             \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1111111011111111)
Used module:             \prim_subreg_arb(DW=16,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b110)
Used module:         \tlul_adapter_reg
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \prim_sec_anchor_buf(Width=2304)
Used module:         \prim_buf(Width=2304)
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg.
<suppressed ~11 debug messages>
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=16,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1111111011111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1101100001).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1101100001).
Optimizing module prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1101100001).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1001110111).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1001110111).
Optimizing module prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_data_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1001110111).
Optimizing module prim_buf(Width=32).
Optimizing module prim_sec_anchor_buf(Width=32).
<suppressed ~1 debug messages>
Optimizing module prim_buf(Width=2304).
Optimizing module prim_sec_anchor_buf(Width=2304).
<suppressed ~1 debug messages>
Optimizing module prim_sec_anchor_buf.
Optimizing module prim_mubi4_sync(NumCopies=3,AsyncOn=1'b0).
Optimizing module prim_mubi4_sync(NumCopies=2,AsyncOn=1'b0).
Optimizing module prim_flop(Width=4,ResetValue=4'b0101).
Optimizing module prim_mubi4_sender.
Optimizing module prim_msb_extend(InWidth=256,OutWidth=256).
Optimizing module prim_msb_extend(InWidth=128,OutWidth=256).
Optimizing module prim_lfsr(StatePerm=381948498,LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000).
<suppressed ~3 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0101).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Optimizing module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Optimizing module prim_lc_sync(NumCopies=3).
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=3,ResetValue=3'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=16,ResetValue=16'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1110100010).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b011111011).
<suppressed ~2 debug messages>
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_flop(Width=5,ResetValue=5'b0).
Optimizing module prim_flop(Width=3,ResetValue=3'b0).
Optimizing module prim_flop(Width=16,ResetValue=16'b0).
Optimizing module prim_flop(Width=10,ResetValue=10'b1110100010).
Optimizing module prim_flop(Width=10,ResetValue=10'b011111011).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf(Width=5).
Optimizing module prim_count(Width=5,CntStyle=CrossCnt_prim_count_pkg).
<suppressed ~4 debug messages>
Optimizing module prim_buf(Width=3).
Optimizing module prim_count(Width=3,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
<suppressed ~3 debug messages>
Optimizing module prim_buf(Width=16).
Optimizing module prim_count(Width=16,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
<suppressed ~3 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=1).
<suppressed ~7 debug messages>
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module keymgr_sideload_key(Width=384).
<suppressed ~3 debug messages>
Optimizing module keymgr_sideload_key.
<suppressed ~3 debug messages>
Optimizing module keymgr_sideload_key_ctrl.
<suppressed ~2 debug messages>
Optimizing module keymgr_reseed_ctrl.
<suppressed ~3 debug messages>
Optimizing module keymgr_reg_top.
<suppressed ~20 debug messages>
Optimizing module keymgr_kmac_if.
<suppressed ~6 debug messages>
Optimizing module keymgr_input_checks.
Optimizing module keymgr_ctrl.
<suppressed ~15 debug messages>
Optimizing module keymgr_cfg_en.
<suppressed ~2 debug messages>
Optimizing module keymgr.
<suppressed ~3 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module keymgr_cfg_en.
Deleting now unused module keymgr_ctrl.
Deleting now unused module keymgr_input_checks.
Deleting now unused module keymgr_kmac_if.
Deleting now unused module keymgr_reg_top.
Deleting now unused module keymgr_reseed_ctrl.
Deleting now unused module keymgr_sideload_key.
Deleting now unused module keymgr_sideload_key(Width=384).
Deleting now unused module keymgr_sideload_key_ctrl.
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_alert_sender(IsFatal=1).
Deleting now unused module prim_buf.
Deleting now unused module prim_buf(Width=16).
Deleting now unused module prim_buf(Width=2304).
Deleting now unused module prim_buf(Width=3).
Deleting now unused module prim_buf(Width=32).
Deleting now unused module prim_buf(Width=5).
Deleting now unused module prim_count(Width=16,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Deleting now unused module prim_count(Width=3,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Deleting now unused module prim_count(Width=5,CntStyle=CrossCnt_prim_count_pkg).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b011111011).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1001110111).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1101100001).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1110100010).
Deleting now unused module prim_flop(Width=16,ResetValue=16'b0).
Deleting now unused module prim_flop(Width=3,ResetValue=3'b0).
Deleting now unused module prim_flop(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b011111011).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1001110111).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1101100001).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1110100010).
Deleting now unused module prim_generic_flop(Width=16,ResetValue=16'b0).
Deleting now unused module prim_generic_flop(Width=3,ResetValue=3'b0).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_lc_sync(NumCopies=3).
Deleting now unused module prim_lfsr(StatePerm=381948498,LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000).
Deleting now unused module prim_msb_extend(InWidth=128,OutWidth=256).
Deleting now unused module prim_msb_extend(InWidth=256,OutWidth=256).
Deleting now unused module prim_mubi4_sender.
Deleting now unused module prim_mubi4_sync(NumCopies=2,AsyncOn=1'b0).
Deleting now unused module prim_mubi4_sync(NumCopies=3,AsyncOn=1'b0).
Deleting now unused module prim_sec_anchor_buf.
Deleting now unused module prim_sec_anchor_buf(Width=2304).
Deleting now unused module prim_sec_anchor_buf(Width=32).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_data_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1001110111).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=keymgr_ctrl_state_e_keymgr_ctrl,Width=10,ResetValue=10'b1101100001).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1111111011111111).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b110).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Deleting now unused module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111110).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11111111111111111111111111111111).
Deleting now unused module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=16,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg_shadow(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000).
Deleting now unused module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b01).
Deleting now unused module prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_shadow(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b01).
Deleting now unused module prim_sync_reqack.
Deleting now unused module tlul_adapter_reg.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~269 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~201 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 573 unused cells and 37267 unused wires.
<suppressed ~2284 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module keymgr...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~129 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_fault_alert.$verific$mux_22$prim_alert_sender.sv:142$34712: \u_fault_alert.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\u_fault_alert.\i_decode_ack.$auto$bmuxmap.cc:60:execute$38904: \u_fault_alert.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\u_fault_alert.\i_decode_ping.$auto$bmuxmap.cc:60:execute$38904: \u_fault_alert.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\u_op_err_alert.$verific$mux_22$prim_alert_sender.sv:142$34605: \u_op_err_alert.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\u_op_err_alert.\i_decode_ack.$auto$bmuxmap.cc:60:execute$38904: \u_op_err_alert.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\u_op_err_alert.\i_decode_ping.$auto$bmuxmap.cc:60:execute$38904: \u_op_err_alert.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\u_ctrl.$verific$mux_336$keymgr_ctrl.sv:711$19540: \u_ctrl.op_state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\u_ctrl.$verific$mux_328$keymgr_ctrl.sv:695$19535: \u_ctrl.op_state_q -> 2'01
      Replacing known input bits on port A of cell $flatten\u_ctrl.$verific$mux_321$keymgr_ctrl.sv:683$19530: \u_ctrl.op_state_q -> 2'00
      Replacing known input bits on port A of cell $flatten\u_ctrl.$verific$mux_433$keymgr_ctrl.sv:813$19597: { 1'0 \u_reg.u_start.q } -> 2'01
      Replacing known input bits on port B of cell $flatten\u_reseed_ctrl.\u_reqack.$verific$i11$prim_sync_reqack.sv:94$37789: \u_reseed_ctrl.u_reqack.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reseed_ctrl.\u_reqack.$verific$i8$prim_sync_reqack.sv:85$37787: \u_reseed_ctrl.u_reqack.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reseed_ctrl.\u_reqack.$verific$i21$prim_sync_reqack.sv:124$37798: \u_reseed_ctrl.u_reqack.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reseed_ctrl.\u_reqack.$verific$i19$prim_sync_reqack.sv:115$37797: \u_reseed_ctrl.u_reqack.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_sideload_ctrl.$verific$mux_56$keymgr_sideload_key_ctrl.sv:197$34458: { \u_ctrl.op_req \u_sideload_ctrl.key_i.key[1] \u_sideload_ctrl.key_i.key[0] } -> { 1'1 \u_sideload_ctrl.key_i.key[1] \u_sideload_ctrl.key_i.key[0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $verific$mux_107$keymgr.sv:385$8433.
Removed 1 multiplexer ports.
<suppressed ~177 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New input vector for $reduce_or cell $flatten\u_checks.$verific$reduce_or_19$keymgr_input_checks.sv:106$21606: \lc_keymgr_div_i
    New input vector for $reduce_or cell $flatten\u_ctrl.$verific$reduce_or_427$keymgr_ctrl.sv:810$19593: { \u_reg.u_err_code_invalid_op.wr_en \u_reg.u_err_code_invalid_kmac_input.wr_en }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$select_275$keymgr_ctrl.sv:600$19502: { $flatten\u_ctrl.$verific$n14234$19077 $flatten\u_ctrl.$verific$n14235$19078 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14237$19080 $auto$opt_reduce.cc:134:opt_pmux$39182 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$select_310$keymgr_ctrl.sv:649$19522: { $flatten\u_ctrl.$verific$n14234$19077 $flatten\u_ctrl.$verific$n14235$19078 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14237$19080 $flatten\u_ctrl.$verific$n14239$19082 $flatten\u_ctrl.$verific$n14238$19081 $auto$opt_reduce.cc:134:opt_pmux$39184 }
    New ctrl vector for $pmux cell $flatten\u_kmac_if.$verific$Select_71$keymgr_kmac_if.sv:272$22844: { $flatten\u_kmac_if.$verific$n5043$22680 $flatten\u_kmac_if.$verific$n5044$22681 $flatten\u_kmac_if.$verific$n5045$22682 }
    New ctrl vector for $pmux cell $flatten\u_kmac_if.$verific$select_61$keymgr_kmac_if.sv:272$22834: $flatten\u_kmac_if.$verific$n5040$22677
    New ctrl vector for $pmux cell $flatten\u_kmac_if.$verific$select_65$keymgr_kmac_if.sv:272$22838: { $flatten\u_kmac_if.$verific$n5041$22678 $flatten\u_kmac_if.$verific$n5042$22679 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_1062$keymgr_reg_top.sv:2909$30383: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7410$23295 $flatten\u_reg.$verific$n7419$23304 $flatten\u_reg.$verific$n7422$23307 $flatten\u_reg.$verific$n7425$23310 $flatten\u_reg.$verific$n7428$23313 $flatten\u_reg.$verific$n7431$23316 $flatten\u_reg.$verific$n7434$23319 $flatten\u_reg.$verific$n7437$23322 $flatten\u_reg.$verific$n7440$23325 $flatten\u_reg.$verific$n7443$23328 $flatten\u_reg.$verific$n7446$23331 $flatten\u_reg.$verific$n7449$23334 $flatten\u_reg.$verific$n7452$23337 $flatten\u_reg.$verific$n7455$23340 $flatten\u_reg.$verific$n7458$23343 $flatten\u_reg.$verific$n7461$23346 $flatten\u_reg.$verific$n7464$23349 $flatten\u_reg.$verific$n7467$23352 $flatten\u_reg.$verific$n7470$23355 $flatten\u_reg.$verific$n7473$23358 $flatten\u_reg.$verific$n7476$23361 $flatten\u_reg.$verific$n7479$23364 $flatten\u_reg.$verific$n7482$23367 $flatten\u_reg.$verific$n7485$23370 $flatten\u_reg.$verific$n7488$23373 $flatten\u_reg.$verific$n7491$23376 $flatten\u_reg.$verific$n7494$23379 $flatten\u_reg.$verific$n7497$23382 $flatten\u_reg.$verific$n7500$23385 $flatten\u_reg.$verific$n7503$23388 $flatten\u_reg.$verific$n7506$23391 $flatten\u_reg.$verific$n7509$23394 $flatten\u_reg.$verific$n7512$23397 $flatten\u_reg.$verific$n7515$23400 $flatten\u_reg.$verific$n7518$23403 $flatten\u_reg.$verific$n7521$23406 $flatten\u_reg.$verific$n7524$23409 $flatten\u_reg.$verific$n7527$23412 $flatten\u_reg.$verific$n7530$23415 $flatten\u_reg.$verific$n7533$23418 $flatten\u_reg.$verific$n7536$23421 $flatten\u_reg.$verific$n7539$23424 $flatten\u_reg.$verific$n7542$23427 $flatten\u_reg.$verific$n7545$23430 $flatten\u_reg.$verific$n7548$23433 $flatten\u_reg.$verific$n7551$23436 $flatten\u_reg.$verific$n7554$23439 $flatten\u_reg.$verific$n7557$23442 $flatten\u_reg.$verific$n7560$23445 $flatten\u_reg.$verific$n7563$23448 $flatten\u_reg.$verific$n7566$23451 $flatten\u_reg.$verific$n7569$23454 $flatten\u_reg.$verific$n7572$23457 $flatten\u_reg.$verific$n7575$23460 $flatten\u_reg.$verific$n7578$23463 $flatten\u_reg.$verific$n7581$23466 $flatten\u_reg.$verific$n7584$23469 $flatten\u_reg.$verific$n7587$23472 $flatten\u_reg.$verific$n7590$23475 $flatten\u_reg.$verific$n7592$23477 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$Select_278$keymgr_ctrl.sv:600$19505: { $flatten\u_ctrl.$verific$n14230$19073 $flatten\u_ctrl.$verific$n14234$19077 $flatten\u_ctrl.$verific$n14238$19081 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$Select_285$keymgr_ctrl.sv:600$19512: { $flatten\u_ctrl.$verific$n14263$19087 $flatten\u_ctrl.$verific$n14238$19081 }
    New ctrl vector for $pmux cell $flatten\u_sideload_ctrl.$verific$select_38$keymgr_sideload_key_ctrl.sv:134$30625: { $flatten\u_sideload_ctrl.$verific$n606$30547 $flatten\u_sideload_ctrl.$verific$n607$30548 $flatten\u_sideload_ctrl.$verific$n608$30549 $auto$opt_reduce.cc:134:opt_pmux$39186 }
  Optimizing cells in module \keymgr.
Performed a total of 11 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$op_err_req_q_reg$keymgr.sv:644$18907 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_cfgen.$verific$init_q_reg$keymgr_cfg_en.sv:46$18971 ($aldff) from module keymgr.
Changing const-value async load to async reset on $verific$fault_err_req_q_reg$keymgr.sv:644$18906 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sw_binding_regwen.$verific$out_q_reg$keymgr_cfg_en.sv:59$18975 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sw_binding_regwen.$verific$init_q_reg$keymgr_cfg_en.sv:46$18971 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_state_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35225 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_otbn_key.$verific$valid_q_reg$keymgr_sideload_key.sv:38$34531 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_otbn_key.$verific$key_q_reg$keymgr_sideload_key.sv:52$34537 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_kmac_key.$verific$valid_q_reg$keymgr_sideload_key.sv:38$34492 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_kmac_key.$verific$key_q_reg$keymgr_sideload_key.sv:52$34498 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_aes_key.$verific$valid_q_reg$keymgr_sideload_key.sv:38$34492 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_sideload_ctrl.\u_aes_key.$verific$key_q_reg$keymgr_sideload_key.sv:52$34498 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.$verific$src_req_q_reg$prim_sync_reqack.sv:139$37807 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$37806 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$37811 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.\u_reqack.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$37812 ($aldff) from module keymgr.
Removing never-active async load on $flatten\u_reseed_ctrl.$verific$gen_mult_width.seed_q_reg$keymgr_reseed_ctrl.sv:124$30516 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.$verific$first_use_reg$keymgr_reseed_ctrl.sv:66$30444 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.$verific$edn_req_q_reg$keymgr_reseed_ctrl.sv:96$30505 ($aldff) from module keymgr.
Removing never-active async load on $flatten\u_reseed_ctrl.$verific$edn_data_reg$keymgr_reseed_ctrl.sv:148$30529 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reseed_ctrl.$verific$edn_cnt_reg[0]$keymgr_reseed_ctrl.sv:56$30441 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_working_state.$verific$q_reg$prim_subreg.sv:72$35739 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_7.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_6.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_5.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_4.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_3.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_2.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_1.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share1_output_0.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_7.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_6.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_5.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_4.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_3.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_2.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_1.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sw_share0_output_0.$verific$q_reg$prim_subreg.sv:72$35777 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_start.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sideload_clear.$verific$q_reg$prim_subreg.sv:72$35758 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$async_fault_q_reg$keymgr_ctrl.sv:778$19582 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reseed_interval_shadowed.\staged_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reseed_interval_shadowed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$36036 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reseed_interval_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$37891 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$37890 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$37889 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$37899 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$37879 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$37900 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_op_status.$verific$q_reg$prim_subreg.sv:72$35720 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\staged_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_key_ver_shadowed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$36784 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\staged_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$37345 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_owner_int_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\staged_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_creator_key_ver_shadowed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$36784 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_max_creator_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_side_ctrl_fsm.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_shadow.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_reseed_cnt.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_regfile_intg.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_kmac_out.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_kmac_op.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_kmac_fsm.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_ctrl_fsm_intg.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_ctrl_fsm_cnt.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_fault_status_cmd.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code_invalid_shadow_update.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code_invalid_op.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code_invalid_kmac_input.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_operation.\staged_reg.$verific$q_reg$prim_subreg.sv:72$36611 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36611 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36590 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_operation.$verific$phase_q_reg$prim_subreg_shadow.sv:97$36497 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_dest_sel.\staged_reg.$verific$q_reg$prim_subreg.sv:72$36435 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_cfgen.$verific$out_q_reg$keymgr_cfg_en.sv:59$18975 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_dest_sel.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36435 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_dest_sel.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35758 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_dest_sel.$verific$phase_q_reg$prim_subreg_shadow.sv:97$36342 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_cdi_sel.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$35922 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_cdi_sel.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$35922 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_cdi_sel.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_shadowed_cdi_sel.$verific$phase_q_reg$prim_subreg_shadow.sv:97$35849 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$keymgr_reg_top.sv:62$23653 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$35100 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$35101 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$35102 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$35100 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$35101 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.$verific$state_q_reg$prim_alert_sender.sv:235$34640 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.$verific$ping_set_q_reg$prim_alert_sender.sv:235$34644 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.$verific$alert_set_q_reg$prim_alert_sender.sv:235$34643 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.$verific$alert_pq_reg$prim_alert_sender.sv:235$34641 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_op_err_alert.$verific$alert_nq_reg$prim_alert_sender.sv:235$34642 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$35429 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_lc_keymgr_en_sync.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_lc_keymgr_en_sync.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_kmac_if.\u_state_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35236 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_kmac_if.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35263 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_kmac_if.\u_cnt.$verific$max_val_reg$prim_count.sv:82$34971 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_kmac_if.\u_cnt.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$35000 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_kmac_if.$verific$one_hot_err_q_reg$keymgr_kmac_if.sv:343$22900 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_kmac_if.$verific$inputs_invalid_q_reg$keymgr_kmac_if.sv:151$22782 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_intr_op_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$35317 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$35100 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$35101 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35297 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$35102 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$35100 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$35101 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.$verific$state_q_reg$prim_alert_sender.sv:235$34747 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.$verific$ping_set_q_reg$prim_alert_sender.sv:235$34751 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.$verific$alert_set_q_reg$prim_alert_sender.sv:235$34750 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.$verific$alert_pq_reg$prim_alert_sender.sv:235$34748 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_fault_alert.$verific$alert_nq_reg$prim_alert_sender.sv:235$34749 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35630 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_key_valid_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_key_valid_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$35280 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_hw_sel.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_data_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35575 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35254 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35254 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$sync_fault_q_reg$keymgr_ctrl.sv:767$19575 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$sync_err_q_reg$keymgr_ctrl.sv:752$19567 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$state_intg_err_q_reg$keymgr_ctrl.sv:257$19335 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$op_state_q_reg$keymgr_ctrl.sv:662$19526 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$last_working_st_reg$keymgr_ctrl.sv:613$19520 ($aldff) from module keymgr.
Changing const-value async load to async reset on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($aldff) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_ctrl.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35254 ($adff) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_ctrl.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35254 ($adff) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_ctrl.\u_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35254 ($adff) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_ctrl.\u_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35254 ($adff) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_kmac_if.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35263 ($adff) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_kmac_if.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35263 ($adff) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_kmac_if.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35263 ($adff) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_kmac_if.\u_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35263 ($adff) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reseed_ctrl.\u_reseed_cnt.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35245 ($adff) from module keymgr.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 73 unused cells and 264 unused wires.
<suppressed ~142 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~4 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503: { $flatten\u_ctrl.$verific$n14230$19073 $flatten\u_ctrl.$verific$n14231$19074 $flatten\u_ctrl.$verific$n14233$19076 $flatten\u_ctrl.$verific$n14234$19077 $flatten\u_ctrl.$verific$n14235$19078 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14237$19080 $flatten\u_ctrl.$verific$n14238$19081 $flatten\u_ctrl.$verific$n14239$19082 $auto$opt_reduce.cc:134:opt_pmux$39193 $flatten\u_ctrl.$verific$n14241$19084 }
  Optimizing cells in module \keymgr.
Performed a total of 1 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_sideload_clear.$verific$q_reg$prim_subreg.sv:72$35758 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_reseed_interval_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_owner_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_owner_int_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_max_creator_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_err_code_invalid_shadow_update.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36611 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36590 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_shadowed_dest_sel.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36435 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_shadowed_dest_sel.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35758 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_shadowed_cdi_sel.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$35922 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_shadowed_cdi_sel.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Handling D = Q on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($adff) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_attest_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_shadowed_cdi_sel.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_shadowed_cdi_sel.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$35922 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_shadowed_dest_sel.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35758 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_control_shadowed_dest_sel.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35758 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_control_shadowed_dest_sel.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35758 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_shadowed_dest_sel.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36435 ($dlatch) from module keymgr.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_control_shadowed_dest_sel.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36435 ($dlatch) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_control_shadowed_dest_sel.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36435 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36590 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_control_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36590 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_control_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36590 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36611 ($dlatch) from module keymgr.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_control_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36611 ($dlatch) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_control_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36611 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_err_code_invalid_shadow_update.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_key_version.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_max_creator_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 7 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 8 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 9 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 10 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 11 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 12 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 13 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 14 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 15 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 16 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 17 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 18 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 19 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 20 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 21 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 22 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 23 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 24 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 25 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 26 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 27 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 28 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 29 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 30 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 31 on $flatten\u_reg.\u_max_creator_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_max_owner_int_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$37728 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 7 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 8 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 9 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 10 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 11 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 12 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 13 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 14 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 15 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 16 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 17 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 18 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 19 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 20 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 21 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 22 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 23 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 24 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 25 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 26 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 27 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 28 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 29 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 30 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 31 on $flatten\u_reg.\u_max_owner_int_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37749 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_max_owner_key_ver_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 7 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 8 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 9 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 10 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 11 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 12 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 13 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 14 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 15 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 16 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 17 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 18 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 19 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 20 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 21 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 22 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 23 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 24 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 25 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 26 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 27 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 28 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 29 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 30 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 31 on $flatten\u_reg.\u_max_owner_key_ver_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$37167 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_reseed_interval_regwen.$verific$q_reg[0]$prim_subreg.sv:72$35684 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 1-bit at position 8 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_reseed_interval_shadowed.\committed_reg.$verific$q_reg$prim_subreg.sv:72$36259 ($dlatch) from module keymgr.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 7 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 9 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 10 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 11 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 12 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 13 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 14 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 1-bit at position 15 on $flatten\u_reg.\u_reseed_interval_shadowed.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$36280 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_salt_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_0.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_1.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_2.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_3.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_4.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_5.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_6.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_sealing_sw_binding_7.$verific$q_reg$prim_subreg.sv:72$35796 ($dlatch) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_sideload_clear.$verific$q_reg$prim_subreg.sv:72$35758 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_sideload_clear.$verific$q_reg$prim_subreg.sv:72$35758 ($dlatch) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_sideload_clear.$verific$q_reg$prim_subreg.sv:72$35758 ($dlatch) from module keymgr.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~118 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39013.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39013.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39014.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39014.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39015.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39015.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39016.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39016.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39017.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39017.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39018.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39018.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39019.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39019.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39025.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39025.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39030.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39030.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39031.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39031.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39032.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39032.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39033.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39033.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39036.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39036.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39039.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39039.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39040.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39040.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39042.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39042.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39044.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39044.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39045.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39045.
    dead port 1/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39047.
    dead port 2/2 on $mux $flatten\u_kmac_if.$auto$bmuxmap.cc:60:execute$39047.
    dead port 1/2 on $mux $flatten\u_sideload_ctrl.\u_aes_key.$verific$mux_38$keymgr_sideload_key.sv:50$34495.
    dead port 2/2 on $mux $flatten\u_sideload_ctrl.\u_aes_key.$verific$mux_38$keymgr_sideload_key.sv:50$34495.
    dead port 1/2 on $mux $flatten\u_sideload_ctrl.\u_otbn_key.$verific$mux_38$keymgr_sideload_key.sv:50$34534.
    dead port 2/2 on $mux $flatten\u_sideload_ctrl.\u_otbn_key.$verific$mux_38$keymgr_sideload_key.sv:50$34534.
    dead port 1/2 on $mux $verific$mux_138$keymgr.sv:443$8461.
    dead port 2/2 on $mux $verific$mux_138$keymgr.sv:443$8461.
Removed 44 multiplexer ports.
<suppressed ~168 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$select_171$keymgr_ctrl.sv:351$19417: { $flatten\u_ctrl.$verific$n12710$19035 $flatten\u_ctrl.$verific$n12711$19036 $flatten\u_ctrl.$verific$n12713$19038 $auto$opt_reduce.cc:134:opt_pmux$39195 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$select_275$keymgr_ctrl.sv:600$19502: { $flatten\u_ctrl.$verific$n14235$19078 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14237$19080 $auto$opt_reduce.cc:134:opt_pmux$39197 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503: { $flatten\u_ctrl.$verific$n14231$19074 $flatten\u_ctrl.$verific$n14233$19076 $flatten\u_ctrl.$verific$n14234$19077 $flatten\u_ctrl.$verific$n14235$19078 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14237$19080 $flatten\u_ctrl.$verific$n14238$19081 $flatten\u_ctrl.$verific$n14239$19082 $auto$opt_reduce.cc:134:opt_pmux$39199 $flatten\u_ctrl.$verific$n14241$19084 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_1062$keymgr_reg_top.sv:2909$30383: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7419$23304 $flatten\u_reg.$verific$n7422$23307 $flatten\u_reg.$verific$n7425$23310 $flatten\u_reg.$verific$n7434$23319 $flatten\u_reg.$verific$n7437$23322 $auto$opt_reduce.cc:134:opt_pmux$39201 $flatten\u_reg.$verific$n7533$23418 $flatten\u_reg.$verific$n7536$23421 $flatten\u_reg.$verific$n7539$23424 $flatten\u_reg.$verific$n7542$23427 $flatten\u_reg.$verific$n7545$23430 $flatten\u_reg.$verific$n7548$23433 $flatten\u_reg.$verific$n7551$23436 $flatten\u_reg.$verific$n7554$23439 $flatten\u_reg.$verific$n7557$23442 $flatten\u_reg.$verific$n7560$23445 $flatten\u_reg.$verific$n7563$23448 $flatten\u_reg.$verific$n7566$23451 $flatten\u_reg.$verific$n7569$23454 $flatten\u_reg.$verific$n7572$23457 $flatten\u_reg.$verific$n7575$23460 $flatten\u_reg.$verific$n7578$23463 $flatten\u_reg.$verific$n7581$23466 $flatten\u_reg.$verific$n7584$23469 $flatten\u_reg.$verific$n7587$23472 $flatten\u_reg.$verific$n7590$23475 $flatten\u_reg.$verific$n7592$23477 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$Select_278$keymgr_ctrl.sv:600$19505: { $flatten\u_ctrl.$verific$n14234$19077 $auto$opt_reduce.cc:134:opt_pmux$39203 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$39196: { $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 $flatten\u_ctrl.$verific$n14239$19082 $flatten\u_ctrl.$verific$n14238$19081 $flatten\u_ctrl.$verific$n14234$19077 $flatten\u_ctrl.$verific$n14233$19076 $flatten\u_ctrl.$verific$n14232$19075 $flatten\u_ctrl.$verific$n14231$19074 $flatten\u_ctrl.$verific$n14230$19073 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$39198: { $flatten\u_ctrl.$verific$n14240$19083 $flatten\u_ctrl.$verific$n14232$19075 $flatten\u_ctrl.$verific$n14230$19073 }
  Optimizing cells in module \keymgr.
Performed a total of 7 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\u_ctrl.\u_hw_sel.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($adff) from module keymgr.
Setting constant 0-bit at position 1 on $flatten\u_ctrl.\u_hw_sel.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($adff) from module keymgr.
Setting constant 1-bit at position 2 on $flatten\u_ctrl.\u_hw_sel.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($adff) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_ctrl.\u_hw_sel.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35395 ($adff) from module keymgr.
Setting constant 0-bit at position 0 on $flatten\u_intr_op_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$35317 ($adff) from module keymgr.

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 67 unused cells and 155 unused wires.
<suppressed ~69 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~167 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register keymgr.u_ctrl.last_working_st.
Not marking keymgr.u_ctrl.op_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking keymgr.u_kmac_if.u_cnt.max_val as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_ctrl.last_working_st' from module `\keymgr'.
  found $adff cell for state register: $flatten\u_ctrl.$verific$last_working_st_reg$keymgr_ctrl.sv:613$19520
  root of input selection tree: $flatten\u_ctrl.$verific$n14280$19204
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_ctrl.$verific$n14238$19081
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$39184
  found ctrl input: $flatten\u_ctrl.$verific$n14239$19082
  found ctrl input: $flatten\u_ctrl.$verific$n14237$19080
  found ctrl input: $flatten\u_ctrl.$verific$n14236$19079
  found ctrl input: $flatten\u_ctrl.$verific$n14235$19078
  found ctrl input: $flatten\u_ctrl.$verific$n14234$19077
  found state code: 3'110
  found state code: 3'101
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  ctrl inputs: { $flatten\u_ctrl.$verific$n14239$19082 $flatten\u_ctrl.$verific$n14238$19081 $flatten\u_ctrl.$verific$n14237$19080 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14235$19078 $flatten\u_ctrl.$verific$n14234$19077 $auto$opt_reduce.cc:134:opt_pmux$39184 }
  ctrl outputs: $flatten\u_ctrl.$verific$n14280$19204
  transition:      3'000 7'0000000 ->      3'000 3'000
  transition:      3'000 7'-----1- ->      3'001 3'001
  transition:      3'000 7'----1-- ->      3'010 3'010
  transition:      3'000 7'---1--- ->      3'011 3'011
  transition:      3'000 7'--1---- ->      3'100 3'100
  transition:      3'000 7'1------ ->      3'101 3'101
  transition:      3'000 7'------1 ->      3'110 3'110
  transition:      3'000 7'-1----- ->      3'000 3'000
  transition:      3'100 7'0000000 ->      3'000 3'000
  transition:      3'100 7'-----1- ->      3'001 3'001
  transition:      3'100 7'----1-- ->      3'010 3'010
  transition:      3'100 7'---1--- ->      3'011 3'011
  transition:      3'100 7'--1---- ->      3'100 3'100
  transition:      3'100 7'1------ ->      3'101 3'101
  transition:      3'100 7'------1 ->      3'110 3'110
  transition:      3'100 7'-1----- ->      3'100 3'100
  transition:      3'010 7'0000000 ->      3'000 3'000
  transition:      3'010 7'-----1- ->      3'001 3'001
  transition:      3'010 7'----1-- ->      3'010 3'010
  transition:      3'010 7'---1--- ->      3'011 3'011
  transition:      3'010 7'--1---- ->      3'100 3'100
  transition:      3'010 7'1------ ->      3'101 3'101
  transition:      3'010 7'------1 ->      3'110 3'110
  transition:      3'010 7'-1----- ->      3'010 3'010
  transition:      3'110 7'0000000 ->      3'000 3'000
  transition:      3'110 7'-----1- ->      3'001 3'001
  transition:      3'110 7'----1-- ->      3'010 3'010
  transition:      3'110 7'---1--- ->      3'011 3'011
  transition:      3'110 7'--1---- ->      3'100 3'100
  transition:      3'110 7'1------ ->      3'101 3'101
  transition:      3'110 7'------1 ->      3'110 3'110
  transition:      3'110 7'-1----- ->      3'110 3'110
  transition:      3'001 7'0000000 ->      3'000 3'000
  transition:      3'001 7'-----1- ->      3'001 3'001
  transition:      3'001 7'----1-- ->      3'010 3'010
  transition:      3'001 7'---1--- ->      3'011 3'011
  transition:      3'001 7'--1---- ->      3'100 3'100
  transition:      3'001 7'1------ ->      3'101 3'101
  transition:      3'001 7'------1 ->      3'110 3'110
  transition:      3'001 7'-1----- ->      3'001 3'001
  transition:      3'101 7'0000000 ->      3'000 3'000
  transition:      3'101 7'-----1- ->      3'001 3'001
  transition:      3'101 7'----1-- ->      3'010 3'010
  transition:      3'101 7'---1--- ->      3'011 3'011
  transition:      3'101 7'--1---- ->      3'100 3'100
  transition:      3'101 7'1------ ->      3'101 3'101
  transition:      3'101 7'------1 ->      3'110 3'110
  transition:      3'101 7'-1----- ->      3'101 3'101
  transition:      3'011 7'0000000 ->      3'000 3'000
  transition:      3'011 7'-----1- ->      3'001 3'001
  transition:      3'011 7'----1-- ->      3'010 3'010
  transition:      3'011 7'---1--- ->      3'011 3'011
  transition:      3'011 7'--1---- ->      3'100 3'100
  transition:      3'011 7'1------ ->      3'101 3'101
  transition:      3'011 7'------1 ->      3'110 3'110
  transition:      3'011 7'-1----- ->      3'011 3'011

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ctrl.last_working_st$39204' from module `\keymgr'.

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ctrl.last_working_st$39204' from module `\keymgr'.

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_ctrl.last_working_st$39204' from module `\keymgr' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_ctrl.last_working_st$39204' from module `keymgr':
-------------------------------------

  Information on FSM $fsm$\u_ctrl.last_working_st$39204 (\u_ctrl.last_working_st):

  Number of input signals:    7
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$39184
    1: $flatten\u_ctrl.$verific$n14234$19077
    2: $flatten\u_ctrl.$verific$n14235$19078
    3: $flatten\u_ctrl.$verific$n14236$19079
    4: $flatten\u_ctrl.$verific$n14237$19080
    5: $flatten\u_ctrl.$verific$n14238$19081
    6: $flatten\u_ctrl.$verific$n14239$19082

  Output signals:
    0: $flatten\u_ctrl.$verific$n14280$19204 [0]
    1: $flatten\u_ctrl.$verific$n14280$19204 [1]
    2: $flatten\u_ctrl.$verific$n14280$19204 [2]

  State encoding:
    0:      3'000  <RESET STATE>
    1:      3'100
    2:      3'010
    3:      3'110
    4:      3'001
    5:      3'101
    6:      3'011

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'0000000   ->     0 3'000
      1:     0 7'-1-----   ->     0 3'000
      2:     0 7'--1----   ->     1 3'100
      3:     0 7'----1--   ->     2 3'010
      4:     0 7'------1   ->     3 3'110
      5:     0 7'-----1-   ->     4 3'001
      6:     0 7'1------   ->     5 3'101
      7:     0 7'---1---   ->     6 3'011
      8:     1 7'0000000   ->     0 3'000
      9:     1 7'--1----   ->     1 3'100
     10:     1 7'-1-----   ->     1 3'100
     11:     1 7'----1--   ->     2 3'010
     12:     1 7'------1   ->     3 3'110
     13:     1 7'-----1-   ->     4 3'001
     14:     1 7'1------   ->     5 3'101
     15:     1 7'---1---   ->     6 3'011
     16:     2 7'0000000   ->     0 3'000
     17:     2 7'--1----   ->     1 3'100
     18:     2 7'----1--   ->     2 3'010
     19:     2 7'-1-----   ->     2 3'010
     20:     2 7'------1   ->     3 3'110
     21:     2 7'-----1-   ->     4 3'001
     22:     2 7'1------   ->     5 3'101
     23:     2 7'---1---   ->     6 3'011
     24:     3 7'0000000   ->     0 3'000
     25:     3 7'--1----   ->     1 3'100
     26:     3 7'----1--   ->     2 3'010
     27:     3 7'------1   ->     3 3'110
     28:     3 7'-1-----   ->     3 3'110
     29:     3 7'-----1-   ->     4 3'001
     30:     3 7'1------   ->     5 3'101
     31:     3 7'---1---   ->     6 3'011
     32:     4 7'0000000   ->     0 3'000
     33:     4 7'--1----   ->     1 3'100
     34:     4 7'----1--   ->     2 3'010
     35:     4 7'------1   ->     3 3'110
     36:     4 7'-----1-   ->     4 3'001
     37:     4 7'-1-----   ->     4 3'001
     38:     4 7'1------   ->     5 3'101
     39:     4 7'---1---   ->     6 3'011
     40:     5 7'0000000   ->     0 3'000
     41:     5 7'--1----   ->     1 3'100
     42:     5 7'----1--   ->     2 3'010
     43:     5 7'------1   ->     3 3'110
     44:     5 7'-----1-   ->     4 3'001
     45:     5 7'-1-----   ->     5 3'101
     46:     5 7'1------   ->     5 3'101
     47:     5 7'---1---   ->     6 3'011
     48:     6 7'0000000   ->     0 3'000
     49:     6 7'--1----   ->     1 3'100
     50:     6 7'----1--   ->     2 3'010
     51:     6 7'------1   ->     3 3'110
     52:     6 7'-----1-   ->     4 3'001
     53:     6 7'1------   ->     5 3'101
     54:     6 7'---1---   ->     6 3'011
     55:     6 7'-1-----   ->     6 3'011

-------------------------------------

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_ctrl.last_working_st$39204' from module `\keymgr'.

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~27 debug messages>

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~167 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$39305: { $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 $flatten\u_ctrl.$verific$n14239$19082 $flatten\u_ctrl.$verific$n14237$19080 $auto$fsm_map.cc:118:implement_pattern_cache$39301 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$39292: { $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 $flatten\u_ctrl.$verific$n14236$19079 $flatten\u_ctrl.$verific$n14235$19078 $auto$fsm_map.cc:118:implement_pattern_cache$39290 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$39244: { $auto$fsm_map.cc:118:implement_pattern_cache$39242 $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 }
  Optimizing cells in module \keymgr.
Performed a total of 3 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$op_err_req_q_reg$keymgr.sv:644$18907 ($adff) from module keymgr (D = \op_err_req_d, Q = \op_err_req_q).
Adding EN signal on $verific$fault_err_req_q_reg$keymgr.sv:644$18906 ($adff) from module keymgr (D = \fault_err_req_d, Q = \fault_err_req_q).
Adding EN signal on $flatten\u_sw_binding_regwen.$verific$out_q_reg$keymgr_cfg_en.sv:59$18975 ($adff) from module keymgr (D = $flatten\u_sw_binding_regwen.$verific$n37$18950, Q = \u_sw_binding_regwen.out_q).
Adding EN signal on $flatten\u_sw_binding_regwen.$verific$init_q_reg$keymgr_cfg_en.sv:46$18971 ($adff) from module keymgr (D = $flatten\u_sw_binding_regwen.$verific$n26$18947, Q = \u_sw_binding_regwen.init_q).
Adding EN signal on $flatten\u_sideload_ctrl.\u_state_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35225 ($adff) from module keymgr (D = \u_sideload_ctrl.state_d, Q = \u_sideload_ctrl.u_state_regs.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sideload_ctrl.\u_otbn_key.$verific$valid_q_reg$keymgr_sideload_key.sv:38$34531 ($adff) from module keymgr (D = 1'0, Q = \u_sideload_ctrl.u_otbn_key.valid_q).
Adding EN signal on $flatten\u_sideload_ctrl.\u_otbn_key.$verific$key_q_reg$keymgr_sideload_key.sv:52$34537 ($adff) from module keymgr (D = { \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] }, Q = { \u_sideload_ctrl.u_otbn_key.key_q[1] \u_sideload_ctrl.u_otbn_key.key_q[0] }).
Adding EN signal on $flatten\u_sideload_ctrl.\u_kmac_key.$verific$valid_q_reg$keymgr_sideload_key.sv:38$34492 ($adff) from module keymgr (D = 1'0, Q = \u_sideload_ctrl.u_kmac_key.valid_q).
Adding EN signal on $flatten\u_sideload_ctrl.\u_kmac_key.$verific$key_q_reg$keymgr_sideload_key.sv:52$34498 ($adff) from module keymgr (D = { \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] }, Q = { \u_sideload_ctrl.u_kmac_key.key_q[1] \u_sideload_ctrl.u_kmac_key.key_q[0] }).
Adding EN signal on $flatten\u_sideload_ctrl.\u_aes_key.$verific$valid_q_reg$keymgr_sideload_key.sv:38$34492 ($adff) from module keymgr (D = 1'0, Q = \u_sideload_ctrl.u_aes_key.valid_q).
Adding EN signal on $flatten\u_sideload_ctrl.\u_aes_key.$verific$key_q_reg$keymgr_sideload_key.sv:52$34498 ($adff) from module keymgr (D = { \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [44] \u_lfsr.lfsr_q [40] \u_lfsr.lfsr_q [36] \u_lfsr.lfsr_q [41] \u_lfsr.lfsr_q [35] \u_lfsr.lfsr_q [32] \u_lfsr.lfsr_q [46] \u_lfsr.lfsr_q [50] \u_lfsr.lfsr_q [52] \u_lfsr.lfsr_q [58] \u_lfsr.lfsr_q [63] \u_lfsr.lfsr_q [34] \u_lfsr.lfsr_q [57:56] \u_lfsr.lfsr_q [42] \u_lfsr.lfsr_q [37] \u_lfsr.lfsr_q [60] \u_lfsr.lfsr_q [43] \u_lfsr.lfsr_q [49] \u_lfsr.lfsr_q [39] \u_lfsr.lfsr_q [33] \u_lfsr.lfsr_q [38] \u_lfsr.lfsr_q [47] \u_lfsr.lfsr_q [45] \u_lfsr.lfsr_q [61] \u_lfsr.lfsr_q [54] \u_lfsr.lfsr_q [62] \u_lfsr.lfsr_q [55] \u_lfsr.lfsr_q [59] \u_lfsr.lfsr_q [51] \u_lfsr.lfsr_q [53] \u_lfsr.lfsr_q [48] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] \u_lfsr.lfsr_q [31:0] }, Q = { \u_sideload_ctrl.u_aes_key.key_q[1] \u_sideload_ctrl.u_aes_key.key_q[0] }).
Adding EN signal on $flatten\u_reseed_ctrl.$verific$gen_mult_width.seed_q_reg$keymgr_reseed_ctrl.sv:124$30516 ($dff) from module keymgr (D = \u_reseed_ctrl.edn_data, Q = \u_reseed_ctrl.gen_mult_width.seed_q).
Adding EN signal on $flatten\u_reseed_ctrl.$verific$first_use_reg$keymgr_reseed_ctrl.sv:66$30444 ($adff) from module keymgr (D = 1'0, Q = \u_reseed_ctrl.first_use).
Adding EN signal on $flatten\u_reseed_ctrl.$verific$edn_data_reg$keymgr_reseed_ctrl.sv:148$30529 ($dff) from module keymgr (D = \edn_i.edn_bus, Q = \u_reseed_ctrl.edn_data).
Adding EN signal on $flatten\u_reseed_ctrl.$verific$edn_cnt_reg[0]$keymgr_reseed_ctrl.sv:56$30441 ($adff) from module keymgr (D = $flatten\u_reseed_ctrl.$verific$n19$30407, Q = \u_reseed_ctrl.edn_cnt).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_7.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[7].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_7.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_6.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[6].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_6.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_5.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[5].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_5.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_4.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[4].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_4.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_3.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[3].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_3.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_2.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[2].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_2.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_1.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[1].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_1.q).
Adding EN signal on $flatten\u_reg.\u_sw_share1_output_0.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[0].u_prim_buf_share1_d.in_i [0] }, Q = \u_reg.u_sw_share1_output_0.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_7.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[7].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_7.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_6.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[6].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_6.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_5.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[5].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_5.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_4.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[4].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_4.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_3.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[3].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_3.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_2.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[2].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_2.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_1.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[1].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_1.q).
Adding EN signal on $flatten\u_reg.\u_sw_share0_output_0.$verific$q_reg$prim_subreg.sv:72$35777 ($adff) from module keymgr (D = { 31'0000000000000000000000000000000 \gen_sw_assigns[0].u_prim_buf_share0_d.in_i [0] }, Q = \u_reg.u_sw_share0_output_0.q).
Adding EN signal on $flatten\u_reg.\u_start.$verific$q_reg[0]$prim_subreg.sv:72$35663 ($adff) from module keymgr (D = 1'0, Q = \u_reg.u_start.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$37891 ($adff) from module keymgr (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$37890 ($adff) from module keymgr (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$37889 ($adff) from module keymgr (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$37899 ($adff) from module keymgr (D = $flatten\u_reg.\u_reg_if.$verific$n183$37849, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$37879 ($adff) from module keymgr (D = $flatten\u_reg.\u_reg_if.$verific$n76$37829, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$37900 ($adff) from module keymgr (D = $flatten\u_reg.\u_reg_if.$verific$n249$37831, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_op_status.$verific$q_reg$prim_subreg.sv:72$35720 ($adff) from module keymgr (D = \u_ctrl.status_o, Q = \u_reg.u_op_status.q).
Adding EN signal on $flatten\u_reg.\u_intr_state.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($adff) from module keymgr (D = \u_intr_op_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_side_ctrl_fsm.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_side_ctrl_fsm.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_shadow.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_shadow.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_reseed_cnt.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_reseed_cnt.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_regfile_intg.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_regfile_intg.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_kmac_out.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_kmac_out.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_kmac_op.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_kmac_op.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_kmac_fsm.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_kmac_fsm.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_ctrl_fsm_intg.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_ctrl_fsm_intg.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_ctrl_fsm_cnt.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_ctrl_fsm_cnt.q).
Adding EN signal on $flatten\u_reg.\u_fault_status_cmd.$verific$q_reg[0]$prim_subreg.sv:72$35646 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_fault_status_cmd.q).
Adding EN signal on $flatten\u_reg.\u_err_code_invalid_op.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_err_code_invalid_op.q).
Adding EN signal on $flatten\u_reg.\u_err_code_invalid_kmac_input.$verific$q_reg[0]$prim_subreg.sv:72$35701 ($adff) from module keymgr (D = 1'1, Q = \u_reg.u_err_code_invalid_kmac_input.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$keymgr_reg_top.sv:62$23653 ($adff) from module keymgr (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_op_err_alert.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($adff) from module keymgr (D = \u_op_err_alert.i_decode_ping.gen_async.state_d, Q = \u_op_err_alert.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\u_op_err_alert.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($adff) from module keymgr (D = \u_op_err_alert.i_decode_ack.gen_async.state_d, Q = \u_op_err_alert.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\u_op_err_alert.$verific$state_q_reg$prim_alert_sender.sv:235$34640 ($adff) from module keymgr (D = \u_op_err_alert.state_d, Q = \u_op_err_alert.state_q).
Adding EN signal on $flatten\u_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$35429 ($adff) from module keymgr (D = \u_lfsr.lfsr_d, Q = \u_lfsr.lfsr_q).
Adding EN signal on $flatten\u_kmac_if.\u_state_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35236 ($adff) from module keymgr (D = \u_kmac_if.state_d, Q = \u_kmac_if.u_state_regs.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_kmac_if.\u_cnt.$verific$max_val_reg$prim_count.sv:82$34971 ($adff) from module keymgr (D = $flatten\u_kmac_if.\u_cnt.$verific$n34$34950, Q = \u_kmac_if.u_cnt.max_val).
Adding EN signal on $flatten\u_kmac_if.\u_cnt.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$35000 ($adff) from module keymgr (D = $flatten\u_kmac_if.\u_cnt.$verific$n136$34959, Q = \u_kmac_if.u_cnt.gen_cross_cnt_hardening.down_cnt).
Adding EN signal on $flatten\u_kmac_if.$verific$one_hot_err_q_reg$keymgr_kmac_if.sv:343$22900 ($adff) from module keymgr (D = 1'1, Q = \u_kmac_if.one_hot_err_q).
Adding EN signal on $flatten\u_fault_alert.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($adff) from module keymgr (D = \u_fault_alert.i_decode_ping.gen_async.state_d, Q = \u_fault_alert.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\u_fault_alert.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$35099 ($adff) from module keymgr (D = \u_fault_alert.i_decode_ack.gen_async.state_d, Q = \u_fault_alert.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\u_fault_alert.$verific$state_q_reg$prim_alert_sender.sv:235$34747 ($adff) from module keymgr (D = \u_fault_alert.state_d, Q = \u_fault_alert.state_q).
Adding EN signal on $flatten\u_ctrl.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35630 ($adff) from module keymgr (D = \u_ctrl.state_d, Q = \u_ctrl.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_ctrl.\u_data_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$35575 ($adff) from module keymgr (D = \u_ctrl.data_st_d, Q = \u_ctrl.u_data_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_ctrl.$verific$sync_fault_q_reg$keymgr_ctrl.sv:767$19575 ($adff) from module keymgr (D = \u_ctrl.sync_fault_d, Q = \u_ctrl.sync_fault_q).
Adding EN signal on $flatten\u_ctrl.$verific$sync_err_q_reg$keymgr_ctrl.sv:752$19567 ($adff) from module keymgr (D = $flatten\u_ctrl.$verific$n14415$19220, Q = \u_ctrl.sync_err_q).
Adding EN signal on $flatten\u_ctrl.$verific$state_intg_err_q_reg$keymgr_ctrl.sv:257$19335 ($adff) from module keymgr (D = 1'1, Q = \u_ctrl.state_intg_err_q).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][0] \u_ctrl.key_state_d[1][0][0] \u_ctrl.key_state_d[0][1][0] \u_ctrl.key_state_d[0][0][0] }, Q = { \u_ctrl.key_state_q[1][1][0] \u_ctrl.key_state_q[1][0][0] \u_ctrl.key_state_q[0][1][0] \u_ctrl.key_state_q[0][0][0] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][1] \u_ctrl.key_state_d[1][0][1] \u_ctrl.key_state_d[0][1][1] \u_ctrl.key_state_d[0][0][1] }, Q = { \u_ctrl.key_state_q[1][1][1] \u_ctrl.key_state_q[1][0][1] \u_ctrl.key_state_q[0][1][1] \u_ctrl.key_state_q[0][0][1] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][2] \u_ctrl.key_state_d[1][0][2] \u_ctrl.key_state_d[0][1][2] \u_ctrl.key_state_d[0][0][2] }, Q = { \u_ctrl.key_state_q[1][1][2] \u_ctrl.key_state_q[1][0][2] \u_ctrl.key_state_q[0][1][2] \u_ctrl.key_state_q[0][0][2] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][3] \u_ctrl.key_state_d[1][0][3] \u_ctrl.key_state_d[0][1][3] \u_ctrl.key_state_d[0][0][3] }, Q = { \u_ctrl.key_state_q[1][1][3] \u_ctrl.key_state_q[1][0][3] \u_ctrl.key_state_q[0][1][3] \u_ctrl.key_state_q[0][0][3] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][4] \u_ctrl.key_state_d[1][0][4] \u_ctrl.key_state_d[0][1][4] \u_ctrl.key_state_d[0][0][4] }, Q = { \u_ctrl.key_state_q[1][1][4] \u_ctrl.key_state_q[1][0][4] \u_ctrl.key_state_q[0][1][4] \u_ctrl.key_state_q[0][0][4] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][5] \u_ctrl.key_state_d[1][0][5] \u_ctrl.key_state_d[0][1][5] \u_ctrl.key_state_d[0][0][5] }, Q = { \u_ctrl.key_state_q[1][1][5] \u_ctrl.key_state_q[1][0][5] \u_ctrl.key_state_q[0][1][5] \u_ctrl.key_state_q[0][0][5] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][6] \u_ctrl.key_state_d[1][0][6] \u_ctrl.key_state_d[0][1][6] \u_ctrl.key_state_d[0][0][6] }, Q = { \u_ctrl.key_state_q[1][1][6] \u_ctrl.key_state_q[1][0][6] \u_ctrl.key_state_q[0][1][6] \u_ctrl.key_state_q[0][0][6] }).
Adding EN signal on $flatten\u_ctrl.$verific$key_state_q_reg$keymgr_ctrl.sv:281$19354 ($adff) from module keymgr (D = { \u_ctrl.key_state_d[1][1][7] \u_ctrl.key_state_d[1][0][7] \u_ctrl.key_state_d[0][1][7] \u_ctrl.key_state_d[0][0][7] }, Q = { \u_ctrl.key_state_q[1][1][7] \u_ctrl.key_state_q[1][0][7] \u_ctrl.key_state_q[0][1][7] \u_ctrl.key_state_q[0][0][7] }).
Adding EN signal on $flatten\u_cfgen.$verific$out_q_reg$keymgr_cfg_en.sv:59$18975 ($adff) from module keymgr (D = $flatten\u_cfgen.$verific$n37$18950, Q = \u_cfgen.out_q).
Adding EN signal on $flatten\u_cfgen.$verific$init_q_reg$keymgr_cfg_en.sv:46$18971 ($adff) from module keymgr (D = $flatten\u_cfgen.$verific$n26$18947, Q = \u_cfgen.init_q).
Adding EN signal on $auto$ff.cc:262:slice$39191 ($adff) from module keymgr (D = \u_reseed_ctrl.u_reseed_cnt.up_cnt_d[1] [0], Q = \u_reseed_ctrl.u_reseed_cnt.gen_cnts[1].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$39190 ($adff) from module keymgr (D = \u_reseed_ctrl.u_reseed_cnt.up_cnt_d[0] [0], Q = \u_reseed_ctrl.u_reseed_cnt.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$39189 ($adff) from module keymgr (D = \u_kmac_if.u_cnt.up_cnt_d[0] [0], Q = \u_kmac_if.u_cnt.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$39188 ($adff) from module keymgr (D = \u_ctrl.u_cnt.up_cnt_d[1] [0], Q = \u_ctrl.u_cnt.gen_cnts[1].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$39187 ($adff) from module keymgr (D = \u_ctrl.u_cnt.up_cnt_d[0] [0], Q = \u_ctrl.u_cnt.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Setting constant 0-bit at position 3 on $flatten\u_ctrl.$verific$async_fault_q_reg$keymgr_ctrl.sv:778$19582 ($adff) from module keymgr.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 53 unused cells and 76 unused wires.
<suppressed ~55 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~31 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39349 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39350 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39351 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39352 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39353 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39354 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39355 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39356 ($adffe) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$39357 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39358 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39358 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39448 ($adffe) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$39329 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39341 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39342 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39343 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39344 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39345 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39346 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $flatten\u_kmac_if.$verific$inputs_invalid_q_reg$keymgr_kmac_if.sv:151$22782 ($adff) from module keymgr.
Setting constant 0-bit at position 3 on $flatten\u_kmac_if.$verific$inputs_invalid_q_reg$keymgr_kmac_if.sv:151$22782 ($adff) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39347 ($adffe) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$39348 ($adffe) from module keymgr.

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~36 debug messages>

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_ctrl.$verific$mux_455$keymgr_ctrl.sv:505$19473.
    dead port 2/2 on $mux $flatten\u_ctrl.$verific$mux_455$keymgr_ctrl.sv:505$19473.
    dead port 2/5 on $pmux $flatten\u_ctrl.$verific$select_275$keymgr_ctrl.sv:600$19502.
    dead port 3/5 on $pmux $flatten\u_ctrl.$verific$select_275$keymgr_ctrl.sv:600$19502.
    dead port 4/5 on $pmux $flatten\u_ctrl.$verific$select_275$keymgr_ctrl.sv:600$19502.
    dead port 3/11 on $pmux $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503.
    dead port 5/11 on $pmux $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503.
    dead port 6/11 on $pmux $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503.
    dead port 7/11 on $pmux $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503.
    dead port 9/11 on $pmux $flatten\u_ctrl.$verific$select_276$keymgr_ctrl.sv:600$19503.
    dead port 3/8 on $pmux $flatten\u_ctrl.$verific$select_310$keymgr_ctrl.sv:649$19522.
    dead port 4/8 on $pmux $flatten\u_ctrl.$verific$select_310$keymgr_ctrl.sv:649$19522.
    dead port 5/8 on $pmux $flatten\u_ctrl.$verific$select_310$keymgr_ctrl.sv:649$19522.
    dead port 6/8 on $pmux $flatten\u_ctrl.$verific$select_310$keymgr_ctrl.sv:649$19522.
    dead port 1/2 on $mux $flatten\u_sideload_ctrl.$verific$i40$keymgr_sideload_key_ctrl.sv:134$30626.
    dead port 2/2 on $mux $flatten\u_sideload_ctrl.$verific$i40$keymgr_sideload_key_ctrl.sv:134$30626.
Removed 16 multiplexer ports.
<suppressed ~133 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New input vector for $reduce_or cell $flatten\u_ctrl.$verific$reduce_or_284$keymgr_ctrl.sv:600$19511: { $auto$fsm_map.cc:74:implement_pattern_cache$39245 $flatten\u_ctrl.$verific$n14240$19083 }
    New input vector for $reduce_or cell $flatten\u_ctrl.$verific$reduce_nor_274$keymgr_ctrl.sv:600$19500: { $auto$fsm_map.cc:74:implement_pattern_cache$39245 $flatten\u_ctrl.$verific$n14240$19083 $flatten\u_ctrl.$verific$n14232$19075 $flatten\u_ctrl.$verific$n14231$19074 $flatten\u_ctrl.$verific$n14230$19073 $auto$fsm_map.cc:74:implement_pattern_cache$39219 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$39196: { $auto$fsm_map.cc:74:implement_pattern_cache$39245 $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 $flatten\u_ctrl.$verific$n14232$19075 $flatten\u_ctrl.$verific$n14231$19074 $flatten\u_ctrl.$verific$n14230$19073 $auto$fsm_map.cc:74:implement_pattern_cache$39219 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$39305: { $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 $auto$fsm_map.cc:118:implement_pattern_cache$39301 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$39292: { $flatten\u_ctrl.$verific$n14241$19084 $flatten\u_ctrl.$verific$n14240$19083 $auto$fsm_map.cc:118:implement_pattern_cache$39290 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$39279: { $auto$fsm_map.cc:74:implement_pattern_cache$39245 $auto$fsm_map.cc:118:implement_pattern_cache$39275 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39479: { $auto$opt_dff.cc:194:make_patterns_logic$39470 $auto$opt_dff.cc:194:make_patterns_logic$39472 $auto$opt_dff.cc:194:make_patterns_logic$39474 $auto$opt_dff.cc:194:make_patterns_logic$39476 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39466: { $auto$opt_dff.cc:194:make_patterns_logic$39455 $auto$opt_dff.cc:194:make_patterns_logic$39457 $auto$opt_dff.cc:194:make_patterns_logic$39459 $auto$opt_dff.cc:194:make_patterns_logic$39453 $auto$opt_dff.cc:194:make_patterns_logic$39461 $auto$opt_dff.cc:194:make_patterns_logic$39463 $auto$opt_dff.cc:194:make_patterns_logic$39451 }
    New ctrl vector for $pmux cell $flatten\u_ctrl.$verific$Select_285$keymgr_ctrl.sv:600$19512: $auto$fsm_map.cc:74:implement_pattern_cache$39219
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_1062$keymgr_reg_top.sv:2909$30383: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7419$23304 $flatten\u_reg.$verific$n7425$23310 $flatten\u_reg.$verific$n7434$23319 $flatten\u_reg.$verific$n7437$23322 $auto$opt_reduce.cc:134:opt_pmux$39201 $flatten\u_reg.$verific$n7533$23418 $flatten\u_reg.$verific$n7536$23421 $flatten\u_reg.$verific$n7539$23424 $flatten\u_reg.$verific$n7542$23427 $flatten\u_reg.$verific$n7545$23430 $flatten\u_reg.$verific$n7548$23433 $flatten\u_reg.$verific$n7551$23436 $flatten\u_reg.$verific$n7554$23439 $flatten\u_reg.$verific$n7557$23442 $flatten\u_reg.$verific$n7560$23445 $flatten\u_reg.$verific$n7563$23448 $flatten\u_reg.$verific$n7566$23451 $flatten\u_reg.$verific$n7569$23454 $flatten\u_reg.$verific$n7572$23457 $flatten\u_reg.$verific$n7575$23460 $flatten\u_reg.$verific$n7578$23463 $flatten\u_reg.$verific$n7581$23466 $flatten\u_reg.$verific$n7584$23469 $flatten\u_reg.$verific$n7587$23472 $flatten\u_reg.$verific$n7590$23475 $flatten\u_reg.$verific$n7592$23477 }
    New ctrl vector for $pmux cell $flatten\u_sideload_ctrl.$verific$select_38$keymgr_sideload_key_ctrl.sv:134$30625: { $flatten\u_sideload_ctrl.$verific$n607$30548 $flatten\u_sideload_ctrl.$verific$n608$30549 $auto$opt_reduce.cc:134:opt_pmux$39583 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$39582: { $flatten\u_sideload_ctrl.$verific$n610$30551 $flatten\u_sideload_ctrl.$verific$n609$30550 $flatten\u_sideload_ctrl.$verific$n606$30547 }
  Optimizing cells in module \keymgr.
Performed a total of 13 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$39366 ($adffe) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$39366 ($dlatch) from module keymgr.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$39366 ($dlatch) from module keymgr.

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 10 unused cells and 44 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~3 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39466: { $auto$opt_dff.cc:194:make_patterns_logic$39453 $auto$opt_dff.cc:194:make_patterns_logic$39463 $auto$opt_dff.cc:194:make_patterns_logic$39451 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_1062$keymgr_reg_top.sv:2909$30383: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7419$23304 $flatten\u_reg.$verific$n7425$23310 $flatten\u_reg.$verific$n7434$23319 $flatten\u_reg.$verific$n7437$23322 $auto$opt_reduce.cc:134:opt_pmux$39201 $flatten\u_reg.$verific$n7533$23418 $flatten\u_reg.$verific$n7536$23421 $flatten\u_reg.$verific$n7539$23424 $flatten\u_reg.$verific$n7542$23427 $flatten\u_reg.$verific$n7545$23430 $flatten\u_reg.$verific$n7548$23433 $flatten\u_reg.$verific$n7551$23436 $flatten\u_reg.$verific$n7554$23439 $flatten\u_reg.$verific$n7557$23442 $flatten\u_reg.$verific$n7560$23445 $flatten\u_reg.$verific$n7563$23448 $flatten\u_reg.$verific$n7566$23451 $flatten\u_reg.$verific$n7569$23454 $flatten\u_reg.$verific$n7572$23457 $flatten\u_reg.$verific$n7575$23460 $flatten\u_reg.$verific$n7578$23463 $flatten\u_reg.$verific$n7581$23466 $flatten\u_reg.$verific$n7587$23472 $flatten\u_reg.$verific$n7590$23475 $flatten\u_reg.$verific$n7592$23477 }
  Optimizing cells in module \keymgr.
Performed a total of 2 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.74. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$39315 ($adffe) from module keymgr.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$39318 ($adffe) from module keymgr.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$39318 ($adffe) from module keymgr.

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~5 debug messages>
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.77. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 5) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39445 ($ne).
Removed top 1 bits (of 2) from port Y of cell keymgr.$verific$or_313$keymgr.sv:485$10304 ($or).
Removed top 1 bits (of 2) from port A of cell keymgr.$verific$or_313$keymgr.sv:485$10304 ($or).
Removed top 1 bits (of 2) from port B of cell keymgr.$verific$or_313$keymgr.sv:485$10304 ($or).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_163$keymgr.sv:549$17701 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_166$keymgr.sv:556$17766 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_175$keymgr.sv:549$17855 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_178$keymgr.sv:556$17920 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_187$keymgr.sv:549$18009 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_190$keymgr.sv:556$18074 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_199$keymgr.sv:549$18163 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_202$keymgr.sv:556$18228 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_211$keymgr.sv:549$18317 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_214$keymgr.sv:556$18382 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_223$keymgr.sv:549$18471 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_226$keymgr.sv:556$18536 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_235$keymgr.sv:549$18625 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_238$keymgr.sv:556$18690 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_247$keymgr.sv:549$18779 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$verific$mux_250$keymgr.sv:556$18844 ($mux).
Removed top 576 bits (of 1408) from mux cell keymgr.$auto$bmuxmap.cc:60:execute$39172 ($mux).
Removed top 1 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39431 ($ne).
Removed top 2 bits (of 5) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39443 ($ne).
Removed top 1 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39438 ($ne).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39413 ($ne).
Removed top 1 bits (of 8) from port B of cell keymgr.$flatten\u_sideload_ctrl.$verific$equal_33$keymgr_sideload_key_ctrl.sv:103$30618 ($eq).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39524 ($ne).
Removed top 15 bits (of 16) from mux cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$mux_33$prim_count.sv:93$34823 ($mux).
Removed top 15 bits (of 16) from mux cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$mux_31$prim_count.sv:93$34821 ($mux).
Removed top 15 bits (of 16) from mux cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$mux_11$prim_count.sv:93$34780 ($mux).
Removed top 15 bits (of 16) from port A of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777 ($add).
Removed top 15 bits (of 16) from port B of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777 ($add).
Removed top 14 bits (of 16) from port Y of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777 ($add).
Removed top 15 bits (of 16) from port A of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_30$prim_count.sv:92$34820 ($add).
Removed top 15 bits (of 16) from port B of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_30$prim_count.sv:92$34820 ($add).
Removed top 15 bits (of 16) from port Y of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_30$prim_count.sv:92$34820 ($add).
Removed top 15 bits (of 16) from port A of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$LessThan_6$prim_count.sv:92$34775 ($lt).
Removed top 15 bits (of 16) from port A of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$LessThan_28$prim_count.sv:92$34818 ($lt).
Removed top 1 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39407 ($ne).
Removed top 1 bits (of 4) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39409 ($ne).
Removed top 2 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39385 ($ne).
Removed top 2 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39392 ($ne).
Removed top 2 bits (of 5) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39397 ($ne).
Removed top 1 bits (of 5) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39399 ($ne).
Removed top 2 bits (of 3) from port B of cell keymgr.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$37859 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_101$keymgr_reg_top.sv:2337$29761 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_103$keymgr_reg_top.sv:2338$29762 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_105$keymgr_reg_top.sv:2339$29763 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_107$keymgr_reg_top.sv:2340$29764 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_109$keymgr_reg_top.sv:2341$29765 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_111$keymgr_reg_top.sv:2342$29766 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_113$keymgr_reg_top.sv:2343$29767 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_115$keymgr_reg_top.sv:2344$29768 ($eq).
Removed top 5 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_55$keymgr_reg_top.sv:2314$29738 ($eq).
Removed top 4 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_57$keymgr_reg_top.sv:2315$29739 ($eq).
Removed top 4 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_59$keymgr_reg_top.sv:2316$29740 ($eq).
Removed top 3 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_61$keymgr_reg_top.sv:2317$29741 ($eq).
Removed top 3 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_63$keymgr_reg_top.sv:2318$29742 ($eq).
Removed top 3 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_65$keymgr_reg_top.sv:2319$29743 ($eq).
Removed top 3 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_67$keymgr_reg_top.sv:2320$29744 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_69$keymgr_reg_top.sv:2321$29745 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_71$keymgr_reg_top.sv:2322$29746 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_73$keymgr_reg_top.sv:2323$29747 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_75$keymgr_reg_top.sv:2324$29748 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_77$keymgr_reg_top.sv:2325$29749 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_79$keymgr_reg_top.sv:2326$29750 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_81$keymgr_reg_top.sv:2327$29751 ($eq).
Removed top 2 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_83$keymgr_reg_top.sv:2328$29752 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_85$keymgr_reg_top.sv:2329$29753 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_87$keymgr_reg_top.sv:2330$29754 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_89$keymgr_reg_top.sv:2331$29755 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_91$keymgr_reg_top.sv:2332$29756 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_93$keymgr_reg_top.sv:2333$29757 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_95$keymgr_reg_top.sv:2334$29758 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_97$keymgr_reg_top.sv:2335$29759 ($eq).
Removed top 1 bits (of 6) from port B of cell keymgr.$flatten\u_reg.$verific$equal_99$keymgr_reg_top.sv:2336$29760 ($eq).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39520 ($adffe).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39517 ($ne).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39513 ($adffe).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39510 ($ne).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39506 ($adffe).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39503 ($ne).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39499 ($adffe).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39496 ($ne).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39492 ($adffe).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39489 ($ne).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39475 ($ne).
Removed top 2 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39473 ($ne).
Removed top 2 bits (of 3) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39471 ($ne).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39464 ($ne).
Removed top 31 bits (of 32) from port A of cell keymgr.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$38508 ($shl).
Removed top 28 bits (of 32) from port Y of cell keymgr.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$38508 ($shl).
Removed top 1 bits (of 3) from mux cell keymgr.$flatten\u_op_err_alert.$verific$mux_22$prim_alert_sender.sv:142$34605 ($mux).
Removed top 1 bits (of 64) from port B of cell keymgr.$flatten\u_lfsr.$verific$xor_6$prim_lfsr.sv:314$35415 ($xor).
Removed top 4 bits (of 5) from port B of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$sub_34$prim_count.sv:126$34995 ($sub).
Removed top 4 bits (of 5) from mux cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$mux_20$prim_count.sv:93$34977 ($mux).
Removed top 4 bits (of 5) from mux cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$mux_18$prim_count.sv:93$34975 ($mux).
Removed top 4 bits (of 5) from port B of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$add_40$prim_count.sv:131$35001 ($add).
Removed top 4 bits (of 5) from port A of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$add_17$prim_count.sv:92$34974 ($add).
Removed top 4 bits (of 5) from port B of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$add_17$prim_count.sv:92$34974 ($add).
Removed top 5 bits (of 6) from port Y of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$add_17$prim_count.sv:92$34974 ($add).
Removed top 4 bits (of 5) from port A of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$LessThan_32$prim_count.sv:125$34993 ($lt).
Removed top 4 bits (of 5) from port A of cell keymgr.$flatten\u_kmac_if.\u_cnt.$verific$LessThan_15$prim_count.sv:92$34972 ($lt).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39538 ($ne).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39534 ($adffe).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39531 ($ne).
Removed top 4 bits (of 5) from port B of cell keymgr.$flatten\u_kmac_if.$verific$equal_34$keymgr_kmac_if.sv:213$22812 ($eq).
Removed top 2 bits (of 10) from port B of cell keymgr.$flatten\u_kmac_if.$verific$equal_55$keymgr_kmac_if.sv:204$22826 ($eq).
Removed top 1 bits (of 10) from port B of cell keymgr.$flatten\u_kmac_if.$verific$equal_56$keymgr_kmac_if.sv:224$22827 ($eq).
Removed top 2 bits (of 4) from mux cell keymgr.$flatten\u_kmac_if.$verific$mux_18$keymgr_kmac_if.sv:197$22807 ($mux).
Removed top 128 bits (of 768) from mux cell keymgr.$flatten\u_kmac_if.$verific$mux_77$keymgr_kmac_if.sv:279$22850 ($mux).
Removed top 2 bits (of 4) from mux cell keymgr.$flatten\u_kmac_if.$verific$mux_92$keymgr_kmac_if.sv:297$22861 ($mux).
Removed top 2 bits (of 4) from mux cell keymgr.$flatten\u_kmac_if.$verific$mux_93$keymgr_kmac_if.sv:297$22862 ($mux).
Removed top 2 bits (of 3) from port B of cell keymgr.$flatten\u_kmac_if.$verific$sub_376$keymgr_kmac_if.sv:332$22892 ($sub).
Removed top 3 bits (of 5) from port A of cell keymgr.$flatten\u_kmac_if.$verific$sub_98$keymgr_kmac_if.sv:305$22867 ($sub).
Removed top 1 bits (of 3) from mux cell keymgr.$flatten\u_fault_alert.$verific$mux_22$prim_alert_sender.sv:142$34712 ($mux).
Removed top 2 bits (of 3) from port B of cell keymgr.$auto$fsm_map.cc:215:map_fsm$39213 ($eq).
Removed top 1 bits (of 3) from port B of cell keymgr.$auto$fsm_map.cc:215:map_fsm$39215 ($eq).
Removed top 1 bits (of 2) from port B of cell keymgr.$auto$opt_dff.cc:195:make_patterns_logic$39324 ($ne).
Removed top 2 bits (of 3) from mux cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$mux_20$prim_count.sv:93$34911 ($mux).
Removed top 2 bits (of 3) from mux cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$mux_18$prim_count.sv:93$34909 ($mux).
Removed top 2 bits (of 3) from mux cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$mux_11$prim_count.sv:93$34894 ($mux).
Removed top 2 bits (of 3) from port A of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891 ($add).
Removed top 2 bits (of 3) from port B of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891 ($add).
Removed top 1 bits (of 3) from port Y of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891 ($add).
Removed top 2 bits (of 3) from port A of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_17$prim_count.sv:92$34908 ($add).
Removed top 2 bits (of 3) from port B of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_17$prim_count.sv:92$34908 ($add).
Removed top 2 bits (of 3) from port Y of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_17$prim_count.sv:92$34908 ($add).
Removed top 2 bits (of 3) from port A of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$LessThan_6$prim_count.sv:92$34889 ($lt).
Removed top 2 bits (of 3) from port A of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$LessThan_15$prim_count.sv:92$34906 ($lt).
Removed top 7 bits (of 8) from port A of cell keymgr.$flatten\u_ctrl.$verific$Decoder_106$keymgr_ctrl.sv:311$19364 ($shl).
Removed top 2 bits (of 3) from port B of cell keymgr.$flatten\u_ctrl.$verific$Decoder_106$keymgr_ctrl.sv:311$19364 ($shl).
Removed top 2 bits (of 3) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_164$keymgr_ctrl.sv:308$19410 ($eq).
Removed top 1 bits (of 3) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_165$keymgr_ctrl.sv:316$19411 ($eq).
Removed top 1 bits (of 3) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_166$keymgr_ctrl.sv:336$19412 ($eq).
Removed top 2 bits (of 9) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_265$keymgr_ctrl.sv:456$19490 ($eq).
Removed top 1 bits (of 9) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_267$keymgr_ctrl.sv:481$19492 ($eq).
Removed top 4 bits (of 9) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_271$keymgr_ctrl.sv:556$19496 ($eq).
Removed top 1 bits (of 10) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_446$keymgr_ctrl.sv:896$19629 ($eq).
Removed top 1 bits (of 2) from port B of cell keymgr.$flatten\u_ctrl.$verific$equal_84$keymgr_ctrl.sv:267$19340 ($eq).
Removed top 32 bits (of 1024) from mux cell keymgr.$flatten\u_ctrl.$verific$select_171$keymgr_ctrl.sv:351$19417 ($pmux).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39485 ($adffe).
Removed top 64 bits (of 128) from FF cell keymgr.$auto$ff.cc:262:slice$39527 ($adffe).
Removed top 1 bits (of 3) from port B of cell keymgr.$auto$fsm_map.cc:215:map_fsm$39211 ($eq).
Removed top 31 bits (of 32) from mux cell keymgr.$flatten\u_checks.$auto$bmuxmap.cc:60:execute$39121 ($mux).
Removed top 31 bits (of 32) from mux cell keymgr.$flatten\u_checks.$auto$bmuxmap.cc:60:execute$39124 ($mux).
Removed top 31 bits (of 32) from port A of cell keymgr.$flatten\u_checks.$verific$LessThan_5$keymgr_input_checks.sv:35$19666 ($le).
Removed top 31 bits (of 32) from port B of cell keymgr.$flatten\u_checks.$verific$LessThan_5$keymgr_input_checks.sv:35$19666 ($le).
Removed top 15 bits (of 16) from mux cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$mux_9$prim_count.sv:93$34778 ($mux).
Removed top 2 bits (of 3) from mux cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$mux_9$prim_count.sv:93$34892 ($mux).
Removed top 32 bits (of 1024) from mux cell keymgr.$flatten\u_ctrl.$verific$mux_150$keymgr_ctrl.sv:333$19401 ($mux).
Removed top 480 bits (of 992) from mux cell keymgr.$flatten\u_ctrl.$verific$select_171$keymgr_ctrl.sv:351$19417 ($pmux).
Removed top 1 bits (of 2) from port Y of cell keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777 ($add).
Removed top 1 bits (of 2) from port Y of cell keymgr.$flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891 ($add).
Removed top 480 bits (of 992) from mux cell keymgr.$flatten\u_ctrl.$verific$mux_150$keymgr_ctrl.sv:333$19401 ($mux).
Removed top 1 bits (of 2) from wire keymgr.$auto$bmuxmap.cc:58:execute$39176.
Removed top 63 bits (of 64) from wire keymgr.$flatten\u_checks.$auto$bmuxmap.cc:58:execute$39120.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_ctrl.$auto$bmuxmap.cc:58:execute$39125.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_ctrl.$auto$bmuxmap.cc:58:execute$39130.
Removed top 512 bits (of 1024) from wire keymgr.$flatten\u_ctrl.$verific$n8056$19169.
Removed top 2 bits (of 3) from wire keymgr.$flatten\u_ctrl.\u_cnt.$verific$n13$34876.
Removed top 2 bits (of 3) from wire keymgr.$flatten\u_ctrl.\u_cnt.$verific$n17$34877.
Removed top 2 bits (of 3) from wire keymgr.$flatten\u_ctrl.\u_cnt.$verific$n42$34880.
Removed top 2 bits (of 4) from wire keymgr.$flatten\u_fault_alert.$auto$bmuxmap.cc:58:execute$38912.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_fault_alert.$auto$bmuxmap.cc:58:execute$38917.
Removed top 1 bits (of 4) from wire keymgr.$flatten\u_fault_alert.$auto$bmuxmap.cc:58:execute$38932.
Removed top 1 bits (of 4) from wire keymgr.$flatten\u_fault_alert.$auto$bmuxmap.cc:58:execute$38942.
Removed top 1 bits (of 3) from wire keymgr.$flatten\u_fault_alert.$verific$n38$34676.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_fault_alert.\i_decode_ping.$auto$bmuxmap.cc:58:execute$38887.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_fault_alert.\i_decode_ping.$auto$bmuxmap.cc:58:execute$38892.
Removed top 192 bits (of 1024) from wire keymgr.$flatten\u_kmac_if.$auto$bmuxmap.cc:58:execute$39048.
Removed top 64 bits (of 512) from wire keymgr.$flatten\u_kmac_if.$auto$bmuxmap.cc:58:execute$39065.
Removed top 192 bits (of 1024) from wire keymgr.$flatten\u_kmac_if.$auto$bmuxmap.cc:58:execute$39084.
Removed top 64 bits (of 512) from wire keymgr.$flatten\u_kmac_if.$auto$bmuxmap.cc:58:execute$39101.
Removed top 2 bits (of 4) from wire keymgr.$flatten\u_kmac_if.$verific$n4871$22714.
Removed top 8 bits (of 9) from wire keymgr.$flatten\u_kmac_if.$verific$n4883$22716.
Removed top 3 bits (of 10) from wire keymgr.$flatten\u_kmac_if.$verific$n4979$22724.
Removed top 2 bits (of 4) from wire keymgr.$flatten\u_kmac_if.$verific$n6641$22731.
Removed top 2 bits (of 4) from wire keymgr.$flatten\u_op_err_alert.$auto$bmuxmap.cc:58:execute$38962.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_op_err_alert.$auto$bmuxmap.cc:58:execute$38967.
Removed top 1 bits (of 4) from wire keymgr.$flatten\u_op_err_alert.$auto$bmuxmap.cc:58:execute$38982.
Removed top 1 bits (of 4) from wire keymgr.$flatten\u_op_err_alert.$auto$bmuxmap.cc:58:execute$38992.
Removed top 1 bits (of 3) from wire keymgr.$flatten\u_op_err_alert.$verific$n38$34569.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_op_err_alert.\i_decode_ping.$auto$bmuxmap.cc:58:execute$38887.
Removed top 1 bits (of 2) from wire keymgr.$flatten\u_op_err_alert.\i_decode_ping.$auto$bmuxmap.cc:58:execute$38892.
Removed top 3 bits (of 4) from wire keymgr.$flatten\u_reg.$verific$n3597$23484.
Removed top 2 bits (of 4) from wire keymgr.$flatten\u_reg.$verific$n3632$23485.
Removed top 15 bits (of 16) from wire keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$n146$34766.
Removed top 15 bits (of 16) from wire keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$n163$34767.
Removed top 15 bits (of 16) from wire keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$n26$34762.
Removed top 15 bits (of 16) from wire keymgr.$flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$n43$34763.
Removed top 2 bits (of 4) from wire keymgr.adv_dvalid.
Removed top 576 bits (of 1408) from wire keymgr.adv_matrix[0].
Removed top 5 bits (of 1408) from wire keymgr.adv_matrix[3].
Removed top 5 bits (of 32) from wire keymgr.data_rand[0].
Removed top 1 bits (of 3) from wire keymgr.err_code.
Removed top 5 bits (of 256) from wire keymgr.id_matrix[3].
Removed top 2 bits (of 4) from wire keymgr.invalid_data.
Removed top 37 bits (of 64) from wire keymgr.lfsr.

yosys> peepopt

3.78. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 65 unused wires.
<suppressed ~17 debug messages>

yosys> bmuxmap

3.80. Executing BMUXMAP pass.

yosys> demuxmap

3.81. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.82. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module keymgr:
  creating $macc model for $flatten\u_ctrl.\u_cnt.$verific$add_17$prim_count.sv:92$34908 ($add).
  creating $macc model for $flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891 ($add).
  creating $macc model for $flatten\u_kmac_if.$verific$sub_376$keymgr_kmac_if.sv:332$22892 ($sub).
  creating $macc model for $flatten\u_kmac_if.$verific$sub_96$keymgr_kmac_if.sv:304$22865 ($sub).
  creating $macc model for $flatten\u_kmac_if.$verific$sub_98$keymgr_kmac_if.sv:305$22867 ($sub).
  creating $macc model for $flatten\u_kmac_if.\u_cnt.$verific$add_17$prim_count.sv:92$34974 ($add).
  creating $macc model for $flatten\u_kmac_if.\u_cnt.$verific$add_40$prim_count.sv:131$35001 ($add).
  creating $macc model for $flatten\u_kmac_if.\u_cnt.$verific$sub_34$prim_count.sv:126$34995 ($sub).
  creating $macc model for $flatten\u_reseed_ctrl.$verific$add_13$keymgr_reseed_ctrl.sv:55$30435 ($add).
  creating $macc model for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_30$prim_count.sv:92$34820 ($add).
  creating $macc model for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777 ($add).
  creating $alu model for $macc $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777.
  creating $alu model for $macc $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_30$prim_count.sv:92$34820.
  creating $alu model for $macc $flatten\u_reseed_ctrl.$verific$add_13$keymgr_reseed_ctrl.sv:55$30435.
  creating $alu model for $macc $flatten\u_kmac_if.\u_cnt.$verific$sub_34$prim_count.sv:126$34995.
  creating $alu model for $macc $flatten\u_kmac_if.\u_cnt.$verific$add_40$prim_count.sv:131$35001.
  creating $alu model for $macc $flatten\u_kmac_if.\u_cnt.$verific$add_17$prim_count.sv:92$34974.
  creating $alu model for $macc $flatten\u_kmac_if.$verific$sub_98$keymgr_kmac_if.sv:305$22867.
  creating $alu model for $macc $flatten\u_kmac_if.$verific$sub_96$keymgr_kmac_if.sv:304$22865.
  creating $alu model for $macc $flatten\u_kmac_if.$verific$sub_376$keymgr_kmac_if.sv:332$22892.
  creating $alu model for $macc $flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891.
  creating $alu model for $macc $flatten\u_ctrl.\u_cnt.$verific$add_17$prim_count.sv:92$34908.
  creating $alu model for $flatten\u_checks.$verific$LessThan_5$keymgr_input_checks.sv:35$19666 ($le): new $alu
  creating $alu model for $flatten\u_ctrl.$verific$LessThan_325$keymgr_ctrl.sv:692$19533 ($lt): new $alu
  creating $alu model for $flatten\u_ctrl.\u_cnt.$verific$LessThan_15$prim_count.sv:92$34906 ($lt): new $alu
  creating $alu model for $flatten\u_ctrl.\u_cnt.$verific$LessThan_6$prim_count.sv:92$34889 ($lt): new $alu
  creating $alu model for $flatten\u_kmac_if.\u_cnt.$verific$LessThan_15$prim_count.sv:92$34972 ($lt): new $alu
  creating $alu model for $flatten\u_kmac_if.\u_cnt.$verific$LessThan_32$prim_count.sv:125$34993 ($lt): new $alu
  creating $alu model for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$LessThan_28$prim_count.sv:92$34818 ($lt): new $alu
  creating $alu model for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$LessThan_6$prim_count.sv:92$34775 ($lt): new $alu
  creating $alu cell for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$LessThan_6$prim_count.sv:92$34775: $auto$alumacc.cc:485:replace_alu$39637
  creating $alu cell for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$LessThan_28$prim_count.sv:92$34818: $auto$alumacc.cc:485:replace_alu$39642
  creating $alu cell for $flatten\u_kmac_if.\u_cnt.$verific$LessThan_32$prim_count.sv:125$34993: $auto$alumacc.cc:485:replace_alu$39647
  creating $alu cell for $flatten\u_kmac_if.\u_cnt.$verific$LessThan_15$prim_count.sv:92$34972: $auto$alumacc.cc:485:replace_alu$39652
  creating $alu cell for $flatten\u_ctrl.\u_cnt.$verific$LessThan_6$prim_count.sv:92$34889: $auto$alumacc.cc:485:replace_alu$39657
  creating $alu cell for $flatten\u_ctrl.\u_cnt.$verific$LessThan_15$prim_count.sv:92$34906: $auto$alumacc.cc:485:replace_alu$39662
  creating $alu cell for $flatten\u_ctrl.$verific$LessThan_325$keymgr_ctrl.sv:692$19533: $auto$alumacc.cc:485:replace_alu$39667
  creating $alu cell for $flatten\u_checks.$verific$LessThan_5$keymgr_input_checks.sv:35$19666: $auto$alumacc.cc:485:replace_alu$39678
  creating $alu cell for $flatten\u_ctrl.\u_cnt.$verific$add_17$prim_count.sv:92$34908: $auto$alumacc.cc:485:replace_alu$39687
  creating $alu cell for $flatten\u_ctrl.\u_cnt.$verific$add_8$prim_count.sv:92$34891: $auto$alumacc.cc:485:replace_alu$39690
  creating $alu cell for $flatten\u_kmac_if.$verific$sub_376$keymgr_kmac_if.sv:332$22892: $auto$alumacc.cc:485:replace_alu$39693
  creating $alu cell for $flatten\u_kmac_if.$verific$sub_96$keymgr_kmac_if.sv:304$22865: $auto$alumacc.cc:485:replace_alu$39696
  creating $alu cell for $flatten\u_kmac_if.$verific$sub_98$keymgr_kmac_if.sv:305$22867: $auto$alumacc.cc:485:replace_alu$39699
  creating $alu cell for $flatten\u_kmac_if.\u_cnt.$verific$add_17$prim_count.sv:92$34974: $auto$alumacc.cc:485:replace_alu$39702
  creating $alu cell for $flatten\u_kmac_if.\u_cnt.$verific$add_40$prim_count.sv:131$35001: $auto$alumacc.cc:485:replace_alu$39705
  creating $alu cell for $flatten\u_kmac_if.\u_cnt.$verific$sub_34$prim_count.sv:126$34995: $auto$alumacc.cc:485:replace_alu$39708
  creating $alu cell for $flatten\u_reseed_ctrl.$verific$add_13$keymgr_reseed_ctrl.sv:55$30435: $auto$alumacc.cc:485:replace_alu$39711
  creating $alu cell for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_30$prim_count.sv:92$34820: $auto$alumacc.cc:485:replace_alu$39714
  creating $alu cell for $flatten\u_reseed_ctrl.\u_reseed_cnt.$verific$add_8$prim_count.sv:92$34777: $auto$alumacc.cc:485:replace_alu$39717
  created 19 $alu and 0 $macc cells.

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~4 debug messages>

yosys> opt_merge -nomux

3.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_sideload_ctrl.$verific$mux_59$keymgr_sideload_key_ctrl.sv:115$30610.
    dead port 2/2 on $mux $flatten\u_sideload_ctrl.$verific$mux_59$keymgr_sideload_key_ctrl.sv:115$30610.
    dead port 2/4 on $pmux $flatten\u_sideload_ctrl.$verific$select_38$keymgr_sideload_key_ctrl.sv:134$30625.
    dead port 3/4 on $pmux $flatten\u_sideload_ctrl.$verific$select_38$keymgr_sideload_key_ctrl.sv:134$30625.
Removed 4 multiplexer ports.
<suppressed ~130 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
    New input vector for $reduce_or cell $flatten\u_sideload_ctrl.$verific$reduce_nor_37$keymgr_sideload_key_ctrl.sv:134$30623: { $flatten\u_sideload_ctrl.$verific$n609$30550 $flatten\u_sideload_ctrl.$verific$n606$30547 }
    New input vector for $reduce_or cell $flatten\u_kmac_if.$verific$reduce_or_94$keymgr_kmac_if.sv:301$22863: \u_kmac_if.inputs_invalid_d [1:0]
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39328: { $auto$opt_dff.cc:194:make_patterns_logic$39319 $auto$opt_dff.cc:194:make_patterns_logic$39321 }
  Optimizing cells in module \keymgr.
Performed a total of 3 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_muxtree

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

yosys> opt_reduce

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.95. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.96. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> opt_expr

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 2

yosys> stat

3.99. Printing statistics.

=== keymgr ===

   Number of wires:               4251
   Number of wire bits:          82951
   Number of public wires:        3458
   Number of public wire bits:   72291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1239
     $adff                          53
     $adffe                         75
     $alu                           19
     $and                          176
     $dffe                           2
     $eq                            94
     $logic_not                      4
     $mux                          339
     $ne                            35
     $not                          115
     $or                           182
     $pmux                           9
     $reduce_and                    30
     $reduce_bool                   14
     $reduce_or                     49
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> memory -nomap

3.100. Executing MEMORY pass.

yosys> opt_mem

3.100.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.100.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.100.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.100.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.100.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.100.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> memory_share

3.100.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.100.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.100.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> memory_collect

3.100.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.101. Printing statistics.

=== keymgr ===

   Number of wires:               4251
   Number of wire bits:          82951
   Number of public wires:        3458
   Number of public wire bits:   72291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1239
     $adff                          53
     $adffe                         75
     $alu                           19
     $and                          176
     $dffe                           2
     $eq                            94
     $logic_not                      4
     $mux                          339
     $ne                            35
     $not                          115
     $or                           182
     $pmux                           9
     $reduce_and                    30
     $reduce_bool                   14
     $reduce_or                     49
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> muxpack

3.102. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~277 debug messages>

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> pmuxtree

3.104. Executing PMUXTREE pass.

yosys> muxpack

3.105. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting keymgr.$auto$pmuxtree.cc:65:recursive_mux_generator$39790 ... keymgr.$auto$pmuxtree.cc:65:recursive_mux_generator$39792 to a pmux with 2 cases.
Converting keymgr.$auto$pmuxtree.cc:65:recursive_mux_generator$39762 ... keymgr.$auto$pmuxtree.cc:65:recursive_mux_generator$39764 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~331 debug messages>

yosys> memory_map

3.106. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.107. Printing statistics.

=== keymgr ===

   Number of wires:               4348
   Number of wire bits:          86074
   Number of public wires:        3458
   Number of public wire bits:   72291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1325
     $adff                          53
     $adffe                         75
     $alu                           19
     $and                          176
     $dffe                           2
     $eq                            94
     $logic_not                      4
     $mux                          395
     $ne                            35
     $not                          124
     $or                           190
     $pmux                           2
     $reduce_and                    30
     $reduce_bool                   14
     $reduce_or                     69
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.108.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.108.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$47461_Y
    new assignment: { } = { }.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$3ac6e4268d0279df14823f25676acf685165517e\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$56464_Y
    new assignment: { } = { }.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$constmap:f31de3ad78180e5197a84fe654579b3e6d579c83$paramod$da421762a551db949f6eb5636ec53f938158f7a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$56514_Y
    new assignment: { } = { }.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~3584 debug messages>

yosys> stat

3.109. Printing statistics.

=== keymgr ===

   Number of wires:               6071
   Number of wire bits:         118977
   Number of public wires:        3458
   Number of public wire bits:   72291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23149
     $_AND_                       2579
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1946
     $_DFFE_PN1P_                   63
     $_DFFE_PP_                     64
     $_DFF_PN0_                     55
     $_DFF_PN1_                     18
     $_MUX_                      13314
     $_NOT_                        313
     $_OR_                        3304
     $_XOR_                       1492


yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~6901 debug messages>

yosys> opt_merge -nomux

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~20097 debug messages>
Removed a total of 6699 cells.

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$48935 ($_DFFE_PN0P_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$48935 ($_DLATCH_N_) from module keymgr.

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 198 unused cells and 1721 unused wires.
<suppressed ~199 debug messages>

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~97 debug messages>

yosys> opt_muxtree

3.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.122. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.123. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$44787 ($_DFFE_PN0P_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$44786 ($_DFFE_PN1P_) from module keymgr (removing D path).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$44786 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$44787 ($_DLATCH_N_) from module keymgr.

yosys> opt_clean

3.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 4 unused cells and 24 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~5 debug messages>

yosys> opt_muxtree

3.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.129. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.130. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~1339 debug messages>

yosys> techmap -map +/techmap.v

3.134. Executing TECHMAP pass (map to technology primitives).

3.134.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.134.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_merge -nomux

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

yosys> opt_muxtree

3.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.140. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:262:slice$45477 ($_DFF_PN0_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$45477 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47496 ($_DFF_PN0_) from module keymgr.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$49434 ($_DFFE_PN1P_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$40058 ($_DFF_PN0_) from module keymgr.

yosys> opt_clean

3.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 3 unused cells and 57 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~152 debug messages>

yosys> opt_muxtree

3.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.144. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.146. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$45436 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45458 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45457 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45456 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45454 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45453 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45451 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45452 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45448 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$47495 ($_DFFE_PN0P_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45434 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45442 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45455 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45444 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45449 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45443 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45437 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45447 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45446 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45445 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45433 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45432 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45431 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45441 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45440 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45439 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45438 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45461 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45462 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45459 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45435 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45450 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$45460 ($_DFFE_PP_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$47529 ($_DFFE_PN1P_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$48936 ($_DFFE_PN0P_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$48936 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$56950 ($_DFF_PN0_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47495 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47429 ($_DFF_PN0_) from module keymgr.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$47529 ($_DLATCH_N_) from module keymgr.

yosys> opt_clean

3.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 50 unused cells and 80 unused wires.
<suppressed ~68 debug messages>

yosys> opt_expr

3.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~1104 debug messages>

yosys> opt_muxtree

3.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~8046 debug messages>
Removed a total of 2682 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.152. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$63938 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$47447 ($_DFFE_PN0N_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47447 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47445 ($_DFF_PN0_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$63938 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$49466 ($_DFF_PN0_) from module keymgr.

yosys> opt_clean

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 517 unused cells and 32 unused wires.
<suppressed ~533 debug messages>

yosys> opt_expr

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~17 debug messages>

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.158. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47541 ($_DFF_PN0_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$45476 ($_DFF_PN0_) from module keymgr.

yosys> opt_clean

3.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~4 debug messages>

yosys> opt_muxtree

3.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.164. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$48934 ($_DFFE_PN0P_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$48934 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47443 ($_DFF_PN0_) from module keymgr.

yosys> opt_clean

3.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.170. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> opt_expr

3.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_muxtree

3.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.176. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> opt_expr

3.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 7

yosys> abc -dff

3.179. Executing ABC pass (technology mapping using ABC).

3.179.1. Summary of detected clock domains:
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39545, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39478, arst=!\rst_ni, srst={ }
  1041 cells in clk=\clk_i, en=\u_ctrl.op_update, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=\u_ctrl.err_vld, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=!$auto$rtlil.cc:2466:Mux$39761 [9], arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_cfgen.vld_dis, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39557, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39307, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39439, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39446, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=\u_kmac_if.u_cnt.clr_up_cnt, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39554, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39432, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\u_kmac_if.one_hot_err_d, arst=!\rst_ni, srst={ }
  2524 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39424, arst=!\rst_ni, srst={ }
  101 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39418, arst=!\rst_ni, srst={ }
  1445 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39403, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39393, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39400, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$39386, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=!$auto$opt_reduce.cc:134:opt_pmux$39195, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=!$auto$opt_reduce.cc:134:opt_pmux$39199, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39363, arst=!\rst_ni, srst={ }
  519 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\u_intr_op_done.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.hw2reg.fault_status.regfile_intg.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_fault_status_kmac_out.wr_en, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_reg.u_fault_status_kmac_op.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_reg.hw2reg.fault_status.kmac_fsm.de, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.hw2reg.fault_status.ctrl_fsm_cnt.de, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\u_reg.hw2reg.fault_status.cmd.de, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=\u_reg.u_err_code_invalid_op.wr_en, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_reg.u_err_code_invalid_kmac_input.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$56571, arst=!\rst_ni, srst={ }
  164 cells in clk=\clk_i, en=\u_reg.u_sw_share0_output_0.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$39310, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\u_sw_binding_regwen.out_clr, arst=!\rst_ni, srst={ }
  2437 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.179.2. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39545, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.179.2.1. Executing ABC.

3.179.3. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39478, asynchronously reset by !\rst_ni
Extracted 84 gates and 93 wires to a netlist network with 7 inputs and 9 outputs.

3.179.3.1. Executing ABC.

3.179.4. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_ctrl.op_update, asynchronously reset by !\rst_ni
Extracted 1041 gates and 1565 wires to a netlist network with 523 inputs and 4 outputs.

3.179.4.1. Executing ABC.

3.179.5. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_ctrl.err_vld, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 11 inputs and 4 outputs.

3.179.5.1. Executing ABC.

3.179.6. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$rtlil.cc:2466:Mux$39761 [9], asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.179.6.1. Executing ABC.

3.179.7. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65636$u_cfgen.vld_dis, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 1 inputs and 2 outputs.

3.179.7.1. Executing ABC.

3.179.8. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39557, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 3 inputs and 3 outputs.

3.179.8.1. Executing ABC.

3.179.9. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39307, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.179.9.1. Executing ABC.

3.179.10. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39439, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.179.10.1. Executing ABC.

3.179.11. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39446, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.179.11.1. Executing ABC.

3.179.12. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_if.u_cnt.clr_up_cnt, asynchronously reset by !\rst_ni
Extracted 30 gates and 50 wires to a netlist network with 19 inputs and 16 outputs.

3.179.12.1. Executing ABC.

3.179.13. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39554, asynchronously reset by !\rst_ni
Extracted 16 gates and 25 wires to a netlist network with 8 inputs and 4 outputs.

3.179.13.1. Executing ABC.

3.179.14. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39432, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.179.14.1. Executing ABC.

3.179.15. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_if.one_hot_err_d, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.179.15.1. Executing ABC.

3.179.16. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39424, asynchronously reset by !\rst_ni
Extracted 2524 gates and 3654 wires to a netlist network with 1129 inputs and 369 outputs.

3.179.16.1. Executing ABC.

3.179.17. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39418, asynchronously reset by !\rst_ni
Extracted 101 gates and 124 wires to a netlist network with 21 inputs and 22 outputs.

3.179.17.1. Executing ABC.

3.179.18. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39403, asynchronously reset by !\rst_ni
Extracted 1445 gates and 2402 wires to a netlist network with 956 inputs and 812 outputs.

3.179.18.1. Executing ABC.

3.179.19. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39393, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.179.19.1. Executing ABC.

3.179.20. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39400, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.179.20.1. Executing ABC.

3.179.21. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39386, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.179.21.1. Executing ABC.

3.179.22. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$opt_reduce.cc:134:opt_pmux$39195, asynchronously reset by !\rst_ni
Extracted 79 gates and 149 wires to a netlist network with 69 inputs and 66 outputs.

3.179.22.1. Executing ABC.

3.179.23. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$opt_reduce.cc:134:opt_pmux$39199, asynchronously reset by !\rst_ni
Extracted 41 gates and 44 wires to a netlist network with 2 inputs and 5 outputs.

3.179.23.1. Executing ABC.

3.179.24. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39363, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.179.24.1. Executing ABC.

3.179.25. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 519 gates and 637 wires to a netlist network with 116 inputs and 63 outputs.

3.179.25.1. Executing ABC.

3.179.26. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_intr_op_done.new_event, asynchronously reset by !\rst_ni
Extracted 14 gates and 26 wires to a netlist network with 11 inputs and 7 outputs.

3.179.26.1. Executing ABC.

3.179.27. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.hw2reg.fault_status.regfile_intg.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.179.27.1. Executing ABC.

3.179.28. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_fault_status_kmac_out.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.179.28.1. Executing ABC.

3.179.29. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_fault_status_kmac_op.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.179.29.1. Executing ABC.

3.179.30. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.hw2reg.fault_status.kmac_fsm.de, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.179.30.1. Executing ABC.

3.179.31. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.179.31.1. Executing ABC.

3.179.32. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.hw2reg.fault_status.ctrl_fsm_cnt.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.179.32.1. Executing ABC.

3.179.33. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66897$u_reg.hw2reg.fault_status.cmd.de, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 7 inputs and 8 outputs.

3.179.33.1. Executing ABC.

3.179.34. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_err_code_invalid_op.wr_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.179.34.1. Executing ABC.

3.179.35. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_err_code_invalid_kmac_input.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.179.35.1. Executing ABC.

3.179.36. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.179.36.1. Executing ABC.

3.179.37. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$56571, asynchronously reset by !\rst_ni
Extracted 141 gates and 278 wires to a netlist network with 135 inputs and 132 outputs.

3.179.37.1. Executing ABC.

3.179.38. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_sw_share0_output_0.wr_en, asynchronously reset by !\rst_ni
Extracted 164 gates and 221 wires to a netlist network with 57 inputs and 71 outputs.

3.179.38.1. Executing ABC.

3.179.39. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$39310, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.179.39.1. Executing ABC.

3.179.40. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_sw_binding_regwen.out_clr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 6 inputs and 6 outputs.

3.179.40.1. Executing ABC.

3.179.41. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 2437 gates and 3651 wires to a netlist network with 1212 inputs and 63 outputs.

3.179.41.1. Executing ABC.

yosys> abc -dff

3.180. Executing ABC pass (technology mapping using ABC).

3.180.1. Summary of detected clock domains:
  5 cells in clk=\clk_i, en=$abc$71543$auto$opt_dff.cc:194:make_patterns_logic$39310, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$70882$u_reg.intg_err, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$65636$auto$opt_dff.cc:194:make_patterns_logic$39545, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$66731$u_ctrl.err_vld, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$71550$u_sw_binding_regwen.out_clr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$70468$auto$opt_dff.cc:194:make_patterns_logic$39363, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$70807$u_intr_op_done.new_event, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$70237$auto$opt_dff.cc:219:make_patterns_logic$39386, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$70198$auto$opt_dff.cc:219:make_patterns_logic$39400, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$70183$auto$opt_dff.cc:219:make_patterns_logic$39393, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=$abc$65642$auto$opt_dff.cc:219:make_patterns_logic$39478, arst=!\rst_ni, srst={ }
  1251 cells in clk=\clk_i, en=$abc$65693$u_ctrl.op_update, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$70833$u_reg.u_fault_status_kmac_op.wr_en, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$70871$u_reg.u_err_code_invalid_op.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$70839$u_reg.hw2reg.fault_status.kmac_fsm.de, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$66897$u_reg.hw2reg.fault_status.cmd.de, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$70876$u_reg.u_err_code_invalid_kmac_input.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$70827$u_reg.u_fault_status_kmac_out.wr_en, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$70846$u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=!$abc$70453$auto$opt_reduce.cc:134:opt_pmux$39199, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$70821$u_reg.hw2reg.fault_status.regfile_intg.de, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$66874$auto$opt_dff.cc:219:make_patterns_logic$39432, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$66767$auto$opt_dff.cc:194:make_patterns_logic$39307, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$66897$u_kmac_if.one_hot_err_d, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$66862$auto$opt_dff.cc:194:make_patterns_logic$39554, arst=!\rst_ni, srst={ }
  725 cells in clk=\clk_i, en=$abc$66905$auto$opt_dff.cc:194:make_patterns_logic$39424, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$65636$u_cfgen.vld_dis, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$66761$auto$opt_dff.cc:194:make_patterns_logic$39557, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=!$abc$66748$auto$rtlil.cc:2466:Mux$39761[9], arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$66829$u_kmac_if.u_cnt.clr_up_cnt, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$66786$auto$opt_dff.cc:219:make_patterns_logic$39446, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$66772$auto$opt_dff.cc:219:make_patterns_logic$39439, arst=!\rst_ni, srst={ }
  2092 cells in clk=\clk_i, en=$abc$68608$auto$opt_dff.cc:194:make_patterns_logic$39403, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=$abc$68528$auto$opt_dff.cc:219:make_patterns_logic$39418, arst=!\rst_ni, srst={ }
  142 cells in clk=\clk_i, en=$abc$71377$u_reg.u_sw_share0_output_0.wr_en, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=!$abc$71109$auto$simplemap.cc:257:simplemap_eqne$56571, arst=!\rst_ni, srst={ }
  314 cells in clk=\clk_i, en=$abc$70475$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  146 cells in clk=\clk_i, en=!$abc$70258$auto$opt_reduce.cc:134:opt_pmux$39195, arst=!\rst_ni, srst={ }
  283 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.180.2. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71543$auto$opt_dff.cc:194:make_patterns_logic$39310, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.180.2.1. Executing ABC.

3.180.3. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.180.3.1. Executing ABC.

3.180.4. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70882$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.180.4.1. Executing ABC.

3.180.5. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65636$auto$opt_dff.cc:194:make_patterns_logic$39545, asynchronously reset by !\rst_ni
Extracted 5 gates and 6 wires to a netlist network with 1 inputs and 3 outputs.

3.180.5.1. Executing ABC.

3.180.6. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66731$u_ctrl.err_vld, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 3 outputs.

3.180.6.1. Executing ABC.

3.180.7. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71550$u_sw_binding_regwen.out_clr, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.180.7.1. Executing ABC.

3.180.8. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70468$auto$opt_dff.cc:194:make_patterns_logic$39363, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.180.8.1. Executing ABC.

3.180.9. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70807$u_intr_op_done.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 8 outputs.

3.180.9.1. Executing ABC.

3.180.10. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70237$auto$opt_dff.cc:219:make_patterns_logic$39386, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 6 outputs.

3.180.10.1. Executing ABC.

3.180.11. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70198$auto$opt_dff.cc:219:make_patterns_logic$39400, asynchronously reset by !\rst_ni
Extracted 35 gates and 45 wires to a netlist network with 9 inputs and 8 outputs.

3.180.11.1. Executing ABC.

3.180.12. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70183$auto$opt_dff.cc:219:make_patterns_logic$39393, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 4 outputs.

3.180.12.1. Executing ABC.

3.180.13. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65642$auto$opt_dff.cc:219:make_patterns_logic$39478, asynchronously reset by !\rst_ni
Extracted 53 gates and 58 wires to a netlist network with 4 inputs and 4 outputs.

3.180.13.1. Executing ABC.

3.180.14. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65693$u_ctrl.op_update, asynchronously reset by !\rst_ni
Extracted 1251 gates and 1793 wires to a netlist network with 542 inputs and 6 outputs.

3.180.14.1. Executing ABC.

3.180.15. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70833$u_reg.u_fault_status_kmac_op.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.180.15.1. Executing ABC.

3.180.16. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70871$u_reg.u_err_code_invalid_op.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.180.16.1. Executing ABC.

3.180.17. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70839$u_reg.hw2reg.fault_status.kmac_fsm.de, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.180.17.1. Executing ABC.

3.180.18. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66897$u_reg.hw2reg.fault_status.cmd.de, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.180.18.1. Executing ABC.

3.180.19. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70876$u_reg.u_err_code_invalid_kmac_input.wr_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.180.19.1. Executing ABC.

3.180.20. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70827$u_reg.u_fault_status_kmac_out.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.180.20.1. Executing ABC.

3.180.21. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70846$u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.180.21.1. Executing ABC.

3.180.22. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$70453$auto$opt_reduce.cc:134:opt_pmux$39199, asynchronously reset by !\rst_ni
Extracted 26 gates and 38 wires to a netlist network with 10 inputs and 10 outputs.

3.180.22.1. Executing ABC.

3.180.23. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70821$u_reg.hw2reg.fault_status.regfile_intg.de, asynchronously reset by !\rst_ni
Extracted 14 gates and 24 wires to a netlist network with 9 inputs and 12 outputs.

3.180.23.1. Executing ABC.

3.180.24. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66874$auto$opt_dff.cc:219:make_patterns_logic$39432, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.180.24.1. Executing ABC.

3.180.25. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66767$auto$opt_dff.cc:194:make_patterns_logic$39307, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.180.25.1. Executing ABC.

3.180.26. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66897$u_kmac_if.one_hot_err_d, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.180.26.1. Executing ABC.

3.180.27. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66862$auto$opt_dff.cc:194:make_patterns_logic$39554, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.180.27.1. Executing ABC.

3.180.28. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66905$auto$opt_dff.cc:194:make_patterns_logic$39424, asynchronously reset by !\rst_ni
Extracted 725 gates and 1333 wires to a netlist network with 608 inputs and 344 outputs.

3.180.28.1. Executing ABC.

3.180.29. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72108$abc$65636$u_cfgen.vld_dis, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.180.29.1. Executing ABC.

3.180.30. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66761$auto$opt_dff.cc:194:make_patterns_logic$39557, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.180.30.1. Executing ABC.

3.180.31. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !1'1, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.180.31.1. Executing ABC.

3.180.32. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66829$u_kmac_if.u_cnt.clr_up_cnt, asynchronously reset by !\rst_ni
Extracted 31 gates and 48 wires to a netlist network with 16 inputs and 14 outputs.

3.180.32.1. Executing ABC.

3.180.33. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66786$auto$opt_dff.cc:219:make_patterns_logic$39446, asynchronously reset by !\rst_ni
Extracted 39 gates and 46 wires to a netlist network with 7 inputs and 8 outputs.

3.180.33.1. Executing ABC.

3.180.34. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66772$auto$opt_dff.cc:219:make_patterns_logic$39439, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.180.34.1. Executing ABC.

3.180.35. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$68608$auto$opt_dff.cc:194:make_patterns_logic$39403, asynchronously reset by !\rst_ni
Extracted 2092 gates and 3224 wires to a netlist network with 1131 inputs and 691 outputs.

3.180.35.1. Executing ABC.

3.180.36. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$68528$auto$opt_dff.cc:219:make_patterns_logic$39418, asynchronously reset by !\rst_ni
Extracted 79 gates and 100 wires to a netlist network with 20 inputs and 18 outputs.

3.180.36.1. Executing ABC.

3.180.37. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71377$u_reg.u_sw_share0_output_0.wr_en, asynchronously reset by !\rst_ni
Extracted 142 gates and 201 wires to a netlist network with 59 inputs and 69 outputs.

3.180.37.1. Executing ABC.

3.180.38. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$71109$auto$simplemap.cc:257:simplemap_eqne$56571, asynchronously reset by !\rst_ni
Extracted 141 gates and 273 wires to a netlist network with 131 inputs and 140 outputs.

3.180.38.1. Executing ABC.

3.180.39. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70475$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 314 gates and 430 wires to a netlist network with 116 inputs and 62 outputs.

3.180.39.1. Executing ABC.

3.180.40. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$70258$auto$opt_reduce.cc:134:opt_pmux$39195, asynchronously reset by !\rst_ni
Extracted 146 gates and 218 wires to a netlist network with 71 inputs and 68 outputs.

3.180.40.1. Executing ABC.

3.180.41. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 283 gates and 405 wires to a netlist network with 120 inputs and 60 outputs.

3.180.41.1. Executing ABC.

yosys> abc -dff

3.181. Executing ABC pass (technology mapping using ABC).

3.181.1. Summary of detected clock domains:
  14 cells in clk=\clk_i, en=$abc$73528$abc$70839$u_reg.hw2reg.fault_status.kmac_fsm.de, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$71871$abc$71543$auto$opt_dff.cc:194:make_patterns_logic$39310, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$73557$abc$70846$u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$72108$abc$65636$u_cfgen.vld_dis, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$74371$abc$66761$auto$opt_dff.cc:194:make_patterns_logic$39557, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$73616$abc$66767$auto$opt_dff.cc:194:make_patterns_logic$39307, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$73628$abc$66862$auto$opt_dff.cc:194:make_patterns_logic$39554, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$73598$abc$66874$auto$opt_dff.cc:219:make_patterns_logic$39432, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$73582$abc$70821$u_reg.hw2reg.fault_status.regfile_intg.de, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=!1'1, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$74381$abc$66829$u_kmac_if.u_cnt.clr_up_cnt, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$73540$abc$66897$u_reg.hw2reg.fault_status.cmd.de, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$74441$abc$66772$auto$opt_dff.cc:219:make_patterns_logic$39439, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$73545$abc$70876$u_reg.u_err_code_invalid_kmac_input.wr_en, arst=!\rst_ni, srst={ }
  120 cells in clk=\clk_i, en=$abc$75416$abc$71377$u_reg.u_sw_share0_output_0.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$73550$abc$70827$u_reg.u_fault_status_kmac_out.wr_en, arst=!\rst_ni, srst={ }
  135 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$71882$abc$70882$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$72108$abc$65636$auto$opt_dff.cc:194:make_patterns_logic$39545, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$72114$abc$66731$u_ctrl.err_vld, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$72124$abc$71550$u_sw_binding_regwen.out_clr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$72135$abc$70468$auto$opt_dff.cc:194:make_patterns_logic$39363, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$72142$abc$70807$u_intr_op_done.new_event, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$72157$abc$70237$auto$opt_dff.cc:219:make_patterns_logic$39386, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$72177$abc$70198$auto$opt_dff.cc:219:make_patterns_logic$39400, arst=!\rst_ni, srst={ }
  146 cells in clk=\clk_i, en=$abc$75349$abc$68528$auto$opt_dff.cc:219:make_patterns_logic$39418, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$72213$abc$70183$auto$opt_dff.cc:219:make_patterns_logic$39393, arst=!\rst_ni, srst={ }
  144 cells in clk=\clk_i, en=!$abc$75559$abc$71109$auto$simplemap.cc:257:simplemap_eqne$56571, arst=!\rst_ni, srst={ }
  555 cells in clk=\clk_i, en=$abc$74456$abc$68608$auto$opt_dff.cc:194:make_patterns_logic$39403, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$74405$abc$66786$auto$opt_dff.cc:219:make_patterns_logic$39446, arst=!\rst_ni, srst={ }
  877 cells in clk=\clk_i, en=$abc$73636$abc$66905$auto$opt_dff.cc:194:make_patterns_logic$39424, arst=!\rst_ni, srst={ }
  1274 cells in clk=\clk_i, en=$abc$72256$abc$65693$u_ctrl.op_update, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$73517$abc$70833$u_reg.u_fault_status_kmac_op.wr_en, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$73523$abc$70871$u_reg.u_err_code_invalid_op.wr_en, arst=!\rst_ni, srst={ }
  324 cells in clk=\clk_i, en=$abc$75828$abc$70475$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$72228$abc$65642$auto$opt_dff.cc:219:make_patterns_logic$39478, arst=!\rst_ni, srst={ }
  171 cells in clk=\clk_i, en=!$abc$76153$abc$70258$auto$opt_reduce.cc:134:opt_pmux$39195, arst=!\rst_ni, srst={ }
  128 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.181.2. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73528$abc$70839$u_reg.hw2reg.fault_status.kmac_fsm.de, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 9 inputs and 7 outputs.

3.181.2.1. Executing ABC.

3.181.3. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71871$abc$71543$auto$opt_dff.cc:194:make_patterns_logic$39310, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.181.3.1. Executing ABC.

3.181.4. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73557$abc$70846$u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.181.4.1. Executing ABC.

3.181.5. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72108$abc$65636$u_cfgen.vld_dis, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.181.5.1. Executing ABC.

3.181.6. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$74371$abc$66761$auto$opt_dff.cc:194:make_patterns_logic$39557, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 1 inputs and 2 outputs.

3.181.6.1. Executing ABC.

3.181.7. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73616$abc$66767$auto$opt_dff.cc:194:make_patterns_logic$39307, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.181.7.1. Executing ABC.

3.181.8. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73628$abc$66862$auto$opt_dff.cc:194:make_patterns_logic$39554, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.181.8.1. Executing ABC.

3.181.9. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73598$abc$66874$auto$opt_dff.cc:219:make_patterns_logic$39432, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.181.9.1. Executing ABC.

3.181.10. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73582$abc$70821$u_reg.hw2reg.fault_status.regfile_intg.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.181.10.1. Executing ABC.

3.181.11. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !1'1, asynchronously reset by !\rst_ni
Extracted 14 gates and 24 wires to a netlist network with 9 inputs and 8 outputs.

3.181.11.1. Executing ABC.

3.181.12. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$74381$abc$66829$u_kmac_if.u_cnt.clr_up_cnt, asynchronously reset by !\rst_ni
Extracted 19 gates and 32 wires to a netlist network with 11 inputs and 11 outputs.

3.181.12.1. Executing ABC.

3.181.13. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73540$abc$66897$u_reg.hw2reg.fault_status.cmd.de, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.181.13.1. Executing ABC.

3.181.14. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$74441$abc$66772$auto$opt_dff.cc:219:make_patterns_logic$39439, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.181.14.1. Executing ABC.

3.181.15. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73545$abc$70876$u_reg.u_err_code_invalid_kmac_input.wr_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.181.15.1. Executing ABC.

3.181.16. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$75416$abc$71377$u_reg.u_sw_share0_output_0.wr_en, asynchronously reset by !\rst_ni
Extracted 120 gates and 161 wires to a netlist network with 41 inputs and 68 outputs.

3.181.16.1. Executing ABC.

3.181.17. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73550$abc$70827$u_reg.u_fault_status_kmac_out.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.181.17.1. Executing ABC.

3.181.18. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 135 gates and 204 wires to a netlist network with 68 inputs and 5 outputs.

3.181.18.1. Executing ABC.

3.181.19. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71882$abc$70882$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.181.19.1. Executing ABC.

3.181.20. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72108$abc$65636$auto$opt_dff.cc:194:make_patterns_logic$39545, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.181.20.1. Executing ABC.

3.181.21. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72114$abc$66731$u_ctrl.err_vld, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 3 inputs and 3 outputs.

3.181.21.1. Executing ABC.

3.181.22. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72124$abc$71550$u_sw_binding_regwen.out_clr, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.181.22.1. Executing ABC.

3.181.23. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72135$abc$70468$auto$opt_dff.cc:194:make_patterns_logic$39363, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.181.23.1. Executing ABC.

3.181.24. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72142$abc$70807$u_intr_op_done.new_event, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 8 outputs.

3.181.24.1. Executing ABC.

3.181.25. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72157$abc$70237$auto$opt_dff.cc:219:make_patterns_logic$39386, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.181.25.1. Executing ABC.

3.181.26. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72177$abc$70198$auto$opt_dff.cc:219:make_patterns_logic$39400, asynchronously reset by !\rst_ni
Extracted 34 gates and 44 wires to a netlist network with 9 inputs and 9 outputs.

3.181.26.1. Executing ABC.

3.181.27. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$75349$abc$68528$auto$opt_dff.cc:219:make_patterns_logic$39418, asynchronously reset by !\rst_ni
Extracted 146 gates and 238 wires to a netlist network with 91 inputs and 95 outputs.

3.181.27.1. Executing ABC.

3.181.28. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72213$abc$70183$auto$opt_dff.cc:219:make_patterns_logic$39393, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.181.28.1. Executing ABC.

3.181.29. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$75559$abc$71109$auto$simplemap.cc:257:simplemap_eqne$56571, asynchronously reset by !\rst_ni
Extracted 144 gates and 275 wires to a netlist network with 130 inputs and 135 outputs.

3.181.29.1. Executing ABC.

3.181.30. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$74456$abc$68608$auto$opt_dff.cc:194:make_patterns_logic$39403, asynchronously reset by !\rst_ni
Extracted 555 gates and 906 wires to a netlist network with 349 inputs and 464 outputs.

3.181.30.1. Executing ABC.

3.181.31. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$74405$abc$66786$auto$opt_dff.cc:219:make_patterns_logic$39446, asynchronously reset by !\rst_ni
Extracted 35 gates and 45 wires to a netlist network with 10 inputs and 8 outputs.

3.181.31.1. Executing ABC.

3.181.32. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73636$abc$66905$auto$opt_dff.cc:194:make_patterns_logic$39424, asynchronously reset by !\rst_ni
Extracted 877 gates and 1495 wires to a netlist network with 616 inputs and 55 outputs.

3.181.32.1. Executing ABC.

3.181.33. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72256$abc$65693$u_ctrl.op_update, asynchronously reset by !\rst_ni
Extracted 1274 gates and 1528 wires to a netlist network with 252 inputs and 4 outputs.

3.181.33.1. Executing ABC.

3.181.34. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73517$abc$70833$u_reg.u_fault_status_kmac_op.wr_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.181.34.1. Executing ABC.

3.181.35. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$73523$abc$70871$u_reg.u_err_code_invalid_op.wr_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.181.35.1. Executing ABC.

3.181.36. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$75828$abc$70475$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 324 gates and 439 wires to a netlist network with 115 inputs and 37 outputs.

3.181.36.1. Executing ABC.

3.181.37. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72228$abc$65642$auto$opt_dff.cc:219:make_patterns_logic$39478, asynchronously reset by !\rst_ni
Extracted 28 gates and 30 wires to a netlist network with 1 inputs and 5 outputs.

3.181.37.1. Executing ABC.

3.181.38. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$76153$abc$70258$auto$opt_reduce.cc:134:opt_pmux$39195, asynchronously reset by !\rst_ni
Extracted 171 gates and 240 wires to a netlist network with 67 inputs and 2 outputs.

3.181.38.1. Executing ABC.

3.181.39. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 128 gates and 177 wires to a netlist network with 49 inputs and 45 outputs.

3.181.39.1. Executing ABC.

yosys> abc -dff

3.182. Executing ABC pass (technology mapping using ABC).

3.182.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en=!1'1, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$77175$abc$72142$abc$70807$u_intr_op_done.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$76698$abc$73628$abc$66862$auto$opt_dff.cc:194:make_patterns_logic$39554, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$76914$abc$71882$abc$70882$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$76906$abc$73540$abc$66897$u_reg.hw2reg.fault_status.cmd.de, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$76742$abc$74381$abc$66829$u_kmac_if.u_cnt.clr_up_cnt, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$76658$abc$73528$abc$70839$u_reg.hw2reg.fault_status.kmac_fsm.de, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$78388$abc$73523$abc$70871$u_reg.u_err_code_invalid_op.wr_en, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$76706$abc$73598$abc$66874$auto$opt_dff.cc:219:make_patterns_logic$39432, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$77144$abc$72108$abc$65636$auto$opt_dff.cc:194:make_patterns_logic$39545, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$77168$abc$72135$abc$70468$auto$opt_dff.cc:194:make_patterns_logic$39363, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$78373$abc$73517$abc$70833$u_reg.u_fault_status_kmac_op.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$76671$abc$71871$abc$71543$auto$opt_dff.cc:194:make_patterns_logic$39310, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$77367$abc$72213$abc$70183$auto$opt_dff.cc:219:make_patterns_logic$39393, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$78240$abc$74405$abc$66786$auto$opt_dff.cc:219:make_patterns_logic$39446, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$76900$abc$73550$abc$70827$u_reg.u_fault_status_kmac_out.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$76721$abc$73582$abc$70821$u_reg.hw2reg.fault_status.regfile_intg.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$76677$abc$73557$abc$70846$u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$76683$abc$72108$abc$65636$u_cfgen.vld_dis, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$77210$abc$72177$abc$70198$auto$opt_dff.cc:219:make_patterns_logic$39400, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$77244$abc$75349$abc$68528$auto$opt_dff.cc:219:make_patterns_logic$39418, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$78275$abc$73636$abc$66905$auto$opt_dff.cc:194:make_patterns_logic$39424, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$78705$abc$72228$abc$65642$auto$opt_dff.cc:219:make_patterns_logic$39478, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$77191$abc$72157$abc$70237$auto$opt_dff.cc:219:make_patterns_logic$39386, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$77157$abc$72124$abc$71550$u_sw_binding_regwen.out_clr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$76693$abc$73616$abc$66767$auto$opt_dff.cc:194:make_patterns_logic$39307, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$76762$abc$74441$abc$66772$auto$opt_dff.cc:219:make_patterns_logic$39439, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$76774$abc$73545$abc$70876$u_reg.u_err_code_invalid_kmac_input.wr_en, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  280 cells in clk=\clk_i, en=$abc$78393$abc$75828$abc$70475$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  111 cells in clk=\clk_i, en=$abc$76779$abc$75416$abc$71377$u_reg.u_sw_share0_output_0.wr_en, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=!$abc$77381$abc$75559$abc$71109$auto$simplemap.cc:257:simplemap_eqne$56571, arst=!\rst_ni, srst={ }
  227 cells in clk=\clk_i, en=$abc$77645$abc$74456$abc$68608$auto$opt_dff.cc:194:make_patterns_logic$39403, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$77150$abc$72114$abc$66731$u_ctrl.err_vld, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.182.2. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !1'1, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 6 inputs and 6 outputs.

3.182.2.1. Executing ABC.

3.182.3. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77175$abc$72142$abc$70807$u_intr_op_done.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 8 inputs and 7 outputs.

3.182.3.1. Executing ABC.

3.182.4. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76698$abc$73628$abc$66862$auto$opt_dff.cc:194:make_patterns_logic$39554, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.182.4.1. Executing ABC.

3.182.5. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76914$abc$71882$abc$70882$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.182.5.1. Executing ABC.

3.182.6. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76906$abc$73540$abc$66897$u_reg.hw2reg.fault_status.cmd.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.182.6.1. Executing ABC.

3.182.7. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76742$abc$74381$abc$66829$u_kmac_if.u_cnt.clr_up_cnt, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.182.7.1. Executing ABC.

3.182.8. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76658$abc$73528$abc$70839$u_reg.hw2reg.fault_status.kmac_fsm.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.182.8.1. Executing ABC.

3.182.9. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$78388$abc$73523$abc$70871$u_reg.u_err_code_invalid_op.wr_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 1 inputs and 2 outputs.

3.182.9.1. Executing ABC.

3.182.10. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76706$abc$73598$abc$66874$auto$opt_dff.cc:219:make_patterns_logic$39432, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.182.10.1. Executing ABC.

3.182.11. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77144$abc$72108$abc$65636$auto$opt_dff.cc:194:make_patterns_logic$39545, asynchronously reset by !\rst_ni
Extracted 4 gates and 5 wires to a netlist network with 1 inputs and 2 outputs.

3.182.11.1. Executing ABC.

3.182.12. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77168$abc$72135$abc$70468$auto$opt_dff.cc:194:make_patterns_logic$39363, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.182.12.1. Executing ABC.

3.182.13. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$78373$abc$73517$abc$70833$u_reg.u_fault_status_kmac_op.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.182.13.1. Executing ABC.

3.182.14. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76671$abc$71871$abc$71543$auto$opt_dff.cc:194:make_patterns_logic$39310, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.182.14.1. Executing ABC.

3.182.15. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77367$abc$72213$abc$70183$auto$opt_dff.cc:219:make_patterns_logic$39393, asynchronously reset by !\rst_ni
Extracted 14 gates and 20 wires to a netlist network with 6 inputs and 4 outputs.

3.182.15.1. Executing ABC.

3.182.16. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$78240$abc$74405$abc$66786$auto$opt_dff.cc:219:make_patterns_logic$39446, asynchronously reset by !\rst_ni
Extracted 30 gates and 36 wires to a netlist network with 6 inputs and 7 outputs.

3.182.16.1. Executing ABC.

3.182.17. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76900$abc$73550$abc$70827$u_reg.u_fault_status_kmac_out.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 1 inputs and 3 outputs.

3.182.17.1. Executing ABC.

3.182.18. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76721$abc$73582$abc$70821$u_reg.hw2reg.fault_status.regfile_intg.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.182.18.1. Executing ABC.

3.182.19. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76677$abc$73557$abc$70846$u_reg.hw2reg.fault_status.ctrl_fsm_intg.de, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.182.19.1. Executing ABC.

3.182.20. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$79198$abc$76683$abc$72108$abc$65636$u_cfgen.vld_dis, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.182.20.1. Executing ABC.

3.182.21. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77210$abc$72177$abc$70198$auto$opt_dff.cc:219:make_patterns_logic$39400, asynchronously reset by !\rst_ni
Extracted 31 gates and 36 wires to a netlist network with 5 inputs and 9 outputs.

3.182.21.1. Executing ABC.

3.182.22. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77244$abc$75349$abc$68528$auto$opt_dff.cc:219:make_patterns_logic$39418, asynchronously reset by !\rst_ni
Extracted 43 gates and 54 wires to a netlist network with 10 inputs and 13 outputs.

3.182.22.1. Executing ABC.

3.182.23. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$78275$abc$73636$abc$66905$auto$opt_dff.cc:194:make_patterns_logic$39424, asynchronously reset by !\rst_ni
Extracted 117 gates and 200 wires to a netlist network with 81 inputs and 9 outputs.

3.182.23.1. Executing ABC.

3.182.24. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$78705$abc$72228$abc$65642$auto$opt_dff.cc:219:make_patterns_logic$39478, asynchronously reset by !\rst_ni
Extracted 15 gates and 15 wires to a netlist network with 0 inputs and 3 outputs.

3.182.24.1. Executing ABC.

3.182.25. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77191$abc$72157$abc$70237$auto$opt_dff.cc:219:make_patterns_logic$39386, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.182.25.1. Executing ABC.

3.182.26. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77157$abc$72124$abc$71550$u_sw_binding_regwen.out_clr, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.182.26.1. Executing ABC.

3.182.27. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76693$abc$73616$abc$66767$auto$opt_dff.cc:194:make_patterns_logic$39307, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.182.27.1. Executing ABC.

3.182.28. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76762$abc$74441$abc$66772$auto$opt_dff.cc:219:make_patterns_logic$39439, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.182.28.1. Executing ABC.

3.182.29. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76774$abc$73545$abc$70876$u_reg.u_err_code_invalid_kmac_input.wr_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 4 wires to a netlist network with 0 inputs and 2 outputs.

3.182.29.1. Executing ABC.

3.182.30. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 26 gates and 47 wires to a netlist network with 20 inputs and 11 outputs.

3.182.30.1. Executing ABC.

3.182.31. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$78393$abc$75828$abc$70475$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 280 gates and 395 wires to a netlist network with 115 inputs and 37 outputs.

3.182.31.1. Executing ABC.

3.182.32. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$76779$abc$75416$abc$71377$u_reg.u_sw_share0_output_0.wr_en, asynchronously reset by !\rst_ni
Extracted 111 gates and 143 wires to a netlist network with 31 inputs and 68 outputs.

3.182.32.1. Executing ABC.

3.182.33. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$77381$abc$75559$abc$71109$auto$simplemap.cc:257:simplemap_eqne$56571, asynchronously reset by !\rst_ni
Extracted 78 gates and 144 wires to a netlist network with 65 inputs and 65 outputs.

3.182.33.1. Executing ABC.

3.182.34. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77645$abc$74456$abc$68608$auto$opt_dff.cc:194:make_patterns_logic$39403, asynchronously reset by !\rst_ni
Extracted 227 gates and 235 wires to a netlist network with 6 inputs and 142 outputs.

3.182.34.1. Executing ABC.

3.182.35. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$77150$abc$72114$abc$66731$u_ctrl.err_vld, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 1 inputs and 1 outputs.

3.182.35.1. Executing ABC.

3.182.36. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 133 gates and 189 wires to a netlist network with 56 inputs and 49 outputs.

3.182.36.1. Executing ABC.

yosys> opt_ffinv

3.183. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 12 inverters.

yosys> opt_expr

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~9 debug messages>

yosys> opt_merge -nomux

3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

yosys> opt_muxtree

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.189. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.190. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79965 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79964 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79963 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79962 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79961 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79464$auto$blifparse.cc:362:parse_blif$79466 ($_DFFE_PN0P_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79960 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79959 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79958 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79957 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79956 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79910 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$78893$auto$blifparse.cc:362:parse_blif$78894 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79955 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79954 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79953 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79952 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79908 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79905 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79951 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79950 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79949 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79904 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79948 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79947 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79946 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79945 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79944 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79943 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79942 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79941 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79906 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79940 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79939 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79938 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79903 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79909 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79937 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79911 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79936 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79935 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79934 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79933 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79932 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79931 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79793$auto$blifparse.cc:362:parse_blif$79805 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79930 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79929 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79928 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79927 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79926 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79925 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79924 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79923 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79922 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79921 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79902 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79920 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79919 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79918 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79270$auto$blifparse.cc:362:parse_blif$79271 ($_DFFE_PN0P_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79912 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79917 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79916 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79915 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79914 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79793$auto$blifparse.cc:362:parse_blif$79796 ($_DFFE_PN0P_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79913 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79901$auto$blifparse.cc:362:parse_blif$79907 ($_DFFE_PN0N_) from module keymgr (removing D path).
Handling never-active EN on $abc$79793$auto$blifparse.cc:362:parse_blif$79795 ($_DFFE_PN0P_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $abc$79793$auto$blifparse.cc:362:parse_blif$79795 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79907 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79913 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79793$auto$blifparse.cc:362:parse_blif$79796 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79914 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79915 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79916 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79917 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79912 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79270$auto$blifparse.cc:362:parse_blif$79271 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79918 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79919 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79920 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79902 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79921 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79922 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79923 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79924 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79925 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79926 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79927 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79928 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79929 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79930 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79793$auto$blifparse.cc:362:parse_blif$79805 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79931 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79932 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79933 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79934 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79935 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79936 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79911 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79937 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79909 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79903 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79938 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79939 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79940 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79906 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79941 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79942 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79943 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79944 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79945 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79946 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79947 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79948 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79904 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79441$auto$blifparse.cc:362:parse_blif$79442 ($_DFFE_PN0P_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79949 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79950 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79951 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79905 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79908 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79952 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79953 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79954 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79955 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$78893$auto$blifparse.cc:362:parse_blif$78894 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79910 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79956 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79957 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79958 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79959 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79960 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79464$auto$blifparse.cc:362:parse_blif$79466 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79961 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79962 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79963 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79964 ($_DLATCH_N_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$79901$auto$blifparse.cc:362:parse_blif$79965 ($_DLATCH_N_) from module keymgr.

yosys> opt_clean

3.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 37 unused cells and 25298 unused wires.
<suppressed ~312 debug messages>

yosys> opt_expr

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~19 debug messages>

yosys> opt_muxtree

3.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.196. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.197. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$80369$auto$blifparse.cc:362:parse_blif$80370 ($_DFF_PN0_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$80369$auto$blifparse.cc:362:parse_blif$80371 ($_DFF_PN0_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$80369$auto$blifparse.cc:362:parse_blif$80374 ($_DFF_PN0_) from module keymgr.
Setting constant 0-bit at position 0 on $abc$80369$auto$blifparse.cc:362:parse_blif$80390 ($_DFF_PN0_) from module keymgr.

yosys> opt_clean

3.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 3 unused cells and 21 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~3 debug messages>

yosys> opt_muxtree

3.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.203. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.204. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$79152$auto$blifparse.cc:362:parse_blif$79153 ($_DFFE_PN0P_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $abc$79152$auto$blifparse.cc:362:parse_blif$79153 ($_DLATCH_N_) from module keymgr.

yosys> opt_clean

3.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.210. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.211. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 4

yosys> bmuxmap

3.214. Executing BMUXMAP pass.

yosys> demuxmap

3.215. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_T1LDRz/abc_tmp_1.scr

3.216. Executing ABC pass (technology mapping using ABC).

3.216.1. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Extracted 866 gates and 1068 wires to a netlist network with 200 inputs and 106 outputs.

3.216.1.1. Executing ABC.
DE:   #PIs = 200  #Luts =   227  Max Lvl =   7  Avg Lvl =   1.63  [   0.24 sec. at Pass 0]{firstMap}
DE:   #PIs = 200  #Luts =   191  Max Lvl =   9  Avg Lvl =   2.18  [   3.41 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 200  #Luts =   189  Max Lvl =  11  Avg Lvl =   2.30  [   0.92 sec. at Pass 2]{map}
DE:   #PIs = 200  #Luts =   187  Max Lvl =   9  Avg Lvl =   2.30  [   1.51 sec. at Pass 3]{postMap}
DE:   #PIs = 200  #Luts =   185  Max Lvl =  10  Avg Lvl =   2.37  [   1.29 sec. at Pass 4]{map}
DE:   #PIs = 200  #Luts =   185  Max Lvl =   9  Avg Lvl =   2.28  [   2.05 sec. at Pass 5]{postMap}
DE:   #PIs = 200  #Luts =   184  Max Lvl =  10  Avg Lvl =   2.30  [   1.29 sec. at Pass 6]{map}
DE:   #PIs = 200  #Luts =   184  Max Lvl =  10  Avg Lvl =   2.30  [   1.63 sec. at Pass 7]{postMap}
DE:   #PIs = 200  #Luts =   184  Max Lvl =   9  Avg Lvl =   2.29  [   1.25 sec. at Pass 8]{map}
DE:   #PIs = 200  #Luts =   182  Max Lvl =  10  Avg Lvl =   2.30  [   1.53 sec. at Pass 9]{postMap}
DE:   #PIs = 200  #Luts =   181  Max Lvl =  11  Avg Lvl =   2.36  [   1.29 sec. at Pass 10]{map}
DE:   #PIs = 200  #Luts =   181  Max Lvl =  11  Avg Lvl =   2.36  [   1.12 sec. at Pass 11]{postMap}
DE:   #PIs = 200  #Luts =   181  Max Lvl =  11  Avg Lvl =   2.36  [   1.17 sec. at Pass 12]{map}
DE:   #PIs = 200  #Luts =   181  Max Lvl =  11  Avg Lvl =   2.36  [   0.98 sec. at Pass 13]{postMap}
DE:   #PIs = 200  #Luts =   181  Max Lvl =  11  Avg Lvl =   2.36  [   0.63 sec. at Pass 14]{pushMap}
DE:   #PIs = 200  #Luts =   181  Max Lvl =  11  Avg Lvl =   2.36  [   0.12 sec. at Pass 15]{finalMap}

yosys> opt_expr

3.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_merge -nomux

3.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.222. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.223. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$79282$auto$blifparse.cc:362:parse_blif$79283 ($_DFFE_PN0P_) from module keymgr (removing D path).
Setting constant 0-bit at position 0 on $abc$79282$auto$blifparse.cc:362:parse_blif$79283 ($_DLATCH_N_) from module keymgr.

yosys> opt_clean

3.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 1042 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_muxtree

3.226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.227. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.229. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.230. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..

yosys> opt_expr

3.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.233. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 5 inverters.

yosys> stat

3.234. Printing statistics.

=== keymgr ===

   Number of wires:               3360
   Number of wire bits:          70044
   Number of public wires:        3126
   Number of public wire bits:   69806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     $_DFFE_PN0P_                  103
     $_DFFE_PN1P_                   15
     $_DFF_PN0_                     37
     $_DFF_PN1_                      2
     $lut                          174


yosys> shregmap -minlen 8 -maxlen 20

3.235. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.236. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.237. Printing statistics.

=== keymgr ===

   Number of wires:               3360
   Number of wire bits:          70044
   Number of public wires:        3126
   Number of public wire bits:   69806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     $_DFFE_PN0P_                  103
     $_DFFE_PN1P_                   15
     $_DFF_PN0_                     37
     $_DFF_PN1_                      2
     $lut                          174


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.238. Executing TECHMAP pass (map to technology primitives).

3.238.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.238.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.238.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~467 debug messages>

yosys> opt_expr -mux_undef

3.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~3202 debug messages>

yosys> simplemap

3.240. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_merge

3.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
<suppressed ~3750 debug messages>
Removed a total of 1250 cells.

yosys> opt_dff -nodffe -nosdff

3.243. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 2 unused cells and 1005 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
<suppressed ~23 debug messages>

yosys> opt_merge -nomux

3.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.248. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.250. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.251. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_T1LDRz/abc_tmp_2.scr

3.254. Executing ABC pass (technology mapping using ABC).

3.254.1. Extracting gate netlist of module `\keymgr' to `<abc-temp-dir>/input.blif'..
Extracted 945 gates and 1140 wires to a netlist network with 193 inputs and 95 outputs.

3.254.1.1. Executing ABC.
DE:   #PIs = 193  #Luts =   173  Max Lvl =   7  Avg Lvl =   1.83  [   0.12 sec. at Pass 0]{firstMap}
DE:   #PIs = 193  #Luts =   173  Max Lvl =   7  Avg Lvl =   1.83  [   1.95 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 193  #Luts =   173  Max Lvl =   7  Avg Lvl =   1.83  [   0.72 sec. at Pass 2]{map}
DE:   #PIs = 193  #Luts =   173  Max Lvl =   7  Avg Lvl =   1.83  [   1.04 sec. at Pass 3]{postMap}
DE:   #PIs = 193  #Luts =   173  Max Lvl =   7  Avg Lvl =   1.83  [   0.77 sec. at Pass 4]{map}
DE:   #PIs = 193  #Luts =   171  Max Lvl =   9  Avg Lvl =   2.17  [   1.05 sec. at Pass 5]{postMap}
DE:   #PIs = 193  #Luts =   171  Max Lvl =   9  Avg Lvl =   2.17  [   0.85 sec. at Pass 6]{map}
DE:   #PIs = 193  #Luts =   171  Max Lvl =   8  Avg Lvl =   2.14  [   1.55 sec. at Pass 7]{postMap}
DE:   #PIs = 193  #Luts =   171  Max Lvl =   8  Avg Lvl =   2.14  [   1.27 sec. at Pass 8]{map}
DE:   #PIs = 193  #Luts =   171  Max Lvl =   8  Avg Lvl =   2.14  [   1.43 sec. at Pass 9]{postMap}
DE:   #PIs = 193  #Luts =   169  Max Lvl =   9  Avg Lvl =   2.21  [   1.34 sec. at Pass 10]{map}
DE:   #PIs = 193  #Luts =   169  Max Lvl =   9  Avg Lvl =   2.21  [   1.11 sec. at Pass 11]{postMap}
DE:   #PIs = 193  #Luts =   169  Max Lvl =   9  Avg Lvl =   2.21  [   1.32 sec. at Pass 12]{map}
DE:   #PIs = 193  #Luts =   169  Max Lvl =   9  Avg Lvl =   2.21  [   1.96 sec. at Pass 13]{postMap}
DE:   #PIs = 193  #Luts =   168  Max Lvl =   9  Avg Lvl =   2.21  [   1.33 sec. at Pass 14]{pushMap}
DE:   #PIs = 193  #Luts =   168  Max Lvl =   9  Avg Lvl =   2.21  [   1.11 sec. at Pass 15]{map}
DE:   #PIs = 193  #Luts =   168  Max Lvl =   9  Avg Lvl =   2.21  [   1.56 sec. at Pass 16]{postMap}
DE:   #PIs = 193  #Luts =   168  Max Lvl =   9  Avg Lvl =   2.21  [   1.48 sec. at Pass 17]{map}
DE:   #PIs = 193  #Luts =   168  Max Lvl =   9  Avg Lvl =   2.21  [   2.17 sec. at Pass 18]{pushMap}
DE:   #PIs = 193  #Luts =   168  Max Lvl =   9  Avg Lvl =   2.21  [   0.49 sec. at Pass 19]{finalMap}

yosys> opt_expr

3.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.

yosys> opt_merge -nomux

3.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.257. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keymgr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.258. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keymgr.
Performed a total of 0 changes.

yosys> opt_merge

3.259. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keymgr'.
Removed a total of 0 cells.

yosys> opt_share

3.260. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.261. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 833 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module keymgr.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.264. Executing HIERARCHY pass (managing design hierarchy).

3.264.1. Analyzing design hierarchy..
Top module:  \keymgr

3.264.2. Analyzing design hierarchy..
Top module:  \keymgr
Removed 0 unused modules.

yosys> stat

3.265. Printing statistics.

=== keymgr ===

   Number of wires:               3351
   Number of wire bits:          70035
   Number of public wires:        3126
   Number of public wire bits:   69806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                325
     $lut                          168
     dffsre                        157


yosys> opt_clean -purge

3.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keymgr..
Removed 0 unused cells and 3039 unused wires.
<suppressed ~3039 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.267. Executing Verilog backend.
Dumping module `\keymgr'.

Warnings: 1005 unique messages, 1020 total
End of script. Logfile hash: b68e458ca4, CPU: user 82.09s system 0.31s, MEM: 175.66 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 67% 6x abc (159 sec), 14% 34x opt_dff (34 sec), ...
real 185.17
user 219.79
sys 15.38
