#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 22:27:40 2022
# Process ID: 27356
# Current directory: C:/Users/catch/Desktop/project_max16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18104 C:\Users\catch\Desktop\project_max16\project.xpr
# Log file: C:/Users/catch/Desktop/project_max16/vivado.log
# Journal file: C:/Users/catch/Desktop/project_max16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/catch/Desktop/project_max16/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 1137.109 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controls
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:449]
WARNING: [VRFC 10-3705] select index 4096 into 'PFT_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:450]
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:453]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.systolic_row(OUTPUT_DATA_WIDTH=3...
Compiling module xil_defaultlib.systolic(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_controls
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controls_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controls_behav -key {Behavioral:sim_1:Functional:tb_controls} -tclbatch {tb_controls.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controls.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 227790 ns : File "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v" Line 221
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1345.930 ; gain = 208.820
xsim: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1345.930 ; gain = 208.820
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controls_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1345.930 ; gain = 208.820
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:449]
WARNING: [VRFC 10-3705] select index 4096 into 'PFT_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:450]
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:453]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 227790 ns : File "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v" Line 221
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1499.848 ; gain = 42.648
relaunch_xsim_kernel: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1499.848 ; gain = 42.648
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1499.848 ; gain = 42.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v:324]
WARNING: [VRFC 10-3705] select index 4096 into 'PFT_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v:325]
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v:328]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1516.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_top.v" Line 153
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1516.676 ; gain = 0.000
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1516.676 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 1516.676 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v:324]
WARNING: [VRFC 10-3705] select index 4096 into 'PFT_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v:325]
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v:328]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_top.v" Line 153
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1516.676 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1516.676 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1516.676 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/catch/Desktop/project_max16/project.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Sat May  7 22:57:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/catch/Desktop/project_max16/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat May  7 22:59:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/catch/Desktop/project_max16/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/NIT_bram/NIT_bram.dcp' for cell 'u_NIT'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/PFT_partial_bram/PFT_partial_bram.dcp' for cell 'u_PFT/genblk1[0].PFT_bank'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/input_bram/input_bram.dcp' for cell 'u_global_buffer/u_input_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/output_bram/output_bram.dcp' for cell 'u_global_buffer/u_output_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/weight_bram/weight_bram.dcp' for cell 'u_global_buffer/u_weight_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/catch/Desktop/project_max16/constraint/Nexys-Video_Master.xdc]
Finished Parsing XDC File [C:/Users/catch/Desktop/project_max16/constraint/Nexys-Video_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1921.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2058.266 ; gain = 541.590
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2672.793 ; gain = 487.461
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat May  7 23:17:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/catch/Desktop/project_max16/project.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2709.980 ; gain = 5.250
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/NIT_bram/NIT_bram.dcp' for cell 'u_NIT'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/PFT_partial_bram/PFT_partial_bram.dcp' for cell 'u_PFT/genblk1[0].PFT_bank'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/input_bram/input_bram.dcp' for cell 'u_global_buffer/u_input_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/output_bram/output_bram.dcp' for cell 'u_global_buffer/u_output_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/weight_bram/weight_bram.dcp' for cell 'u_global_buffer/u_weight_bram'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/catch/Desktop/project_max16/constraint/Nexys-Video_Master.xdc]
Finished Parsing XDC File [C:/Users/catch/Desktop/project_max16/constraint/Nexys-Video_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2709.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2758.699 ; gain = 48.719
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2934.625 ; gain = 175.926
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  7 23:25:49 2022...
