{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616442262234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616442262235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 16:44:22 2021 " "Processing started: Mon Mar 22 16:44:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616442262235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1616442262235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc ripplecarry8 -c ripplecarry8 " "Command: quartus_drc ripplecarry8 -c ripplecarry8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1616442262235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1616442264340 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ripplecarry8.sdc " "Synopsys Design Constraints File file not found: 'ripplecarry8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1616442264852 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1616442264852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1616442264853 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1616442264853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1616442264865 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1616442264865 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 40 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 40 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador1\|meiosomador:inst7\|inst2 " "Node  \"somadorcompleto:somador1\|meiosomador:inst7\|inst2\"" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/meiosomador.bdf" { { 240 392 456 288 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador2\|meiosomador:inst\|inst2 " "Node  \"somadorcompleto:somador2\|meiosomador:inst\|inst2\"" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/meiosomador.bdf" { { 240 392 456 288 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador3\|meiosomador:inst\|inst2 " "Node  \"somadorcompleto:somador3\|meiosomador:inst\|inst2\"" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/meiosomador.bdf" { { 240 392 456 288 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador5\|meiosomador:inst7\|inst2 " "Node  \"somadorcompleto:somador5\|meiosomador:inst7\|inst2\"" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/meiosomador.bdf" { { 240 392 456 288 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador4\|meiosomador:inst\|inst2 " "Node  \"somadorcompleto:somador4\|meiosomador:inst\|inst2\"" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/meiosomador.bdf" { { 240 392 456 288 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[2\] " "Node  \"X\[2\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador0\|inst3 " "Node  \"somadorcompleto:somador0\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[4\] " "Node  \"Y\[4\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador3\|inst3 " "Node  \"somadorcompleto:somador3\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[3\] " "Node  \"Y\[3\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[0\] " "Node  \"Y\[0\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador4\|inst3 " "Node  \"somadorcompleto:somador4\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[1\] " "Node  \"X\[1\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " C_in " "Node  \"C_in\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 176 1024 1192 192 "C_in" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[4\] " "Node  \"X\[4\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[3\] " "Node  \"X\[3\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[2\] " "Node  \"Y\[2\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[0\] " "Node  \"X\[0\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador1\|inst3 " "Node  \"somadorcompleto:somador1\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador2\|inst3 " "Node  \"somadorcompleto:somador2\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador5\|inst3 " "Node  \"somadorcompleto:somador5\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[1\] " "Node  \"Y\[1\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[5\] " "Node  \"X\[5\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[5\] " "Node  \"Y\[5\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador6\|inst3 " "Node  \"somadorcompleto:somador6\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[6\] " "Node  \"Y\[6\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[6\] " "Node  \"X\[6\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " somadorcompleto:somador7\|inst3 " "Node  \"somadorcompleto:somador7\|inst3\"" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/somadorcompleto.bdf" { { 224 504 568 272 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " X\[7\] " "Node  \"X\[7\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 120 1024 1192 136 "X" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_NODES_INFO" " Y\[7\] " "Node  \"Y\[7\]\"" {  } { { "ripplecarry8.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ripple_carry_8/ripplecarry8.bdf" { { 144 1024 1192 160 "Y" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/ripple_carry_8/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1616442264930 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1616442264930 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1616442264930 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "40 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 40 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1616442264937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616442265007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 16:44:25 2021 " "Processing ended: Mon Mar 22 16:44:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616442265007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616442265007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616442265007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1616442265007 ""}
