INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_1bit
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module enabler_32bit
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg2_32bit
INFO: [VRFC 10-311] analyzing module reg3_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-311] analyzing module reg2_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
WARNING: [VRFC 10-3676] redeclaration of ansi port 'act_greed' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:76]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:78]
INFO: [VRFC 10-2458] undeclared symbol reg_panjang_w0, assumed default net type wire [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:82]
INFO: [VRFC 10-2458] undeclared symbol reg_panjang_w1, assumed default net type wire [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:86]
INFO: [VRFC 10-2458] undeclared symbol reg_panjang_w2, assumed default net type wire [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:90]
INFO: [VRFC 10-2458] undeclared symbol reg_panjang_w3, assumed default net type wire [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:94]
WARNING: [VRFC 10-2938] 'reg_panjang_w0' is already implicitly declared on line 82 [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:96]
WARNING: [VRFC 10-2938] 'reg_panjang_w1' is already implicitly declared on line 86 [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:97]
WARNING: [VRFC 10-2938] 'reg_panjang_w2' is already implicitly declared on line 90 [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:98]
WARNING: [VRFC 10-2938] 'reg_panjang_w3' is already implicitly declared on line 94 [D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v:99]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
WARNING: [VRFC 10-3676] redeclaration of ansi port 'w_max' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'w_mid' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'w_min' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/bram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_PG_0_0/sim/testbench_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_QA_0_0/sim/testbench_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_CU_0_0/sim/testbench_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_SD_0_0/sim/testbench_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_RD_0_0/sim/testbench_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_cnst_0_4bit_0/sim/testbench_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_cnst_1_1bit_0/sim/testbench_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_2_0/sim/testbench_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_2_0/sim/testbench_PL_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_1_0/sim/testbench_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_1_0/sim/testbench_PL_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_3_0/sim/testbench_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_3_0/sim/testbench_PL_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_0_0/sim/testbench_PL_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_0_0/sim/testbench_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/ip/testbench_bram_interface_0_0/sim/testbench_bram_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/testbench/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
