<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: chip/atxmega128a1/include/chip/memory-map.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>chip/atxmega128a1/include/chip/memory-map.h</h1><a href="memory-map_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef CHIP_MEMORY_MAP_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_MEMORY_MAP_H_INCLUDED</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="comment">/* Internal memories */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define CPU_SRAM_BASE                   0x2000</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define CPU_SRAM_SIZE                   0x2000</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BASE                      0x0000</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define FLASH_SIZE                      0x20000</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define FLASH_PAGE_SIZE                 512     // Bytes</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_BASE                     0x0000</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_MAPPED_BASE              0x1000</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_SIZE                     0x800</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_PAGE_SIZE                32      // Bytes</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define USER_SIGNATURE_SIZE             0x200</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define FUSES_LENGTH                    6       // Bytes</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="comment">/* Some useful register locations */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define DEVICE_ID_BASE                  0x90</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="comment">/* Used by the linker script to place the writeable data sections */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define DATA_SRAM_BASE                  CPU_SRAM_BASE</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="preprocessor">#define CLK_BASE                        0x0040 // Clock control</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define OSC_BASE                        0x0050 // Oscillator control</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a><a class="code" href="memory-map_8h.html#a6adfb4a760d80366c19943a1df3386f9">00064</a> <span class="preprocessor">#define PR_BASE                         0x0070 //!&lt; Power Reduction</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define PMIC_BASE                       0x00a0</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define USART0_BASE                     0x08a0 // USART 0 on port C</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define USART1_BASE                     0x08b0 // USART 1 on port C</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define USART2_BASE                     0x09a0 // USART 0 on port D</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define USART3_BASE                     0x09b0 // USART 1 on port D</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define USART4_BASE                     0x0aa0 // USART 0 on port E</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define USART5_BASE                     0x0ab0 // USART 1 on port E</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define USART6_BASE                     0x0ba0 // USART 0 on port F</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define USART7_BASE                     0x0bb0 // USART 1 on port F</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#define DMA_BASE                        0x0100 // DMA controller</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define NVM_BASE                        0x01c0 // NVM controller</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define EBI_BASE                        0x0440 // External bus interface</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 <span class="preprocessor">#ifdef CONFIG_XMEGA_USB</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor"># define USB_BASE                       0x04c0 // XMEGA USB controller</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 <span class="preprocessor">#define SPI0_BASE                       0x08c0 // SPI 0 on port C</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define SPI1_BASE                       0x09c0 // SPI 1 on port D</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define SPI2_BASE                       0x0ac0 // SPI 2 on port E</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define SPI3_BASE                       0x0bc0 // SPI 3 on port F</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="preprocessor">#define TC0_BASE                        0x0800 // TC0 on port C</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define TC1_BASE                        0x0840 // TC1 on port C</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define TC2_BASE                        0x0900 // TC0 on port D</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define TC3_BASE                        0x0940 // TC1 on port D</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define TC4_BASE                        0x0a00 // TC0 on port E</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define TC5_BASE                        0x0a40 // TC1 on port E</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define TC6_BASE                        0x0b00 // TC0 on port F</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define TC7_BASE                        0x0b40 // TC1 on port F</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define NVM_CONTROLLER_BASE             0x01C0 // NVM Controller</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#define PORTCFG_BASE                    0x00B0 // Port Configuration</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define VPORT0_BASE                     0x0010 // Virtual Port 0</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define VPORT1_BASE                     0x0014 // Virtual Port 1</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define VPORT2_BASE                     0x0018 // Virtual Port 2</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define VPORT3_BASE                     0x001C // Virtual Port 3</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define PORTA_BASE                      0x0600 // Port A</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define PORTB_BASE                      0x0620 // Port B</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define PORTC_BASE                      0x0640 // Port C</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define PORTD_BASE                      0x0660 // Port D</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define PORTE_BASE                      0x0680 // Port E</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define PORTF_BASE                      0x06A0 // Port F</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define PORTH_BASE                      0x06E0 // Port H</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_BASE                      0x0700 // Port J</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define PORTK_BASE                      0x0720 // Port K</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_BASE                      0x07C0 // Port Q</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define PORTR_BASE                      0x07E0 // Port R</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#define ADCA_BASE                       0x0200 // ADC on port A</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define ADCB_BASE                       0x0240 // ADC on port B</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define DACA_BASE                       0x0300 // DAC on port A</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define DACB_BASE                       0x0320 // DAC on port B</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define ACA_BASE                        0x0380 // AC on port A</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define ACB_BASE                        0x0390 // AC on port B</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 <span class="preprocessor">#endif </span><span class="comment">/* CHIP_MEMORY_MAP_H_INCLUDED */</span>
<a name="l00123"></a>00123 
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
