#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB05_A0
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB05_A1
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB05_D0
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB05_D1
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB05_F0
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB05_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST

; SPIM_RxInternalInterrupt
SPIM_RxInternalInterrupt__ES2_PATCH EQU 0
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SPIM_RxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; SPIM_TxInternalInterrupt
SPIM_TxInternalInterrupt__ES2_PATCH EQU 0
SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SPIM_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SPIM_TxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x00
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; LED_B
LED_B__0__MASK EQU 0x80
LED_B__0__PC EQU CYREG_PRT2_PC7
LED_B__0__PORT EQU 2
LED_B__0__SHIFT EQU 7
LED_B__AG EQU CYREG_PRT2_AG
LED_B__AMUX EQU CYREG_PRT2_AMUX
LED_B__BIE EQU CYREG_PRT2_BIE
LED_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_B__BYP EQU CYREG_PRT2_BYP
LED_B__CTL EQU CYREG_PRT2_CTL
LED_B__DM0 EQU CYREG_PRT2_DM0
LED_B__DM1 EQU CYREG_PRT2_DM1
LED_B__DM2 EQU CYREG_PRT2_DM2
LED_B__DR EQU CYREG_PRT2_DR
LED_B__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_B__MASK EQU 0x80
LED_B__PORT EQU 2
LED_B__PRT EQU CYREG_PRT2_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_B__PS EQU CYREG_PRT2_PS
LED_B__SHIFT EQU 7
LED_B__SLW EQU CYREG_PRT2_SLW

; PWM_1_PWMHW
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

; RX_pin
RX_pin__0__MASK EQU 0x20
RX_pin__0__PC EQU CYREG_PRT1_PC5
RX_pin__0__PORT EQU 1
RX_pin__0__SHIFT EQU 5
RX_pin__AG EQU CYREG_PRT1_AG
RX_pin__AMUX EQU CYREG_PRT1_AMUX
RX_pin__BIE EQU CYREG_PRT1_BIE
RX_pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RX_pin__BYP EQU CYREG_PRT1_BYP
RX_pin__CTL EQU CYREG_PRT1_CTL
RX_pin__DM0 EQU CYREG_PRT1_DM0
RX_pin__DM1 EQU CYREG_PRT1_DM1
RX_pin__DM2 EQU CYREG_PRT1_DM2
RX_pin__DR EQU CYREG_PRT1_DR
RX_pin__INP_DIS EQU CYREG_PRT1_INP_DIS
RX_pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RX_pin__LCD_EN EQU CYREG_PRT1_LCD_EN
RX_pin__MASK EQU 0x20
RX_pin__PORT EQU 1
RX_pin__PRT EQU CYREG_PRT1_PRT
RX_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RX_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RX_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RX_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RX_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RX_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RX_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RX_pin__PS EQU CYREG_PRT1_PS
RX_pin__SHIFT EQU 5
RX_pin__SLW EQU CYREG_PRT1_SLW

; TX_pin
TX_pin__0__MASK EQU 0x10
TX_pin__0__PC EQU CYREG_PRT1_PC4
TX_pin__0__PORT EQU 1
TX_pin__0__SHIFT EQU 4
TX_pin__AG EQU CYREG_PRT1_AG
TX_pin__AMUX EQU CYREG_PRT1_AMUX
TX_pin__BIE EQU CYREG_PRT1_BIE
TX_pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TX_pin__BYP EQU CYREG_PRT1_BYP
TX_pin__CTL EQU CYREG_PRT1_CTL
TX_pin__DM0 EQU CYREG_PRT1_DM0
TX_pin__DM1 EQU CYREG_PRT1_DM1
TX_pin__DM2 EQU CYREG_PRT1_DM2
TX_pin__DR EQU CYREG_PRT1_DR
TX_pin__INP_DIS EQU CYREG_PRT1_INP_DIS
TX_pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TX_pin__LCD_EN EQU CYREG_PRT1_LCD_EN
TX_pin__MASK EQU 0x10
TX_pin__PORT EQU 1
TX_pin__PRT EQU CYREG_PRT1_PRT
TX_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TX_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TX_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TX_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TX_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TX_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TX_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TX_pin__PS EQU CYREG_PRT1_PS
TX_pin__SHIFT EQU 4
TX_pin__SLW EQU CYREG_PRT1_SLW

; RN_Reset
RN_Reset__0__MASK EQU 0x04
RN_Reset__0__PC EQU CYREG_PRT1_PC2
RN_Reset__0__PORT EQU 1
RN_Reset__0__SHIFT EQU 2
RN_Reset__AG EQU CYREG_PRT1_AG
RN_Reset__AMUX EQU CYREG_PRT1_AMUX
RN_Reset__BIE EQU CYREG_PRT1_BIE
RN_Reset__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RN_Reset__BYP EQU CYREG_PRT1_BYP
RN_Reset__CTL EQU CYREG_PRT1_CTL
RN_Reset__DM0 EQU CYREG_PRT1_DM0
RN_Reset__DM1 EQU CYREG_PRT1_DM1
RN_Reset__DM2 EQU CYREG_PRT1_DM2
RN_Reset__DR EQU CYREG_PRT1_DR
RN_Reset__INP_DIS EQU CYREG_PRT1_INP_DIS
RN_Reset__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RN_Reset__LCD_EN EQU CYREG_PRT1_LCD_EN
RN_Reset__MASK EQU 0x04
RN_Reset__PORT EQU 1
RN_Reset__PRT EQU CYREG_PRT1_PRT
RN_Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RN_Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RN_Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RN_Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RN_Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RN_Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RN_Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RN_Reset__PS EQU CYREG_PRT1_PS
RN_Reset__SHIFT EQU 2
RN_Reset__SLW EQU CYREG_PRT1_SLW

; m_ss_pin
m_ss_pin__0__MASK EQU 0x08
m_ss_pin__0__PC EQU CYREG_PRT0_PC3
m_ss_pin__0__PORT EQU 0
m_ss_pin__0__SHIFT EQU 3
m_ss_pin__AG EQU CYREG_PRT0_AG
m_ss_pin__AMUX EQU CYREG_PRT0_AMUX
m_ss_pin__BIE EQU CYREG_PRT0_BIE
m_ss_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
m_ss_pin__BYP EQU CYREG_PRT0_BYP
m_ss_pin__CTL EQU CYREG_PRT0_CTL
m_ss_pin__DM0 EQU CYREG_PRT0_DM0
m_ss_pin__DM1 EQU CYREG_PRT0_DM1
m_ss_pin__DM2 EQU CYREG_PRT0_DM2
m_ss_pin__DR EQU CYREG_PRT0_DR
m_ss_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
m_ss_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
m_ss_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
m_ss_pin__MASK EQU 0x08
m_ss_pin__PORT EQU 0
m_ss_pin__PRT EQU CYREG_PRT0_PRT
m_ss_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
m_ss_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
m_ss_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
m_ss_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
m_ss_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
m_ss_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
m_ss_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
m_ss_pin__PS EQU CYREG_PRT0_PS
m_ss_pin__SHIFT EQU 3
m_ss_pin__SLW EQU CYREG_PRT0_SLW

; m_miso_pin
m_miso_pin__0__MASK EQU 0x01
m_miso_pin__0__PC EQU CYREG_PRT0_PC0
m_miso_pin__0__PORT EQU 0
m_miso_pin__0__SHIFT EQU 0
m_miso_pin__AG EQU CYREG_PRT0_AG
m_miso_pin__AMUX EQU CYREG_PRT0_AMUX
m_miso_pin__BIE EQU CYREG_PRT0_BIE
m_miso_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
m_miso_pin__BYP EQU CYREG_PRT0_BYP
m_miso_pin__CTL EQU CYREG_PRT0_CTL
m_miso_pin__DM0 EQU CYREG_PRT0_DM0
m_miso_pin__DM1 EQU CYREG_PRT0_DM1
m_miso_pin__DM2 EQU CYREG_PRT0_DM2
m_miso_pin__DR EQU CYREG_PRT0_DR
m_miso_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
m_miso_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
m_miso_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
m_miso_pin__MASK EQU 0x01
m_miso_pin__PORT EQU 0
m_miso_pin__PRT EQU CYREG_PRT0_PRT
m_miso_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
m_miso_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
m_miso_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
m_miso_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
m_miso_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
m_miso_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
m_miso_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
m_miso_pin__PS EQU CYREG_PRT0_PS
m_miso_pin__SHIFT EQU 0
m_miso_pin__SLW EQU CYREG_PRT0_SLW

; m_mosi_pin
m_mosi_pin__0__MASK EQU 0x02
m_mosi_pin__0__PC EQU CYREG_PRT0_PC1
m_mosi_pin__0__PORT EQU 0
m_mosi_pin__0__SHIFT EQU 1
m_mosi_pin__AG EQU CYREG_PRT0_AG
m_mosi_pin__AMUX EQU CYREG_PRT0_AMUX
m_mosi_pin__BIE EQU CYREG_PRT0_BIE
m_mosi_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
m_mosi_pin__BYP EQU CYREG_PRT0_BYP
m_mosi_pin__CTL EQU CYREG_PRT0_CTL
m_mosi_pin__DM0 EQU CYREG_PRT0_DM0
m_mosi_pin__DM1 EQU CYREG_PRT0_DM1
m_mosi_pin__DM2 EQU CYREG_PRT0_DM2
m_mosi_pin__DR EQU CYREG_PRT0_DR
m_mosi_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
m_mosi_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
m_mosi_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
m_mosi_pin__MASK EQU 0x02
m_mosi_pin__PORT EQU 0
m_mosi_pin__PRT EQU CYREG_PRT0_PRT
m_mosi_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
m_mosi_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
m_mosi_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
m_mosi_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
m_mosi_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
m_mosi_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
m_mosi_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
m_mosi_pin__PS EQU CYREG_PRT0_PS
m_mosi_pin__SHIFT EQU 1
m_mosi_pin__SLW EQU CYREG_PRT0_SLW

; m_sclk_pin
m_sclk_pin__0__MASK EQU 0x04
m_sclk_pin__0__PC EQU CYREG_PRT0_PC2
m_sclk_pin__0__PORT EQU 0
m_sclk_pin__0__SHIFT EQU 2
m_sclk_pin__AG EQU CYREG_PRT0_AG
m_sclk_pin__AMUX EQU CYREG_PRT0_AMUX
m_sclk_pin__BIE EQU CYREG_PRT0_BIE
m_sclk_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
m_sclk_pin__BYP EQU CYREG_PRT0_BYP
m_sclk_pin__CTL EQU CYREG_PRT0_CTL
m_sclk_pin__DM0 EQU CYREG_PRT0_DM0
m_sclk_pin__DM1 EQU CYREG_PRT0_DM1
m_sclk_pin__DM2 EQU CYREG_PRT0_DM2
m_sclk_pin__DR EQU CYREG_PRT0_DR
m_sclk_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
m_sclk_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
m_sclk_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
m_sclk_pin__MASK EQU 0x04
m_sclk_pin__PORT EQU 0
m_sclk_pin__PRT EQU CYREG_PRT0_PRT
m_sclk_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
m_sclk_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
m_sclk_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
m_sclk_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
m_sclk_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
m_sclk_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
m_sclk_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
m_sclk_pin__PS EQU CYREG_PRT0_PS
m_sclk_pin__SHIFT EQU 2
m_sclk_pin__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_VERSION LIT 'PSoC Creator  3.1 SP2'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E01E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '3.3'
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD LIT '3.3'
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0 LIT '3.3'
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1 LIT '3.3'
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2 LIT '3.3'
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3 LIT '3.3'
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0 LIT '3.3'
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1 LIT '3.3'
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2 LIT '3.3'
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3 LIT '3.3'
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
