DECL|SUPC_CR_KEY_Msk|macro|SUPC_CR_KEY_Msk
DECL|SUPC_CR_KEY_PASSWD|macro|SUPC_CR_KEY_PASSWD
DECL|SUPC_CR_KEY_Pos|macro|SUPC_CR_KEY_Pos
DECL|SUPC_CR_KEY|macro|SUPC_CR_KEY
DECL|SUPC_CR_VROFF_NO_EFFECT|macro|SUPC_CR_VROFF_NO_EFFECT
DECL|SUPC_CR_VROFF_STOP_VREG|macro|SUPC_CR_VROFF_STOP_VREG
DECL|SUPC_CR_VROFF|macro|SUPC_CR_VROFF
DECL|SUPC_CR_XTALSEL_CRYSTAL_SEL|macro|SUPC_CR_XTALSEL_CRYSTAL_SEL
DECL|SUPC_CR_XTALSEL_NO_EFFECT|macro|SUPC_CR_XTALSEL_NO_EFFECT
DECL|SUPC_CR_XTALSEL|macro|SUPC_CR_XTALSEL
DECL|SUPC_CR|member|__O uint32_t SUPC_CR; /**< \brief (Supc Offset: 0x00) Supply Controller Control Register */
DECL|SUPC_MR_BODDIS_DISABLE|macro|SUPC_MR_BODDIS_DISABLE
DECL|SUPC_MR_BODDIS_ENABLE|macro|SUPC_MR_BODDIS_ENABLE
DECL|SUPC_MR_BODDIS|macro|SUPC_MR_BODDIS
DECL|SUPC_MR_BODRSTEN_ENABLE|macro|SUPC_MR_BODRSTEN_ENABLE
DECL|SUPC_MR_BODRSTEN_NOT_ENABLE|macro|SUPC_MR_BODRSTEN_NOT_ENABLE
DECL|SUPC_MR_BODRSTEN|macro|SUPC_MR_BODRSTEN
DECL|SUPC_MR_KEY_Msk|macro|SUPC_MR_KEY_Msk
DECL|SUPC_MR_KEY_PASSWD|macro|SUPC_MR_KEY_PASSWD
DECL|SUPC_MR_KEY_Pos|macro|SUPC_MR_KEY_Pos
DECL|SUPC_MR_KEY|macro|SUPC_MR_KEY
DECL|SUPC_MR_ONREG_ONREG_UNUSED|macro|SUPC_MR_ONREG_ONREG_UNUSED
DECL|SUPC_MR_ONREG_ONREG_USED|macro|SUPC_MR_ONREG_ONREG_USED
DECL|SUPC_MR_ONREG|macro|SUPC_MR_ONREG
DECL|SUPC_MR_OSCBYPASS_BYPASS|macro|SUPC_MR_OSCBYPASS_BYPASS
DECL|SUPC_MR_OSCBYPASS_NO_EFFECT|macro|SUPC_MR_OSCBYPASS_NO_EFFECT
DECL|SUPC_MR_OSCBYPASS|macro|SUPC_MR_OSCBYPASS
DECL|SUPC_MR|member|__IO uint32_t SUPC_MR; /**< \brief (Supc Offset: 0x08) Supply Controller Mode Register */
DECL|SUPC_SMMR_SMIEN_ENABLE|macro|SUPC_SMMR_SMIEN_ENABLE
DECL|SUPC_SMMR_SMIEN_NOT_ENABLE|macro|SUPC_SMMR_SMIEN_NOT_ENABLE
DECL|SUPC_SMMR_SMIEN|macro|SUPC_SMMR_SMIEN
DECL|SUPC_SMMR_SMRSTEN_ENABLE|macro|SUPC_SMMR_SMRSTEN_ENABLE
DECL|SUPC_SMMR_SMRSTEN_NOT_ENABLE|macro|SUPC_SMMR_SMRSTEN_NOT_ENABLE
DECL|SUPC_SMMR_SMRSTEN|macro|SUPC_SMMR_SMRSTEN
DECL|SUPC_SMMR_SMSMPL_2048SLCK|macro|SUPC_SMMR_SMSMPL_2048SLCK
DECL|SUPC_SMMR_SMSMPL_256SLCK|macro|SUPC_SMMR_SMSMPL_256SLCK
DECL|SUPC_SMMR_SMSMPL_32SLCK|macro|SUPC_SMMR_SMSMPL_32SLCK
DECL|SUPC_SMMR_SMSMPL_CSM|macro|SUPC_SMMR_SMSMPL_CSM
DECL|SUPC_SMMR_SMSMPL_Msk|macro|SUPC_SMMR_SMSMPL_Msk
DECL|SUPC_SMMR_SMSMPL_Pos|macro|SUPC_SMMR_SMSMPL_Pos
DECL|SUPC_SMMR_SMSMPL_SMD|macro|SUPC_SMMR_SMSMPL_SMD
DECL|SUPC_SMMR_SMSMPL|macro|SUPC_SMMR_SMSMPL
DECL|SUPC_SMMR_SMTH_Msk|macro|SUPC_SMMR_SMTH_Msk
DECL|SUPC_SMMR_SMTH_Pos|macro|SUPC_SMMR_SMTH_Pos
DECL|SUPC_SMMR_SMTH|macro|SUPC_SMMR_SMTH
DECL|SUPC_SMMR|member|__IO uint32_t SUPC_SMMR; /**< \brief (Supc Offset: 0x04) Supply Controller Supply Monitor Mode Register */
DECL|SUPC_SR_BODRSTS_NO|macro|SUPC_SR_BODRSTS_NO
DECL|SUPC_SR_BODRSTS_PRESENT|macro|SUPC_SR_BODRSTS_PRESENT
DECL|SUPC_SR_BODRSTS|macro|SUPC_SR_BODRSTS
DECL|SUPC_SR_LPDBCS0_NO|macro|SUPC_SR_LPDBCS0_NO
DECL|SUPC_SR_LPDBCS0_PRESENT|macro|SUPC_SR_LPDBCS0_PRESENT
DECL|SUPC_SR_LPDBCS0|macro|SUPC_SR_LPDBCS0
DECL|SUPC_SR_LPDBCS1_NO|macro|SUPC_SR_LPDBCS1_NO
DECL|SUPC_SR_LPDBCS1_PRESENT|macro|SUPC_SR_LPDBCS1_PRESENT
DECL|SUPC_SR_LPDBCS1|macro|SUPC_SR_LPDBCS1
DECL|SUPC_SR_OSCSEL_CRYST|macro|SUPC_SR_OSCSEL_CRYST
DECL|SUPC_SR_OSCSEL_RC|macro|SUPC_SR_OSCSEL_RC
DECL|SUPC_SR_OSCSEL|macro|SUPC_SR_OSCSEL
DECL|SUPC_SR_SMOS_HIGH|macro|SUPC_SR_SMOS_HIGH
DECL|SUPC_SR_SMOS_LOW|macro|SUPC_SR_SMOS_LOW
DECL|SUPC_SR_SMOS|macro|SUPC_SR_SMOS
DECL|SUPC_SR_SMRSTS_NO|macro|SUPC_SR_SMRSTS_NO
DECL|SUPC_SR_SMRSTS_PRESENT|macro|SUPC_SR_SMRSTS_PRESENT
DECL|SUPC_SR_SMRSTS|macro|SUPC_SR_SMRSTS
DECL|SUPC_SR_SMS_NO|macro|SUPC_SR_SMS_NO
DECL|SUPC_SR_SMS_PRESENT|macro|SUPC_SR_SMS_PRESENT
DECL|SUPC_SR_SMS|macro|SUPC_SR_SMS
DECL|SUPC_SR_SMWS_NO|macro|SUPC_SR_SMWS_NO
DECL|SUPC_SR_SMWS_PRESENT|macro|SUPC_SR_SMWS_PRESENT
DECL|SUPC_SR_SMWS|macro|SUPC_SR_SMWS
DECL|SUPC_SR_WKUPIS0_DIS|macro|SUPC_SR_WKUPIS0_DIS
DECL|SUPC_SR_WKUPIS0_EN|macro|SUPC_SR_WKUPIS0_EN
DECL|SUPC_SR_WKUPIS0|macro|SUPC_SR_WKUPIS0
DECL|SUPC_SR_WKUPIS10_DIS|macro|SUPC_SR_WKUPIS10_DIS
DECL|SUPC_SR_WKUPIS10_EN|macro|SUPC_SR_WKUPIS10_EN
DECL|SUPC_SR_WKUPIS10|macro|SUPC_SR_WKUPIS10
DECL|SUPC_SR_WKUPIS11_DIS|macro|SUPC_SR_WKUPIS11_DIS
DECL|SUPC_SR_WKUPIS11_EN|macro|SUPC_SR_WKUPIS11_EN
DECL|SUPC_SR_WKUPIS11|macro|SUPC_SR_WKUPIS11
DECL|SUPC_SR_WKUPIS12_DIS|macro|SUPC_SR_WKUPIS12_DIS
DECL|SUPC_SR_WKUPIS12_EN|macro|SUPC_SR_WKUPIS12_EN
DECL|SUPC_SR_WKUPIS12|macro|SUPC_SR_WKUPIS12
DECL|SUPC_SR_WKUPIS13_DIS|macro|SUPC_SR_WKUPIS13_DIS
DECL|SUPC_SR_WKUPIS13_EN|macro|SUPC_SR_WKUPIS13_EN
DECL|SUPC_SR_WKUPIS13|macro|SUPC_SR_WKUPIS13
DECL|SUPC_SR_WKUPIS14_DIS|macro|SUPC_SR_WKUPIS14_DIS
DECL|SUPC_SR_WKUPIS14_EN|macro|SUPC_SR_WKUPIS14_EN
DECL|SUPC_SR_WKUPIS14|macro|SUPC_SR_WKUPIS14
DECL|SUPC_SR_WKUPIS15_DIS|macro|SUPC_SR_WKUPIS15_DIS
DECL|SUPC_SR_WKUPIS15_EN|macro|SUPC_SR_WKUPIS15_EN
DECL|SUPC_SR_WKUPIS15|macro|SUPC_SR_WKUPIS15
DECL|SUPC_SR_WKUPIS1_DIS|macro|SUPC_SR_WKUPIS1_DIS
DECL|SUPC_SR_WKUPIS1_EN|macro|SUPC_SR_WKUPIS1_EN
DECL|SUPC_SR_WKUPIS1|macro|SUPC_SR_WKUPIS1
DECL|SUPC_SR_WKUPIS2_DIS|macro|SUPC_SR_WKUPIS2_DIS
DECL|SUPC_SR_WKUPIS2_EN|macro|SUPC_SR_WKUPIS2_EN
DECL|SUPC_SR_WKUPIS2|macro|SUPC_SR_WKUPIS2
DECL|SUPC_SR_WKUPIS3_DIS|macro|SUPC_SR_WKUPIS3_DIS
DECL|SUPC_SR_WKUPIS3_EN|macro|SUPC_SR_WKUPIS3_EN
DECL|SUPC_SR_WKUPIS3|macro|SUPC_SR_WKUPIS3
DECL|SUPC_SR_WKUPIS4_DIS|macro|SUPC_SR_WKUPIS4_DIS
DECL|SUPC_SR_WKUPIS4_EN|macro|SUPC_SR_WKUPIS4_EN
DECL|SUPC_SR_WKUPIS4|macro|SUPC_SR_WKUPIS4
DECL|SUPC_SR_WKUPIS5_DIS|macro|SUPC_SR_WKUPIS5_DIS
DECL|SUPC_SR_WKUPIS5_EN|macro|SUPC_SR_WKUPIS5_EN
DECL|SUPC_SR_WKUPIS5|macro|SUPC_SR_WKUPIS5
DECL|SUPC_SR_WKUPIS6_DIS|macro|SUPC_SR_WKUPIS6_DIS
DECL|SUPC_SR_WKUPIS6_EN|macro|SUPC_SR_WKUPIS6_EN
DECL|SUPC_SR_WKUPIS6|macro|SUPC_SR_WKUPIS6
DECL|SUPC_SR_WKUPIS7_DIS|macro|SUPC_SR_WKUPIS7_DIS
DECL|SUPC_SR_WKUPIS7_EN|macro|SUPC_SR_WKUPIS7_EN
DECL|SUPC_SR_WKUPIS7|macro|SUPC_SR_WKUPIS7
DECL|SUPC_SR_WKUPIS8_DIS|macro|SUPC_SR_WKUPIS8_DIS
DECL|SUPC_SR_WKUPIS8_EN|macro|SUPC_SR_WKUPIS8_EN
DECL|SUPC_SR_WKUPIS8|macro|SUPC_SR_WKUPIS8
DECL|SUPC_SR_WKUPIS9_DIS|macro|SUPC_SR_WKUPIS9_DIS
DECL|SUPC_SR_WKUPIS9_EN|macro|SUPC_SR_WKUPIS9_EN
DECL|SUPC_SR_WKUPIS9|macro|SUPC_SR_WKUPIS9
DECL|SUPC_SR_WKUPS_NO|macro|SUPC_SR_WKUPS_NO
DECL|SUPC_SR_WKUPS_PRESENT|macro|SUPC_SR_WKUPS_PRESENT
DECL|SUPC_SR_WKUPS|macro|SUPC_SR_WKUPS
DECL|SUPC_SR|member|__I uint32_t SUPC_SR; /**< \brief (Supc Offset: 0x14) Supply Controller Status Register */
DECL|SUPC_WUIR_WKUPEN0_DISABLE|macro|SUPC_WUIR_WKUPEN0_DISABLE
DECL|SUPC_WUIR_WKUPEN0_ENABLE|macro|SUPC_WUIR_WKUPEN0_ENABLE
DECL|SUPC_WUIR_WKUPEN0|macro|SUPC_WUIR_WKUPEN0
DECL|SUPC_WUIR_WKUPEN10_DISABLE|macro|SUPC_WUIR_WKUPEN10_DISABLE
DECL|SUPC_WUIR_WKUPEN10_ENABLE|macro|SUPC_WUIR_WKUPEN10_ENABLE
DECL|SUPC_WUIR_WKUPEN10|macro|SUPC_WUIR_WKUPEN10
DECL|SUPC_WUIR_WKUPEN11_DISABLE|macro|SUPC_WUIR_WKUPEN11_DISABLE
DECL|SUPC_WUIR_WKUPEN11_ENABLE|macro|SUPC_WUIR_WKUPEN11_ENABLE
DECL|SUPC_WUIR_WKUPEN11|macro|SUPC_WUIR_WKUPEN11
DECL|SUPC_WUIR_WKUPEN12_DISABLE|macro|SUPC_WUIR_WKUPEN12_DISABLE
DECL|SUPC_WUIR_WKUPEN12_ENABLE|macro|SUPC_WUIR_WKUPEN12_ENABLE
DECL|SUPC_WUIR_WKUPEN12|macro|SUPC_WUIR_WKUPEN12
DECL|SUPC_WUIR_WKUPEN13_DISABLE|macro|SUPC_WUIR_WKUPEN13_DISABLE
DECL|SUPC_WUIR_WKUPEN13_ENABLE|macro|SUPC_WUIR_WKUPEN13_ENABLE
DECL|SUPC_WUIR_WKUPEN13|macro|SUPC_WUIR_WKUPEN13
DECL|SUPC_WUIR_WKUPEN14_DISABLE|macro|SUPC_WUIR_WKUPEN14_DISABLE
DECL|SUPC_WUIR_WKUPEN14_ENABLE|macro|SUPC_WUIR_WKUPEN14_ENABLE
DECL|SUPC_WUIR_WKUPEN14|macro|SUPC_WUIR_WKUPEN14
DECL|SUPC_WUIR_WKUPEN15_DISABLE|macro|SUPC_WUIR_WKUPEN15_DISABLE
DECL|SUPC_WUIR_WKUPEN15_ENABLE|macro|SUPC_WUIR_WKUPEN15_ENABLE
DECL|SUPC_WUIR_WKUPEN15|macro|SUPC_WUIR_WKUPEN15
DECL|SUPC_WUIR_WKUPEN1_DISABLE|macro|SUPC_WUIR_WKUPEN1_DISABLE
DECL|SUPC_WUIR_WKUPEN1_ENABLE|macro|SUPC_WUIR_WKUPEN1_ENABLE
DECL|SUPC_WUIR_WKUPEN1|macro|SUPC_WUIR_WKUPEN1
DECL|SUPC_WUIR_WKUPEN2_DISABLE|macro|SUPC_WUIR_WKUPEN2_DISABLE
DECL|SUPC_WUIR_WKUPEN2_ENABLE|macro|SUPC_WUIR_WKUPEN2_ENABLE
DECL|SUPC_WUIR_WKUPEN2|macro|SUPC_WUIR_WKUPEN2
DECL|SUPC_WUIR_WKUPEN3_DISABLE|macro|SUPC_WUIR_WKUPEN3_DISABLE
DECL|SUPC_WUIR_WKUPEN3_ENABLE|macro|SUPC_WUIR_WKUPEN3_ENABLE
DECL|SUPC_WUIR_WKUPEN3|macro|SUPC_WUIR_WKUPEN3
DECL|SUPC_WUIR_WKUPEN4_DISABLE|macro|SUPC_WUIR_WKUPEN4_DISABLE
DECL|SUPC_WUIR_WKUPEN4_ENABLE|macro|SUPC_WUIR_WKUPEN4_ENABLE
DECL|SUPC_WUIR_WKUPEN4|macro|SUPC_WUIR_WKUPEN4
DECL|SUPC_WUIR_WKUPEN5_DISABLE|macro|SUPC_WUIR_WKUPEN5_DISABLE
DECL|SUPC_WUIR_WKUPEN5_ENABLE|macro|SUPC_WUIR_WKUPEN5_ENABLE
DECL|SUPC_WUIR_WKUPEN5|macro|SUPC_WUIR_WKUPEN5
DECL|SUPC_WUIR_WKUPEN6_DISABLE|macro|SUPC_WUIR_WKUPEN6_DISABLE
DECL|SUPC_WUIR_WKUPEN6_ENABLE|macro|SUPC_WUIR_WKUPEN6_ENABLE
DECL|SUPC_WUIR_WKUPEN6|macro|SUPC_WUIR_WKUPEN6
DECL|SUPC_WUIR_WKUPEN7_DISABLE|macro|SUPC_WUIR_WKUPEN7_DISABLE
DECL|SUPC_WUIR_WKUPEN7_ENABLE|macro|SUPC_WUIR_WKUPEN7_ENABLE
DECL|SUPC_WUIR_WKUPEN7|macro|SUPC_WUIR_WKUPEN7
DECL|SUPC_WUIR_WKUPEN8_DISABLE|macro|SUPC_WUIR_WKUPEN8_DISABLE
DECL|SUPC_WUIR_WKUPEN8_ENABLE|macro|SUPC_WUIR_WKUPEN8_ENABLE
DECL|SUPC_WUIR_WKUPEN8|macro|SUPC_WUIR_WKUPEN8
DECL|SUPC_WUIR_WKUPEN9_DISABLE|macro|SUPC_WUIR_WKUPEN9_DISABLE
DECL|SUPC_WUIR_WKUPEN9_ENABLE|macro|SUPC_WUIR_WKUPEN9_ENABLE
DECL|SUPC_WUIR_WKUPEN9|macro|SUPC_WUIR_WKUPEN9
DECL|SUPC_WUIR_WKUPT0_HIGH|macro|SUPC_WUIR_WKUPT0_HIGH
DECL|SUPC_WUIR_WKUPT0_LOW|macro|SUPC_WUIR_WKUPT0_LOW
DECL|SUPC_WUIR_WKUPT0|macro|SUPC_WUIR_WKUPT0
DECL|SUPC_WUIR_WKUPT10_HIGH|macro|SUPC_WUIR_WKUPT10_HIGH
DECL|SUPC_WUIR_WKUPT10_LOW|macro|SUPC_WUIR_WKUPT10_LOW
DECL|SUPC_WUIR_WKUPT10|macro|SUPC_WUIR_WKUPT10
DECL|SUPC_WUIR_WKUPT11_HIGH|macro|SUPC_WUIR_WKUPT11_HIGH
DECL|SUPC_WUIR_WKUPT11_LOW|macro|SUPC_WUIR_WKUPT11_LOW
DECL|SUPC_WUIR_WKUPT11|macro|SUPC_WUIR_WKUPT11
DECL|SUPC_WUIR_WKUPT12_HIGH|macro|SUPC_WUIR_WKUPT12_HIGH
DECL|SUPC_WUIR_WKUPT12_LOW|macro|SUPC_WUIR_WKUPT12_LOW
DECL|SUPC_WUIR_WKUPT12|macro|SUPC_WUIR_WKUPT12
DECL|SUPC_WUIR_WKUPT13_HIGH|macro|SUPC_WUIR_WKUPT13_HIGH
DECL|SUPC_WUIR_WKUPT13_LOW|macro|SUPC_WUIR_WKUPT13_LOW
DECL|SUPC_WUIR_WKUPT13|macro|SUPC_WUIR_WKUPT13
DECL|SUPC_WUIR_WKUPT14_HIGH|macro|SUPC_WUIR_WKUPT14_HIGH
DECL|SUPC_WUIR_WKUPT14_LOW|macro|SUPC_WUIR_WKUPT14_LOW
DECL|SUPC_WUIR_WKUPT14|macro|SUPC_WUIR_WKUPT14
DECL|SUPC_WUIR_WKUPT15_HIGH|macro|SUPC_WUIR_WKUPT15_HIGH
DECL|SUPC_WUIR_WKUPT15_LOW|macro|SUPC_WUIR_WKUPT15_LOW
DECL|SUPC_WUIR_WKUPT15|macro|SUPC_WUIR_WKUPT15
DECL|SUPC_WUIR_WKUPT1_HIGH|macro|SUPC_WUIR_WKUPT1_HIGH
DECL|SUPC_WUIR_WKUPT1_LOW|macro|SUPC_WUIR_WKUPT1_LOW
DECL|SUPC_WUIR_WKUPT1|macro|SUPC_WUIR_WKUPT1
DECL|SUPC_WUIR_WKUPT2_HIGH|macro|SUPC_WUIR_WKUPT2_HIGH
DECL|SUPC_WUIR_WKUPT2_LOW|macro|SUPC_WUIR_WKUPT2_LOW
DECL|SUPC_WUIR_WKUPT2|macro|SUPC_WUIR_WKUPT2
DECL|SUPC_WUIR_WKUPT3_HIGH|macro|SUPC_WUIR_WKUPT3_HIGH
DECL|SUPC_WUIR_WKUPT3_LOW|macro|SUPC_WUIR_WKUPT3_LOW
DECL|SUPC_WUIR_WKUPT3|macro|SUPC_WUIR_WKUPT3
DECL|SUPC_WUIR_WKUPT4_HIGH|macro|SUPC_WUIR_WKUPT4_HIGH
DECL|SUPC_WUIR_WKUPT4_LOW|macro|SUPC_WUIR_WKUPT4_LOW
DECL|SUPC_WUIR_WKUPT4|macro|SUPC_WUIR_WKUPT4
DECL|SUPC_WUIR_WKUPT5_HIGH|macro|SUPC_WUIR_WKUPT5_HIGH
DECL|SUPC_WUIR_WKUPT5_LOW|macro|SUPC_WUIR_WKUPT5_LOW
DECL|SUPC_WUIR_WKUPT5|macro|SUPC_WUIR_WKUPT5
DECL|SUPC_WUIR_WKUPT6_HIGH|macro|SUPC_WUIR_WKUPT6_HIGH
DECL|SUPC_WUIR_WKUPT6_LOW|macro|SUPC_WUIR_WKUPT6_LOW
DECL|SUPC_WUIR_WKUPT6|macro|SUPC_WUIR_WKUPT6
DECL|SUPC_WUIR_WKUPT7_HIGH|macro|SUPC_WUIR_WKUPT7_HIGH
DECL|SUPC_WUIR_WKUPT7_LOW|macro|SUPC_WUIR_WKUPT7_LOW
DECL|SUPC_WUIR_WKUPT7|macro|SUPC_WUIR_WKUPT7
DECL|SUPC_WUIR_WKUPT8_HIGH|macro|SUPC_WUIR_WKUPT8_HIGH
DECL|SUPC_WUIR_WKUPT8_LOW|macro|SUPC_WUIR_WKUPT8_LOW
DECL|SUPC_WUIR_WKUPT8|macro|SUPC_WUIR_WKUPT8
DECL|SUPC_WUIR_WKUPT9_HIGH|macro|SUPC_WUIR_WKUPT9_HIGH
DECL|SUPC_WUIR_WKUPT9_LOW|macro|SUPC_WUIR_WKUPT9_LOW
DECL|SUPC_WUIR_WKUPT9|macro|SUPC_WUIR_WKUPT9
DECL|SUPC_WUIR|member|__IO uint32_t SUPC_WUIR; /**< \brief (Supc Offset: 0x10) Supply Controller Wake-up Inputs Register */
DECL|SUPC_WUMR_LPDBCCLR_ENABLE|macro|SUPC_WUMR_LPDBCCLR_ENABLE
DECL|SUPC_WUMR_LPDBCCLR_NOT_ENABLE|macro|SUPC_WUMR_LPDBCCLR_NOT_ENABLE
DECL|SUPC_WUMR_LPDBCCLR|macro|SUPC_WUMR_LPDBCCLR
DECL|SUPC_WUMR_LPDBCEN0_ENABLE|macro|SUPC_WUMR_LPDBCEN0_ENABLE
DECL|SUPC_WUMR_LPDBCEN0_NOT_ENABLE|macro|SUPC_WUMR_LPDBCEN0_NOT_ENABLE
DECL|SUPC_WUMR_LPDBCEN0|macro|SUPC_WUMR_LPDBCEN0
DECL|SUPC_WUMR_LPDBCEN1_ENABLE|macro|SUPC_WUMR_LPDBCEN1_ENABLE
DECL|SUPC_WUMR_LPDBCEN1_NOT_ENABLE|macro|SUPC_WUMR_LPDBCEN1_NOT_ENABLE
DECL|SUPC_WUMR_LPDBCEN1|macro|SUPC_WUMR_LPDBCEN1
DECL|SUPC_WUMR_LPDBC_2_RTCOUT0|macro|SUPC_WUMR_LPDBC_2_RTCOUT0
DECL|SUPC_WUMR_LPDBC_3_RTCOUT0|macro|SUPC_WUMR_LPDBC_3_RTCOUT0
DECL|SUPC_WUMR_LPDBC_4_RTCOUT0|macro|SUPC_WUMR_LPDBC_4_RTCOUT0
DECL|SUPC_WUMR_LPDBC_5_RTCOUT0|macro|SUPC_WUMR_LPDBC_5_RTCOUT0
DECL|SUPC_WUMR_LPDBC_6_RTCOUT0|macro|SUPC_WUMR_LPDBC_6_RTCOUT0
DECL|SUPC_WUMR_LPDBC_7_RTCOUT0|macro|SUPC_WUMR_LPDBC_7_RTCOUT0
DECL|SUPC_WUMR_LPDBC_8_RTCOUT0|macro|SUPC_WUMR_LPDBC_8_RTCOUT0
DECL|SUPC_WUMR_LPDBC_DISABLE|macro|SUPC_WUMR_LPDBC_DISABLE
DECL|SUPC_WUMR_LPDBC_Msk|macro|SUPC_WUMR_LPDBC_Msk
DECL|SUPC_WUMR_LPDBC_Pos|macro|SUPC_WUMR_LPDBC_Pos
DECL|SUPC_WUMR_LPDBC|macro|SUPC_WUMR_LPDBC
DECL|SUPC_WUMR_RTCEN_ENABLE|macro|SUPC_WUMR_RTCEN_ENABLE
DECL|SUPC_WUMR_RTCEN_NOT_ENABLE|macro|SUPC_WUMR_RTCEN_NOT_ENABLE
DECL|SUPC_WUMR_RTCEN|macro|SUPC_WUMR_RTCEN
DECL|SUPC_WUMR_RTTEN_ENABLE|macro|SUPC_WUMR_RTTEN_ENABLE
DECL|SUPC_WUMR_RTTEN_NOT_ENABLE|macro|SUPC_WUMR_RTTEN_NOT_ENABLE
DECL|SUPC_WUMR_RTTEN|macro|SUPC_WUMR_RTTEN
DECL|SUPC_WUMR_SMEN_ENABLE|macro|SUPC_WUMR_SMEN_ENABLE
DECL|SUPC_WUMR_SMEN_NOT_ENABLE|macro|SUPC_WUMR_SMEN_NOT_ENABLE
DECL|SUPC_WUMR_SMEN|macro|SUPC_WUMR_SMEN
DECL|SUPC_WUMR_WKUPDBC_32768_SCLK|macro|SUPC_WUMR_WKUPDBC_32768_SCLK
DECL|SUPC_WUMR_WKUPDBC_32_SCLK|macro|SUPC_WUMR_WKUPDBC_32_SCLK
DECL|SUPC_WUMR_WKUPDBC_3_SCLK|macro|SUPC_WUMR_WKUPDBC_3_SCLK
DECL|SUPC_WUMR_WKUPDBC_4096_SCLK|macro|SUPC_WUMR_WKUPDBC_4096_SCLK
DECL|SUPC_WUMR_WKUPDBC_512_SCLK|macro|SUPC_WUMR_WKUPDBC_512_SCLK
DECL|SUPC_WUMR_WKUPDBC_IMMEDIATE|macro|SUPC_WUMR_WKUPDBC_IMMEDIATE
DECL|SUPC_WUMR_WKUPDBC_Msk|macro|SUPC_WUMR_WKUPDBC_Msk
DECL|SUPC_WUMR_WKUPDBC_Pos|macro|SUPC_WUMR_WKUPDBC_Pos
DECL|SUPC_WUMR_WKUPDBC|macro|SUPC_WUMR_WKUPDBC
DECL|SUPC_WUMR|member|__IO uint32_t SUPC_WUMR; /**< \brief (Supc Offset: 0x0C) Supply Controller Wake-up Mode Register */
DECL|Supc|typedef|} Supc;
DECL|_SAM4S_SUPC_COMPONENT_|macro|_SAM4S_SUPC_COMPONENT_
