<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element FE_AD4020_Left
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element FE_AD4020_Right
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_AD5791_v1_Left
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element FE_AD5791_v1_Right
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_AD7768_v1_0
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_0
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_1
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_10
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_11
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_12
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_13
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_14
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_15
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_2
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_3
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_4
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_5
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_6
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_7
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_8
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_FPGA_Microphone_Encoder_Decoder_9
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FE_Qsys_AD1939_Audio_Blade_v1_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element arria10_hps_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element axi_clk_bridge
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_1
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_AD1939_ABCLK
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_AD1939_ALRCLK
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element emif_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element emif_a10_hps_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element mm_clock_crossing_bridge_0
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mm_clock_crossing_bridge_0.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element mux_ddr_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mux_ddr_0.altera_axi_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element pll_using_AD1939_MCLK
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element som_config
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element som_config.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "1163264";
         type = "String";
      }
   }
   element som_system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element som_system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element som_system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element som_system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element som_system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element ur_ear_fpga_sim_0
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10AS066H2F34I1HG" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="1" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="A10SoM_System.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="ad1939_abclk"
   internal="clk_AD1939_ABCLK.clk_in"
   type="clock"
   dir="end" />
 <interface
   name="ad1939_alrclk"
   internal="clk_AD1939_ALRCLK.clk_in"
   type="clock"
   dir="end" />
 <interface
   name="ad1939_mclk"
   internal="pll_using_AD1939_MCLK.refclk"
   type="clock"
   dir="end" />
 <interface
   name="ad1939_physical"
   internal="FE_Qsys_AD1939_Audio_Blade_v1_0.connect_to_AD1939"
   type="conduit"
   dir="end" />
 <interface
   name="ad4020_left_physical"
   internal="FE_AD4020_Left.connect_to_ad4020"
   type="conduit"
   dir="end" />
 <interface
   name="ad4020_right_physical"
   internal="FE_AD4020_Right.connect_to_ad4020"
   type="conduit"
   dir="end" />
 <interface
   name="ad5791_left_physical"
   internal="FE_AD5791_v1_Left.connect_to_AD5791"
   type="conduit"
   dir="end" />
 <interface
   name="ad5791_right_physical"
   internal="FE_AD5791_v1_Right.connect_to_AD5791"
   type="conduit"
   dir="end" />
 <interface
   name="ad7768_physical"
   internal="FE_AD7768_v1_0.AD7768_physical"
   type="conduit"
   dir="end" />
 <interface
   name="addr_sel_in"
   internal="mux_ddr_0.addr_sel_pio"
   type="conduit"
   dir="end" />
 <interface name="arria10_hps_0_i2c0_clk" internal="arria10_hps_0.i2c0_clk" />
 <interface name="arria10_hps_0_spim1" internal="arria10_hps_0.spim1" />
 <interface
   name="arria10_hps_0_spim1_sclk_out"
   internal="arria10_hps_0.spim1_sclk_out" />
 <interface
   name="axi_clk_bridge_in_clk"
   internal="axi_clk_bridge.in_clk"
   type="clock"
   dir="end" />
 <interface name="clk_100" internal="clk_1.clk_in" type="clock" dir="end" />
 <interface
   name="ddr_ref_clk"
   internal="emif_a10_hps_0.pll_ref_clk_clock_sink"
   type="clock"
   dir="end" />
 <interface
   name="emif_0_global_reset_n"
   internal="emif_0.global_reset_n"
   type="reset"
   dir="end" />
 <interface name="emif_0_mem" internal="emif_0.mem" type="conduit" dir="end" />
 <interface name="emif_0_oct" internal="emif_0.oct" type="conduit" dir="end" />
 <interface
   name="emif_0_pll_extra_clk_0"
   internal="emif_0.pll_extra_clk_0_conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="emif_0_pll_locked"
   internal="emif_0.pll_locked_conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="emif_0_pll_ref_clk"
   internal="emif_0.pll_ref_clk"
   type="clock"
   dir="end" />
 <interface
   name="emif_0_status"
   internal="emif_0.status"
   type="conduit"
   dir="end" />
 <interface
   name="emif_a10_hps_0_global_reset_reset_sink"
   internal="emif_a10_hps_0.global_reset_reset_sink"
   type="reset"
   dir="end" />
 <interface
   name="hps_0_h2f_reset"
   internal="arria10_hps_0.h2f_cold_reset"
   type="reset"
   dir="start" />
 <interface name="hps_i2c0" internal="arria10_hps_0.i2c0" />
 <interface name="hps_i2c0_scl_in" internal="arria10_hps_0.i2c0_scl_in" />
 <interface
   name="hps_i2c1"
   internal="arria10_hps_0.i2c1"
   type="conduit"
   dir="end" />
 <interface
   name="hps_i2c1_clk"
   internal="arria10_hps_0.i2c1_clk"
   type="clock"
   dir="start" />
 <interface
   name="hps_i2c1_scl_in"
   internal="arria10_hps_0.i2c1_scl_in"
   type="clock"
   dir="end" />
 <interface
   name="hps_io"
   internal="arria10_hps_0.hps_io"
   type="conduit"
   dir="end" />
 <interface
   name="hps_spim0"
   internal="arria10_hps_0.spim0"
   type="conduit"
   dir="end" />
 <interface
   name="hps_spim0_sclk_out"
   internal="arria10_hps_0.spim0_sclk_out"
   type="clock"
   dir="start" />
 <interface name="hsa_in_clk" internal="pll_using_AD1939_MCLK.outclk6" />
 <interface name="hsa_out_clk" internal="pll_using_AD1939_MCLK.outclk5" />
 <interface
   name="mclk_pll_locked"
   internal="pll_using_AD1939_MCLK.locked"
   type="conduit"
   dir="end" />
 <interface
   name="mem"
   internal="emif_a10_hps_0.mem_conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array0_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_0.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array0_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_0.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array10_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_10.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array10_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_10.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array11_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_11.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array11_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_11.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array12_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_12.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array12_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_12.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array13_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_13.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array13_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_13.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array14_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_14.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array14_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_14.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array15_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_15.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array15_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_15.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array1_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_1.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array1_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_1.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array2_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_2.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array2_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_2.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array3_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_3.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array3_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_3.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array4_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_4.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array4_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_4.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array5_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_5.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array5_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_5.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array6_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_6.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array6_physical_1"
   internal="FE_FPGA_Microphone_Encoder_Decoder_6.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array7_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_7.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array7_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_7.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array8_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_8.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array8_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_8.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array9_control"
   internal="FE_FPGA_Microphone_Encoder_Decoder_9.control_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="mic_array9_physical"
   internal="FE_FPGA_Microphone_Encoder_Decoder_9.RJ45_Interface"
   type="conduit"
   dir="end" />
 <interface
   name="oct"
   internal="emif_a10_hps_0.oct_conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="pll_using_ad1939_mclk_outclk7"
   internal="pll_using_AD1939_MCLK.outclk7" />
 <interface name="reset" internal="clk_1.clk_in_reset" type="reset" dir="end" />
 <interface
   name="som_config_pio"
   internal="som_config.external_connection"
   type="conduit"
   dir="end" />
 <module name="FE_AD4020_Left" kind="FE_AD4020" version="1.0" enabled="1">
  <parameter name="input_clk_freq" value="71000000" />
 </module>
 <module name="FE_AD4020_Right" kind="FE_AD4020" version="1.0" enabled="1">
  <parameter name="input_clk_freq" value="71000000" />
 </module>
 <module
   name="FE_AD5791_v1_Left"
   kind="FE_AD5791_v1"
   version="1.0"
   enabled="1" />
 <module
   name="FE_AD5791_v1_Right"
   kind="FE_AD5791_v1"
   version="1.0"
   enabled="1" />
 <module name="FE_AD7768_v1_0" kind="FE_AD7768_v1" version="1.0" enabled="1">
  <parameter name="n_channels" value="4" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_0"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_1"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_10"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_11"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_12"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_13"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_14"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_15"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_2"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_3"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_4"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_5"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_6"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_7"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_8"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_FPGA_Microphone_Encoder_Decoder_9"
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   enabled="1">
  <parameter name="avalon_data_width" value="32" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="ch_width" value="4" />
  <parameter name="mic_data_width" value="24" />
  <parameter name="n_mics" value="16" />
  <parameter name="rgb_data_width" value="16" />
 </module>
 <module
   name="FE_Qsys_AD1939_Audio_Blade_v1_0"
   kind="FE_Qsys_AD1939_Audio_Blade_v1"
   version="1.0"
   enabled="1" />
 <module
   name="arria10_hps_0"
   kind="altera_arria10_hps"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOOT_FROM_FPGA_Enable" value="false" />
  <parameter name="BSEL" value="1" />
  <parameter name="BSEL_EN" value="false" />
  <parameter name="CLK_EMACA_SOURCE" value="1" />
  <parameter name="CLK_EMACB_SOURCE" value="1" />
  <parameter name="CLK_EMAC_PTP_SOURCE" value="1" />
  <parameter name="CLK_GPIO_SOURCE" value="1" />
  <parameter name="CLK_HMC_PLL_SOURCE" value="0" />
  <parameter name="CLK_MAIN_PLL_SOURCE2" value="0" />
  <parameter name="CLK_MPU_CNT" value="0" />
  <parameter name="CLK_MPU_SOURCE" value="0" />
  <parameter name="CLK_NOC_CNT" value="0" />
  <parameter name="CLK_NOC_SOURCE" value="0" />
  <parameter name="CLK_PERI_PLL_SOURCE2" value="0" />
  <parameter name="CLK_S2F_USER0_SOURCE" value="0" />
  <parameter name="CLK_S2F_USER1_SOURCE" value="0" />
  <parameter name="CLK_SDMMC_SOURCE" value="0" />
  <parameter name="CM_Mode" value="N/A" />
  <parameter name="CM_PinMuxing" value="Unused" />
  <parameter name="CTI_Enable" value="false" />
  <parameter name="CUSTOM_MPU_CLK" value="800" />
  <parameter name="DEBUG_APB_Enable" value="false" />
  <parameter name="DISABLE_PERI_PLL" value="false" />
  <parameter name="DMA_Enable">No,No,No,No,No,No,No,No</parameter>
  <parameter name="EMAC0_CLK" value="250" />
  <parameter name="EMAC0_Mode" value="N/A" />
  <parameter name="EMAC0_PTP" value="false" />
  <parameter name="EMAC0_PinMuxing" value="Unused" />
  <parameter name="EMAC0_SWITCH_Enable" value="false" />
  <parameter name="EMAC1_CLK" value="250" />
  <parameter name="EMAC1_Mode" value="RGMII_with_MDIO" />
  <parameter name="EMAC1_PTP" value="false" />
  <parameter name="EMAC1_PinMuxing" value="IO" />
  <parameter name="EMAC1_SWITCH_Enable" value="false" />
  <parameter name="EMAC2_CLK" value="250" />
  <parameter name="EMAC2_Mode" value="N/A" />
  <parameter name="EMAC2_PTP" value="false" />
  <parameter name="EMAC2_PinMuxing" value="Unused" />
  <parameter name="EMAC2_SWITCH_Enable" value="false" />
  <parameter name="EMAC_PTP_REF_CLK" value="100" />
  <parameter name="EMIF_BYPASS_CHECK" value="false" />
  <parameter name="EMIF_CONDUIT_Enable" value="true" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="F2H_COLD_RST_Enable" value="false" />
  <parameter name="F2H_DBG_RST_Enable" value="false" />
  <parameter name="F2H_FREE_CLK_Enable" value="false" />
  <parameter name="F2H_FREE_CLK_FREQ" value="200" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="F2H_WARM_RST_Enable" value="false" />
  <parameter name="F2SDRAM0_ENABLED" value="true" />
  <parameter name="F2SDRAM1_ENABLED" value="false" />
  <parameter name="F2SDRAM2_DELAY" value="4" />
  <parameter name="F2SDRAM2_ENABLED" value="false" />
  <parameter name="F2SDRAM_ADDRESS_WIDTH" value="32" />
  <parameter name="F2SDRAM_PORT_CONFIG" value="6" />
  <parameter name="F2SDRAM_READY_LATENCY" value="true" />
  <parameter name="F2SINTERRUPT_Enable" value="true" />
  <parameter name="F2S_Width" value="6" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN" value="100" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="0" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT" value="100" />
  <parameter name="GPIO_REF_CLK" value="4" />
  <parameter name="GP_Enable" value="false" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="0" />
  <parameter name="H2F_COLD_RST_Enable" value="true" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="H2F_PENDING_RST_Enable" value="false" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="H2F_USER0_CLK_Enable" value="true" />
  <parameter name="H2F_USER0_CLK_FREQ" value="100" />
  <parameter name="H2F_USER1_CLK_Enable" value="false" />
  <parameter name="H2F_USER1_CLK_FREQ" value="400" />
  <parameter name="HMC_PLL_REF_CLK" value="800" />
  <parameter name="HPS_DIV_GPIO_FREQ" value="125" />
  <parameter name="HPS_IO_Enable">SDMMC:D0,SDMMC:CMD,SDMMC:CCLK,SDMMC:D1,SDMMC:D2,SDMMC:D3,GPIO,NONE,GPIO,NONE,NONE,NONE,UART1:TX,UART1:RX,GPIO,GPIO,NONE,NONE,I2C0:SDA,I2C0:SCL,GPIO,NONE,MDIO1:MDIO,MDIO1:MDC,NONE,GPIO,USB1:CLK,USB1:STP,USB1:DIR,USB1:DATA0,USB1:DATA1,USB1:NXT,USB1:DATA2,USB1:DATA3,USB1:DATA4,USB1:DATA5,USB1:DATA6,USB1:DATA7,EMAC1:TX_CLK,EMAC1:TX_CTL,EMAC1:RX_CLK,EMAC1:RX_CTL,EMAC1:TXD0,EMAC1:TXD1,EMAC1:RXD0,EMAC1:RXD1,EMAC1:TXD2,EMAC1:TXD3,EMAC1:RXD2,EMAC1:RXD3,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO</parameter>
  <parameter name="I2C0_Mode" value="default" />
  <parameter name="I2C0_PinMuxing" value="IO" />
  <parameter name="I2C1_Mode" value="default" />
  <parameter name="I2C1_PinMuxing" value="FPGA" />
  <parameter name="I2CEMAC0_Mode" value="N/A" />
  <parameter name="I2CEMAC0_PinMuxing" value="Unused" />
  <parameter name="I2CEMAC1_Mode" value="N/A" />
  <parameter name="I2CEMAC1_PinMuxing" value="Unused" />
  <parameter name="I2CEMAC2_Mode" value="N/A" />
  <parameter name="I2CEMAC2_PinMuxing" value="Unused" />
  <parameter name="INTERNAL_OSCILLATOR_ENABLE" value="60" />
  <parameter name="JTAG_Enable" value="false" />
  <parameter name="L3_MAIN_FREE_CLK" value="500" />
  <parameter name="L4_SYS_FREE_CLK" value="1" />
  <parameter name="LWH2F_Enable" value="2" />
  <parameter name="MPU_CLK_VCCL" value="1" />
  <parameter name="MPU_EVENTS_Enable" value="false" />
  <parameter name="NAND_Mode" value="N/A" />
  <parameter name="NAND_PinMuxing" value="Unused" />
  <parameter name="NOCDIV_CS_ATCLK" value="0" />
  <parameter name="NOCDIV_CS_PDBGCLK" value="1" />
  <parameter name="NOCDIV_CS_TRACECLK" value="0" />
  <parameter name="NOCDIV_L4MAINCLK" value="0" />
  <parameter name="NOCDIV_L4MPCLK" value="1" />
  <parameter name="NOCDIV_L4SPCLK" value="2" />
  <parameter name="OVERIDE_PERI_PLL" value="false" />
  <parameter name="PERI_PLL_MANUAL_VCO_FREQ" value="2000" />
  <parameter name="PLL_CLK0" value="Unused" />
  <parameter name="PLL_CLK1" value="Unused" />
  <parameter name="PLL_CLK2" value="Unused" />
  <parameter name="PLL_CLK3" value="Unused" />
  <parameter name="PLL_CLK4" value="Unused" />
  <parameter name="QSPI_Mode" value="N/A" />
  <parameter name="QSPI_PinMuxing" value="Unused" />
  <parameter name="RUN_INTERNAL_BUILD_CHECKS" value="0" />
  <parameter name="S2FINTERRUPT_CLOCKPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_CTI_Enable" value="false" />
  <parameter name="S2FINTERRUPT_DMA_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC2_Enable" value="false" />
  <parameter name="S2FINTERRUPT_FPGAMANAGER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_GPIO_Enable" value="false" />
  <parameter name="S2FINTERRUPT_HMC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2C0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2C1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CEMAC0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CEMAC1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CEMAC2_Enable" value="false" />
  <parameter name="S2FINTERRUPT_L4TIMER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_NAND_Enable" value="false" />
  <parameter name="S2FINTERRUPT_QSPI_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SDMMC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIM0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIM1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIS0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIS1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SYSTEMMANAGER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SYSTIMER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_WATCHDOG_Enable" value="false" />
  <parameter name="S2F_Width" value="6" />
  <parameter name="SDMMC_Mode" value="4-bit" />
  <parameter name="SDMMC_PinMuxing" value="IO" />
  <parameter name="SDMMC_REF_CLK" value="200" />
  <parameter name="SECURITY_MODULE_Enable" value="false" />
  <parameter name="SPIM0_Mode">Single_slave_selects</parameter>
  <parameter name="SPIM0_PinMuxing" value="FPGA" />
  <parameter name="SPIM1_Mode" value="N/A" />
  <parameter name="SPIM1_PinMuxing" value="Unused" />
  <parameter name="SPIS0_Mode" value="N/A" />
  <parameter name="SPIS0_PinMuxing" value="Unused" />
  <parameter name="SPIS1_Mode" value="N/A" />
  <parameter name="SPIS1_PinMuxing" value="Unused" />
  <parameter name="STM_Enable" value="false" />
  <parameter name="TESTIOCTRL_DEBUGCLKSEL" value="16" />
  <parameter name="TESTIOCTRL_MAINCLKSEL" value="8" />
  <parameter name="TESTIOCTRL_PERICLKSEL" value="8" />
  <parameter name="TEST_Enable" value="false" />
  <parameter name="TRACE_Mode" value="N/A" />
  <parameter name="TRACE_PinMuxing" value="Unused" />
  <parameter name="UART0_Mode" value="N/A" />
  <parameter name="UART0_PinMuxing" value="Unused" />
  <parameter name="UART1_Mode" value="No_flow_control" />
  <parameter name="UART1_PinMuxing" value="IO" />
  <parameter name="USB0_Mode" value="N/A" />
  <parameter name="USB0_PinMuxing" value="Unused" />
  <parameter name="USB1_Mode" value="default" />
  <parameter name="USB1_PinMuxing" value="IO" />
  <parameter name="USE_DEFAULT_MPU_CLK" value="false" />
  <parameter name="device_name" value="10AS066H2F34I1HG" />
  <parameter name="eosc1_clk_mhz" value="25.0" />
  <parameter name="quartus_ini_hps_ip_boot_from_fpga_ready" value="false" />
  <parameter name="quartus_ini_hps_ip_enable_a10_advanced_options" value="false" />
  <parameter name="quartus_ini_hps_ip_enable_jtag" value="false" />
  <parameter name="quartus_ini_hps_ip_enable_sdmmc_clk_in" value="false" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter name="quartus_ini_hps_ip_overide_f2sdram_delay" value="false" />
  <parameter name="quartus_ini_hps_ip_override_sdmmc_4bit" value="false" />
 </module>
 <module
   name="axi_clk_bridge"
   kind="altera_clock_bridge"
   version="18.0"
   enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module name="clk_1" kind="clock_source" version="18.0" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="clk_AD1939_ABCLK"
   kind="clock_source"
   version="18.0"
   enabled="1">
  <parameter name="clockFrequency" value="12288000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="clk_AD1939_ALRCLK"
   kind="clock_source"
   version="18.0"
   enabled="1">
  <parameter name="clockFrequency" value="192000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="emif_0" kind="altera_emif" version="18.0" enabled="1">
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0054713984999832" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.00803950907323917" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.171474003509201" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.524260455969802" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.423766651781771" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
     value="0.00682426337929178" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.142200242799049" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="CTRL_DDR3_ADDR_ORDER_ENUM">DDR3_CTRL_ADDR_ORDER_CS_R_B_C</parameter>
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_ADDR_ORDER_ENUM">DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG</parameter>
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_ADDR_ORDER_ENUM">LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C</parameter>
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_RLD3_ADDR_ORDER_ENUM">RLD3_CTRL_ADDR_ORDER_CS_R_B_C</parameter>
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE">FAST_SIM_OVERRIDE_DEFAULT</parameter>
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="DIAG_SOFT_NIOS_MODE">SOFT_NIOS_MODE_DISABLED</parameter>
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_DDR3_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VHDL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_DDR4_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR2_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR4_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD2_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD3_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM">DDR3_ALERT_N_PLACEMENT_AC_LANES</parameter>
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM">DDR3_RTT_NOM_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR3_R_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR3_R_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR3_W_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR3_W_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_AC_PARITY_LATENCY">DDR4_AC_PARITY_LATENCY_DISABLE</parameter>
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM">DDR4_ALERT_N_PLACEMENT_AUTO</parameter>
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="MEM_DDR4_ASR_ENUM">DDR4_ASR_MANUAL_NORMAL</parameter>
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM">DDR4_DB_DRV_STR_RZQ_7</parameter>
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM">DDR4_DB_RTT_NOM_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_DB_RTT_PARK_ENUM">DDR4_DB_RTT_PARK_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM">DDR4_DB_RTT_WR_RZQ_3</parameter>
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_5" />
  <parameter name="MEM_DDR4_FINE_GRANULARITY_REFRESH">DDR4_FINE_REFRESH_FIXED_1X</parameter>
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="false" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT">DDR4_MPR_READ_FORMAT_SERIAL</parameter>
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM">DDR4_RCD_CKE_IBT_100</parameter>
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM">DDR4_RCD_ODT_IBT_100</parameter>
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_5" />
  <parameter name="MEM_DDR4_RTT_PARK">DDR4_RTT_PARK_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_RTT_WR_ENUM">DDR4_RTT_WR_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR4_R_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_R_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="MEM_DDR4_TCL" value="19" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE">DDR4_TEMP_CONTROLLED_RFSH_NORMAL</parameter>
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="MEM_DDR4_TFAW_NS" value="21.0" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE">DDR4_VREFDQ_TRAINING_RANGE_1</parameter>
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="MEM_DDR4_WTCL" value="16" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR4_W_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_W_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="MEM_LPDDR3_DQODT">LPDDR3_DQODT_DISABLE</parameter>
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_LPDDR3_DRV_STR">LPDDR3_DRV_STR_40D_40U</parameter>
  <parameter name="MEM_LPDDR3_PDODT">LPDDR3_PDODT_DISABLED</parameter>
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM">LPDDR3_SPEEDBIN_1600</parameter>
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM">QDR4_OUTPUT_DRIVE_25_PCT</parameter>
  <parameter name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM">QDR4_OUTPUT_DRIVE_25_PCT</parameter>
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_CONFIG_ENUM">RLD2_CONFIG_TRC_8_TRL_8_TWL_9</parameter>
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM">RLD2_DRIVE_IMPEDENCE_INTERNAL_50</parameter>
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM">RLD3_OUTPUT_DRIVE_40</parameter>
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_DDR3_CONFIG_ENUM">CONFIG_PHY_AND_HARD_CTRL</parameter>
  <parameter name="PHY_DDR3_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM">CONFIG_PHY_AND_HARD_CTRL</parameter>
  <parameter name="PHY_DDR4_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM">CONFIG_PHY_AND_HARD_CTRL</parameter>
  <parameter name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM">CONFIG_PHY_AND_SOFT_CTRL</parameter>
  <parameter name="PHY_QDR2_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_QDR4_CONFIG_ENUM">CONFIG_PHY_AND_SOFT_CTRL</parameter>
  <parameter name="PHY_QDR4_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM">CONFIG_PHY_AND_SOFT_CTRL</parameter>
  <parameter name="PHY_RLD2_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="PHY_RLD3_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="1" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="SYS_INFO_UNIQUE_ID">audioblade_system_emif_0</parameter>
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
 </module>
 <module
   name="emif_a10_hps_0"
   kind="altera_emif_a10_hps"
   version="18.0"
   enabled="1">
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.00626847769365872" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.00702600796212221" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.629645021322697" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.629749023117685" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.0" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
     value="0.00702600796212221" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
     value="0.00363630535370237" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="CTRL_DDR3_ADDR_ORDER_ENUM">DDR3_CTRL_ADDR_ORDER_CS_R_B_C</parameter>
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_ST</parameter>
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_ADDR_ORDER_ENUM">DDR4_CTRL_ADDR_ORDER_R_CS_B_C_BG</parameter>
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_ST</parameter>
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="CTRL_DDR4_ECC_EN" value="true" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_ADDR_ORDER_ENUM">LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C</parameter>
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_ST</parameter>
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="CTRL_RLD3_ADDR_ORDER_ENUM">RLD3_CTRL_ADDR_ORDER_CS_R_B_C</parameter>
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM">CTRL_AVL_PROTOCOL_MM</parameter>
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE">FAST_SIM_OVERRIDE_DEFAULT</parameter>
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR">EFFMON_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE">CAL_DEBUG_EXPORT_MODE_DISABLED</parameter>
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="DIAG_SOFT_NIOS_MODE">SOFT_NIOS_MODE_DISABLED</parameter>
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_DDR3_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VHDL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_DDR4_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR2_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_QDR4_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD2_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="EX_DESIGN_GUI_RLD3_SEL_DESIGN">AVAIL_EX_DESIGNS_GEN_DESIGN</parameter>
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM">DDR3_ALERT_N_PLACEMENT_AC_LANES</parameter>
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM">DDR3_RTT_NOM_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR3_R_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR3_R_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR3_W_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR3_W_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_AC_PARITY_LATENCY">DDR4_AC_PARITY_LATENCY_DISABLE</parameter>
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM">DDR4_ALERT_N_PLACEMENT_AUTO</parameter>
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="MEM_DDR4_ASR_ENUM">DDR4_ASR_MANUAL_NORMAL</parameter>
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM">DDR4_DB_DRV_STR_RZQ_7</parameter>
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM">DDR4_DB_RTT_NOM_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_DB_RTT_PARK_ENUM">DDR4_DB_RTT_PARK_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM">DDR4_DB_RTT_WR_RZQ_3</parameter>
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_5" />
  <parameter name="MEM_DDR4_FINE_GRANULARITY_REFRESH">DDR4_FINE_REFRESH_FIXED_1X</parameter>
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="false" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT">DDR4_MPR_READ_FORMAT_SERIAL</parameter>
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM">DDR4_RCD_CKE_IBT_100</parameter>
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM">DDR4_RCD_ODT_IBT_100</parameter>
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_5" />
  <parameter name="MEM_DDR4_RTT_PARK">DDR4_RTT_PARK_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_RTT_WR_ENUM">DDR4_RTT_WR_ODT_DISABLED</parameter>
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR4_R_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_R_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="MEM_DDR4_TCL" value="19" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE">DDR4_TEMP_CONTROLLED_RFSH_NORMAL</parameter>
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="8" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="6" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE">DDR4_VREFDQ_TRAINING_RANGE_1</parameter>
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="MEM_DDR4_WTCL" value="16" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR4_W_ODTN_4X2">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_DDR4_W_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="MEM_LPDDR3_DQODT">LPDDR3_DQODT_DISABLE</parameter>
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_LPDDR3_DRV_STR">LPDDR3_DRV_STR_40D_40U</parameter>
  <parameter name="MEM_LPDDR3_PDODT">LPDDR3_PDODT_DISABLED</parameter>
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM">LPDDR3_SPEEDBIN_1600</parameter>
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4">Rank 0,Rank 1,Rank 2,Rank 3</parameter>
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM">QDR4_OUTPUT_DRIVE_25_PCT</parameter>
  <parameter name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM">QDR4_OUTPUT_DRIVE_25_PCT</parameter>
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_CONFIG_ENUM">RLD2_CONFIG_TRC_8_TRL_8_TWL_9</parameter>
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM">RLD2_DRIVE_IMPEDENCE_INTERNAL_50</parameter>
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM">RLD3_OUTPUT_DRIVE_40</parameter>
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_DDR3_CONFIG_ENUM">CONFIG_PHY_AND_HARD_CTRL</parameter>
  <parameter name="PHY_DDR3_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM">CONFIG_PHY_AND_HARD_CTRL</parameter>
  <parameter name="PHY_DDR4_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM">CONFIG_PHY_AND_HARD_CTRL</parameter>
  <parameter name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM">CONFIG_PHY_AND_SOFT_CTRL</parameter>
  <parameter name="PHY_QDR2_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_QDR4_CONFIG_ENUM">CONFIG_PHY_AND_SOFT_CTRL</parameter>
  <parameter name="PHY_QDR4_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM">CONFIG_PHY_AND_SOFT_CTRL</parameter>
  <parameter name="PHY_RLD2_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="PHY_RLD3_CORE_CLKS_SHARING_ENUM">CORE_CLKS_SHARING_DISABLED</parameter>
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM">PERIODIC_OCT_RECAL_AUTO</parameter>
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="SYS_INFO_UNIQUE_ID">audioblade_system_emif_a10_hps_0</parameter>
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
 </module>
 <module
   name="mm_clock_crossing_bridge_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="COMMAND_FIFO_DEPTH" value="128" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="64" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="128" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="32" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module name="mux_ddr_0" kind="mux_ddr" version="1.0" enabled="1" />
 <module
   name="pll_using_AD1939_MCLK"
   kind="altera_iopll"
   version="18.0"
   enabled="1">
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_c_cnt_in_src0">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src1">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src2">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src3">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src4">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src5">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src6">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src7">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_c_cnt_in_src8">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_cal_code_hex_file" value="iossm.hex" />
  <parameter name="gui_cal_converge" value="false" />
  <parameter name="gui_cal_error" value="cal_clean" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_clock_name_global" value="false" />
  <parameter name="gui_clock_name_string0" value="sys_clk" />
  <parameter name="gui_clock_name_string1" value="ad5791_spi_clk" />
  <parameter name="gui_clock_name_string10" value="outclk10" />
  <parameter name="gui_clock_name_string11" value="outclk11" />
  <parameter name="gui_clock_name_string12" value="outclk12" />
  <parameter name="gui_clock_name_string13" value="outclk13" />
  <parameter name="gui_clock_name_string14" value="outclk14" />
  <parameter name="gui_clock_name_string15" value="outclk15" />
  <parameter name="gui_clock_name_string16" value="outclk16" />
  <parameter name="gui_clock_name_string17" value="outclk17" />
  <parameter name="gui_clock_name_string2" value="ad5791_2spi_clk" />
  <parameter name="gui_clock_name_string3" value="mic_array_clk" />
  <parameter name="gui_clock_name_string4" value="ad4020_clk" />
  <parameter name="gui_clock_name_string5" value="outclk5" />
  <parameter name="gui_clock_name_string6" value="outclk6" />
  <parameter name="gui_clock_name_string7" value="outclk7" />
  <parameter name="gui_clock_name_string8" value="outclk8" />
  <parameter name="gui_clock_name_string9" value="outclk9" />
  <parameter name="gui_clock_to_compensate" value="0" />
  <parameter name="gui_debug_mode" value="false" />
  <parameter name="gui_divide_factor_c0" value="6" />
  <parameter name="gui_divide_factor_c1" value="6" />
  <parameter name="gui_divide_factor_c10" value="6" />
  <parameter name="gui_divide_factor_c11" value="6" />
  <parameter name="gui_divide_factor_c12" value="6" />
  <parameter name="gui_divide_factor_c13" value="6" />
  <parameter name="gui_divide_factor_c14" value="6" />
  <parameter name="gui_divide_factor_c15" value="6" />
  <parameter name="gui_divide_factor_c16" value="6" />
  <parameter name="gui_divide_factor_c17" value="6" />
  <parameter name="gui_divide_factor_c2" value="6" />
  <parameter name="gui_divide_factor_c3" value="6" />
  <parameter name="gui_divide_factor_c4" value="6" />
  <parameter name="gui_divide_factor_c5" value="6" />
  <parameter name="gui_divide_factor_c6" value="6" />
  <parameter name="gui_divide_factor_c7" value="6" />
  <parameter name="gui_divide_factor_c8" value="6" />
  <parameter name="gui_divide_factor_c9" value="6" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="gui_duty_cycle0" value="50.0" />
  <parameter name="gui_duty_cycle1" value="50.0" />
  <parameter name="gui_duty_cycle10" value="50.0" />
  <parameter name="gui_duty_cycle11" value="50.0" />
  <parameter name="gui_duty_cycle12" value="50.0" />
  <parameter name="gui_duty_cycle13" value="50.0" />
  <parameter name="gui_duty_cycle14" value="50.0" />
  <parameter name="gui_duty_cycle15" value="50.0" />
  <parameter name="gui_duty_cycle16" value="50.0" />
  <parameter name="gui_duty_cycle17" value="50.0" />
  <parameter name="gui_duty_cycle2" value="50.0" />
  <parameter name="gui_duty_cycle3" value="50.0" />
  <parameter name="gui_duty_cycle4" value="50.0" />
  <parameter name="gui_duty_cycle5" value="50.0" />
  <parameter name="gui_duty_cycle6" value="50.0" />
  <parameter name="gui_duty_cycle7" value="50.0" />
  <parameter name="gui_duty_cycle8" value="50.0" />
  <parameter name="gui_duty_cycle9" value="50.0" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_en_extclkout_ports" value="false" />
  <parameter name="gui_en_lvds_ports" value="Disabled" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_enable_output_counter_cascading" value="false" />
  <parameter name="gui_existing_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_extclkout_0_source" value="C0" />
  <parameter name="gui_extclkout_1_source" value="C0" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_fix_vco_frequency" value="false" />
  <parameter name="gui_fixed_vco_frequency" value="600.0" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="gui_include_iossm" value="false" />
  <parameter name="gui_lock_setting" value="Low Lock Time" />
  <parameter name="gui_mif_config_name" value="unnamed" />
  <parameter name="gui_mif_gen_options">Generate New MIF File</parameter>
  <parameter name="gui_multiply_factor" value="6" />
  <parameter name="gui_new_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_number_of_clocks" value="5" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_output_clock_frequency0" value="98.304" />
  <parameter name="gui_output_clock_frequency1" value="33.792" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency2" value="67.584" />
  <parameter name="gui_output_clock_frequency3" value="37.28772" />
  <parameter name="gui_output_clock_frequency4" value="67.584" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_phase_shift0" value="0.0" />
  <parameter name="gui_phase_shift1" value="0.0" />
  <parameter name="gui_phase_shift10" value="0.0" />
  <parameter name="gui_phase_shift11" value="0.0" />
  <parameter name="gui_phase_shift12" value="0.0" />
  <parameter name="gui_phase_shift13" value="0.0" />
  <parameter name="gui_phase_shift14" value="0.0" />
  <parameter name="gui_phase_shift15" value="0.0" />
  <parameter name="gui_phase_shift16" value="0.0" />
  <parameter name="gui_phase_shift17" value="0.0" />
  <parameter name="gui_phase_shift2" value="0.0" />
  <parameter name="gui_phase_shift3" value="0.0" />
  <parameter name="gui_phase_shift4" value="0.0" />
  <parameter name="gui_phase_shift5" value="0.0" />
  <parameter name="gui_phase_shift6" value="0.0" />
  <parameter name="gui_phase_shift7" value="0.0" />
  <parameter name="gui_phase_shift8" value="0.0" />
  <parameter name="gui_phase_shift9" value="0.0" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_pll_auto_reset" value="false" />
  <parameter name="gui_pll_bandwidth_preset" value="Low" />
  <parameter name="gui_pll_cal_done" value="false" />
  <parameter name="gui_pll_cascading_mode" value="adjpllin" />
  <parameter name="gui_pll_freqcal_en" value="true" />
  <parameter name="gui_pll_freqcal_req_flag" value="true" />
  <parameter name="gui_pll_m_cnt_in_src">c_m_cnt_in_src_ph_mux_clk</parameter>
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_pll_tclk_mux_en" value="false" />
  <parameter name="gui_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_pll_type" value="S10_Simple" />
  <parameter name="gui_pll_vco_freq_band_0">pll_freq_clk0_disabled</parameter>
  <parameter name="gui_pll_vco_freq_band_1">pll_freq_clk1_disabled</parameter>
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_reference_clock_frequency" value="12.288" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_switchover_mode">Automatic Switchover</parameter>
  <parameter name="gui_use_NDFB_modes" value="false" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_usr_device_speed_grade" value="1" />
  <parameter name="gui_vco_frequency" value="600.0" />
  <parameter name="hp_qsys_scripting_mode" value="false" />
  <parameter name="system_info_device_component" value="10AS066H2F34I1HG" />
  <parameter name="system_info_device_family" value="Arria 10" />
  <parameter name="system_info_device_speed_grade" value="1" />
  <parameter name="system_part_trait_speed_grade" value="1" />
 </module>
 <module name="som_config" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="5" />
 </module>
 <module
   name="ur_ear_fpga_sim_0"
   kind="ur_ear_fpga_sim"
   version="1.0"
   enabled="1" />
 <connection
   kind="avalon"
   version="18.0"
   start="mux_ddr_0.altera_axi_master"
   end="mm_clock_crossing_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.0"
   start="arria10_hps_0.h2f_axi_master"
   end="mux_ddr_0.altera_axi_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.0"
   start="arria10_hps_0.h2f_lw_axi_master"
   end="ur_ear_fpga_sim_0.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.0"
   start="arria10_hps_0.h2f_lw_axi_master"
   end="som_config.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0011c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.0"
   start="mm_clock_crossing_bridge_0.m0"
   end="emif_0.ctrl_amm_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="FE_AD4020_Left.Line_In"
   end="FE_AD5791_v1_Left.Line_Out" />
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="FE_AD4020_Right.Line_In"
   end="FE_AD5791_v1_Right.Line_Out" />
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="FE_Qsys_AD1939_Audio_Blade_v1_0.Line_In"
   end="ur_ear_fpga_sim_0.avalon_streaming_sink" />
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="ur_ear_fpga_sim_0.avalon_streaming_source"
   end="FE_Qsys_AD1939_Audio_Blade_v1_0.Line_Out" />
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="FE_FPGA_Microphone_Encoder_Decoder_1.mic_output"
   end="FE_Qsys_AD1939_Audio_Blade_v1_0.Headphone_Out" />
 <connection kind="clock" version="18.0" start="clk_1.clk" end="som_config.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_AD1939_ABCLK.clk"
   end="FE_Qsys_AD1939_Audio_Blade_v1_0.clk_abclk" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_AD1939_ALRCLK.clk"
   end="FE_Qsys_AD1939_Audio_Blade_v1_0.clk_alrclk" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_1.clk"
   end="mux_ddr_0.clock_sink" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_1.clk"
   end="arria10_hps_0.f2h_axi_clock" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_1.clk"
   end="arria10_hps_0.f2sdram0_clock" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_1.clk"
   end="arria10_hps_0.h2f_lw_axi_clock" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_1.clk"
   end="FE_FPGA_Microphone_Encoder_Decoder_14.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="emif_0.emif_usr_clk"
   end="mm_clock_crossing_bridge_0.m0_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="axi_clk_bridge.out_clk"
   end="arria10_hps_0.h2f_axi_clock" />
 <connection
   kind="clock"
   version="18.0"
   start="axi_clk_bridge.out_clk"
   end="mm_clock_crossing_bridge_0.s0_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="ur_ear_fpga_sim_0.clock" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_AD7768_v1_0.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_AD5791_v1_Left.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_0.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_1.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_2.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_3.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_4.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_5.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_6.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_7.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_8.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_9.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_10.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_11.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_12.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_13.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_FPGA_Microphone_Encoder_Decoder_15.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_AD5791_v1_Right.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_Qsys_AD1939_Audio_Blade_v1_0.sys_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_AD4020_Left.sys_clock" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk0"
   end="FE_AD4020_Right.sys_clock" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk1"
   end="FE_AD5791_v1_Left.spi_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk1"
   end="FE_AD5791_v1_Right.spi_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk2"
   end="FE_AD5791_v1_Left.double_spi_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk2"
   end="FE_AD5791_v1_Right.double_spi_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_0.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_1.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_2.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_3.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_4.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_5.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_6.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_7.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_8.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_9.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_10.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_11.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_12.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_13.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_14.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk3"
   end="FE_FPGA_Microphone_Encoder_Decoder_15.serial_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk4"
   end="FE_AD4020_Left.spi_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pll_using_AD1939_MCLK.outclk4"
   end="FE_AD4020_Right.spi_clk" />
 <connection
   kind="conduit"
   version="18.0"
   start="arria10_hps_0.emif"
   end="emif_a10_hps_0.hps_emif_conduit_end">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="clk_AD1939_ABCLK.clk_in_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="clk_AD1939_ALRCLK.clk_in_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="arria10_hps_0.f2h_axi_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="arria10_hps_0.f2sdram0_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="arria10_hps_0.h2f_lw_axi_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="som_config.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="pll_using_AD1939_MCLK.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="mux_ddr_0.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_0.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_1.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_2.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_3.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_4.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_5.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_6.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_7.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_8.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_9.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_10.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_11.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_12.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_13.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_14.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_FPGA_Microphone_Encoder_Decoder_15.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="ur_ear_fpga_sim_0.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_AD7768_v1_0.sys_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_AD5791_v1_Left.sys_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_AD5791_v1_Right.sys_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_AD4020_Left.sys_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_AD4020_Right.sys_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_1.clk_reset"
   end="FE_Qsys_AD1939_Audio_Blade_v1_0.sys_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="emif_0.emif_usr_reset_n"
   end="arria10_hps_0.h2f_axi_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="emif_0.emif_usr_reset_n"
   end="mm_clock_crossing_bridge_0.m0_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="arria10_hps_0.h2f_reset"
   end="arria10_hps_0.h2f_axi_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="arria10_hps_0.h2f_reset"
   end="mm_clock_crossing_bridge_0.s0_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
