#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed May 22 14:45:45 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/LMS.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Analyzing module DelayUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 10)] Analyzing module LMS (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Analyzing module LMS_tap (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 21)] Analyzing module LMSx8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v(line number: 6)] Analyzing module LMSX_selfdefine (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v successfully.
I: Module "LMS" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.464s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 10)] Elaborating module LMS
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 23)] Elaborating instance Data_reg_1
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 30)] Elaborating instance Data_reg_2
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 55)] Elaborating instance LMSX_selfdefine_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v(line number: 6)] Elaborating module LMSX_selfdefine
I: Module instance {LMS.LMSX_selfdefine_inst} parameter value:
    self_calss = 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v(line number: 37)] Elaborating instance LMS_tap_1
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 30)] Elaborating instance Delay_reg
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 41)] Elaborating instance Data_reg
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v(line number: 48)] Elaborating instance LMS_tap_2
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMSX_selfdefine.v(line number: 48)] Elaborating instance LMS_tap_2
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 75)] Elaborating instance Data_reg_3
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
Executing : rtl-elaborate successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (353.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed May 22 14:45:48 2024
Action compile: Peak memory pool usage is 136 MB
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/LMS.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:Clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports Clk
Executing : get_ports Clk successfully.
Executing : create_clock -name LMS|Clk [get_ports Clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name LMS|Clk [get_ports Clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group LMS|Clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group LMS|Clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.047s user + 0.000s system = 0.047s CPU (107.1%)

Start mod-gen.
W: Public-4008: Instance 'class1[2].genblk1.LMS_tap_2/Delay_reg/Delay_out[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Unable to pack LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/N11 with LMSX_selfdefine_inst/class1[2].genblk1.LMS_tap_2/N11 to APM due to incompatible signed/unsigned extension
Executing : mod-gen successfully. Time elapsed: 0.046s wall, 0.047s user + 0.000s system = 0.047s CPU (102.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.024s wall, 0.016s user + 0.016s system = 0.031s CPU (129.5%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.037s wall, 0.031s user + 0.000s system = 0.031s CPU (83.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.040s wall, 0.047s user + 0.000s system = 0.047s CPU (116.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (112.7%)

W: syn_maxfan of lutcarry N8.fsub_1 is more than 10000 on net Error_in[0], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_2 is more than 10000 on net Error_in[1], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_3 is more than 10000 on net Error_in[2], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_4 is more than 10000 on net Error_in[3], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_5 is more than 10000 on net Error_in[4], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_6 is more than 10000 on net Error_in[5], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_7 is more than 10000 on net Error_in[6], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_8 is more than 10000 on net Error_in[7], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_9 is more than 10000 on net Error_in[8], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_10 is more than 10000 on net Error_in[9], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_11 is more than 10000 on net Error_in[10], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_12 is more than 10000 on net Error_in[11], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_13 is more than 10000 on net Error_in[12], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_14 is more than 10000 on net Error_in[13], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_15 is more than 10000 on net Error_in[14], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_16 is more than 10000 on net Error_in[15], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_1 is more than 10000 on net Error_in[0], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_2 is more than 10000 on net Error_in[1], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_3 is more than 10000 on net Error_in[2], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_4 is more than 10000 on net Error_in[3], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_5 is more than 10000 on net Error_in[4], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_6 is more than 10000 on net Error_in[5], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_7 is more than 10000 on net Error_in[6], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_8 is more than 10000 on net Error_in[7], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_9 is more than 10000 on net Error_in[8], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_10 is more than 10000 on net Error_in[9], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_11 is more than 10000 on net Error_in[10], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_12 is more than 10000 on net Error_in[11], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_13 is more than 10000 on net Error_in[12], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_14 is more than 10000 on net Error_in[13], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_15 is more than 10000 on net Error_in[14], but wasn't replicated.
W: syn_maxfan of lutcarry N8.fsub_16 is more than 10000 on net Error_in[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_16 is more than 10000 on net N5[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_15 is more than 10000 on net N5[14], but wasn't replicated.
W: syn_maxfan of lutcarry N5_14 is more than 10000 on net N5[13], but wasn't replicated.
W: syn_maxfan of lutcarry N5_13 is more than 10000 on net N5[12], but wasn't replicated.
W: syn_maxfan of lutcarry N5_12 is more than 10000 on net N5[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_11 is more than 10000 on net N5[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_10 is more than 10000 on net N5[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_9 is more than 10000 on net N5[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_8 is more than 10000 on net N5[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_7 is more than 10000 on net N5[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_6 is more than 10000 on net N5[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_5 is more than 10000 on net N5[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_4 is more than 10000 on net N5[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_3 is more than 10000 on net N5[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_2 is more than 10000 on net N5[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_1 is more than 10000 on net N5[0], but wasn't replicated.
W: syn_maxfan of lutcarry N5_16 is more than 10000 on net N5[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_15 is more than 10000 on net N5[14], but wasn't replicated.
W: syn_maxfan of lutcarry N5_14 is more than 10000 on net N5[13], but wasn't replicated.
W: syn_maxfan of lutcarry N5_13 is more than 10000 on net N5[12], but wasn't replicated.
W: syn_maxfan of lutcarry N5_12 is more than 10000 on net N5[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_11 is more than 10000 on net N5[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_10 is more than 10000 on net N5[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_9 is more than 10000 on net N5[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_8 is more than 10000 on net N5[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_7 is more than 10000 on net N5[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_6 is more than 10000 on net N5[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_5 is more than 10000 on net N5[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_4 is more than 10000 on net N5[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_3 is more than 10000 on net N5[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_2 is more than 10000 on net N5[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_1 is more than 10000 on net N5[0], but wasn't replicated.
W: syn_maxfan of lutcarry N5_16 is more than 10000 on net N5[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_15 is more than 10000 on net N5[14], but wasn't replicated.
W: syn_maxfan of lutcarry N5_14 is more than 10000 on net N5[13], but wasn't replicated.
W: syn_maxfan of lutcarry N5_13 is more than 10000 on net N5[12], but wasn't replicated.
W: syn_maxfan of lutcarry N5_12 is more than 10000 on net N5[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_11 is more than 10000 on net N5[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_10 is more than 10000 on net N5[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_9 is more than 10000 on net N5[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_8 is more than 10000 on net N5[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_7 is more than 10000 on net N5[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_6 is more than 10000 on net N5[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_5 is more than 10000 on net N5[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_4 is more than 10000 on net N5[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_3 is more than 10000 on net N5[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_2 is more than 10000 on net N5[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_1 is more than 10000 on net N5[0], but wasn't replicated.
W: syn_maxfan of lutcarry N5_16 is more than 10000 on net N5[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_15 is more than 10000 on net N5[14], but wasn't replicated.
W: syn_maxfan of lutcarry N5_14 is more than 10000 on net N5[13], but wasn't replicated.
W: syn_maxfan of lutcarry N5_13 is more than 10000 on net N5[12], but wasn't replicated.
W: syn_maxfan of lutcarry N5_12 is more than 10000 on net N5[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_11 is more than 10000 on net N5[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_10 is more than 10000 on net N5[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_9 is more than 10000 on net N5[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_8 is more than 10000 on net N5[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_7 is more than 10000 on net N5[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_6 is more than 10000 on net N5[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_5 is more than 10000 on net N5[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_4 is more than 10000 on net N5[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_3 is more than 10000 on net N5[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_2 is more than 10000 on net N5[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_1 is more than 10000 on net N5[0], but wasn't replicated.
W: syn_maxfan of lutcarry N5_16 is more than 10000 on net N5[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_15 is more than 10000 on net N5[14], but wasn't replicated.
W: syn_maxfan of lutcarry N5_14 is more than 10000 on net N5[13], but wasn't replicated.
W: syn_maxfan of lutcarry N5_13 is more than 10000 on net N5[12], but wasn't replicated.
W: syn_maxfan of lutcarry N5_12 is more than 10000 on net N5[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_11 is more than 10000 on net N5[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_10 is more than 10000 on net N5[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_9 is more than 10000 on net N5[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_8 is more than 10000 on net N5[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_7 is more than 10000 on net N5[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_6 is more than 10000 on net N5[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_5 is more than 10000 on net N5[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_4 is more than 10000 on net N5[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_3 is more than 10000 on net N5[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_2 is more than 10000 on net N5[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_1 is more than 10000 on net N5[0], but wasn't replicated.
W: syn_maxfan of lutcarry N5_16 is more than 10000 on net N5[15], but wasn't replicated.
W: syn_maxfan of lutcarry N5_15 is more than 10000 on net N5[14], but wasn't replicated.
W: syn_maxfan of lutcarry N5_14 is more than 10000 on net N5[13], but wasn't replicated.
W: syn_maxfan of lutcarry N5_13 is more than 10000 on net N5[12], but wasn't replicated.
W: syn_maxfan of lutcarry N5_12 is more than 10000 on net N5[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_11 is more than 10000 on net N5[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_10 is more than 10000 on net N5[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_9 is more than 10000 on net N5[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_8 is more than 10000 on net N5[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_7 is more than 10000 on net N5[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_6 is more than 10000 on net N5[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_5 is more than 10000 on net N5[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_4 is more than 10000 on net N5[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_3 is more than 10000 on net N5[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_2 is more than 10000 on net N5[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_1 is more than 10000 on net N5[0], but wasn't replicated.

Cell Usage:
GTP_APM_E1                    7 uses
GTP_DFF_CE                  128 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT5CARRY                91 uses

I/O ports: 99
GTP_INBUF                  51 uses
GTP_OUTBUF                 48 uses

Mapping Summary:
Total LUTs: 91 of 42800 (0.21%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 91
Total Registers: 128 of 64200 (0.20%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 7.00 of 84 (8.33%)

Total I/O ports = 99 of 296 (33.45%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 128
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                128
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'LMS' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to LMS_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Delay_out_x[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Data_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Enable' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Reset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[15]' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Wed May 22 14:45:50 2024
Action synthesize: Peak memory pool usage is 158 MB
