<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>EDESR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">EDESR, External Debug Event Status Register</h1><p>The EDESR characteristics are:</p><h2>Purpose</h2><p>Indicates the status of internally pending Halting debug events.</p><h2>Configuration</h2><p>EDESR is in the Core power domain.<del>
      Some or all RW fields of this register have defined reset values. The field descriptions identify when the reset values apply.</del>
        </p><h2>Attributes</h2><p>EDESR is a 32-bit register.</p><h2>Field descriptions</h2><p>The EDESR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#SS_2">SS</a></td><td class="lr" colspan="1"><a href="#RC_1">RC</a></td><td class="lr" colspan="1"><a href="#OSUC_0">OSUC</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:3]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="SS_2">SS, bit [2]
              <div style="font-size:smaller;"><br/>When ARMv8.3-DoPD is implemented:
                </div></h4><p>Halting step debug event pending. Possible values of this field are:</p><table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Reading this means that a Halting step debug event is not pending. Writing this means no action.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Reading this means that a Halting step debug event is pending. Writing this clears the pending Halting step debug event.</p></td></tr></table><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="SS_2"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Halting step debug event pending. Possible values of this field are:</p><table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Reading this means that a Halting step debug event is not pending. Writing this means no action.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Reading this means that a Halting step debug event is pending. Writing this clears the pending Halting step debug event.</p></td></tr></table><p>On a Warm reset, this field resets to the value in <a href="ext-edecr.html">EDECR</a>.SS.</p><h4 id="RC_1">RC, bit [1]
              </h4><p>Reset Catch debug event pending. Possible values of this field are:</p><table class="valuetable"><tr><th>RC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Reading this means that a Reset Catch debug event is not pending. Writing this means no action.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Reading this means that a Reset Catch debug event is pending. Writing this clears the pending Reset Catch debug event.</p></td></tr></table><p>On a Warm reset, this field resets to:<ul><li>If ARMv8.3-DoPD is implemented, 
              
      <ins>the</ins><del>The</del> value in <a href="ext-ctidevctl.html">CTIDEVCTL</a>.RCE.
  
            </li><li>If ARMv8.3-DoPD is not implemented, 
              
      <ins>the</ins><del>The</del> value in <a href="ext-edecr.html">EDECR</a>.RCE.
  
            </li></ul></p><h4 id="OSUC_0">OSUC, bit [0]
              </h4><p>OS Unlock Catch debug event pending. Possible values of this field are:</p><table class="valuetable"><tr><th>OSUC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Reading this means that an OS Unlock Catch debug event is not pending. Writing this means no action.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Reading this means that an OS Unlock Catch debug event is pending. Writing this clears the pending OS Unlock Catch debug event.</p></td></tr></table><p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><h2>Accessing the EDESR</h2><p>If a request to clear a pending Halting debug event is received at or about the time when halting becomes allowed, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether the event is taken.</p><p>If Core power is removed while a Halting debug event is pending, it is lost. However, it might become pending again when the Core is powered back on and Cold reset.</p><h4>EDESR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x020</span></td><td>EDESR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus() and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus() and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>