static int F_1 ( int V_1 , unsigned long * V_2 )\r\n{\r\nT_1 V_3 , V_4 , V_5 ;\r\nlong V_6 ;\r\nV_7 ;\r\nF_2 ( 1 ) ;\r\nF_3 ( V_5 , ( T_1 V_8 * ) ( * V_2 ) ) ;\r\nV_9 ;\r\n( * V_2 ) ++ ;\r\nV_3 = V_5 >> 6 ;\r\nV_4 = ( V_5 >> 3 ) & 7 ;\r\nV_5 &= 7 ;\r\nif ( ( V_1 == 0 ) && ( V_5 == 5 ) )\r\nV_6 = 0 ;\r\nelse\r\nV_6 = F_4 ( V_5 ) ;\r\nif ( V_4 == 4 ) {\r\nif ( V_3 )\r\nF_5 ( V_10 ) ;\r\n} else {\r\nV_6 += ( F_4 ( V_4 ) ) << V_3 ;\r\n}\r\nif ( V_1 == 1 ) {\r\nlong V_11 ;\r\nV_7 ;\r\nF_2 ( 1 ) ;\r\nF_3 ( V_11 , ( signed char V_8 * ) ( * V_2 ) ) ;\r\nV_6 += V_11 ;\r\nV_9 ;\r\n( * V_2 ) ++ ;\r\n} else if ( V_1 == 2 || V_5 == 5 ) {\r\nlong V_11 ;\r\nV_7 ;\r\nF_2 ( 4 ) ;\r\nF_3 ( V_11 , ( long V_8 * ) ( * V_2 ) ) ;\r\nV_6 += V_11 ;\r\nV_9 ;\r\n( * V_2 ) += 4 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic unsigned long F_6 ( T_1 V_12 , struct V_13 * V_14 )\r\n{\r\nV_12 -- ;\r\n#ifdef F_7\r\nif ( V_12 > V_15 ) {\r\nF_5 ( V_16 | 0x130 ) ;\r\nF_8 ( V_17 , V_18 ) ;\r\n}\r\n#endif\r\nV_14 -> V_19 = F_9 ( V_12 ) ;\r\nreturn ( unsigned long ) F_9 ( V_12 ) << 4 ;\r\n}\r\nstatic long F_10 ( T_1 V_20 , T_1 V_12 ,\r\nstruct V_13 * V_14 , long V_6 )\r\n{\r\nstruct V_21 V_22 ;\r\nunsigned long V_23 , V_24 , V_13 , V_25 ;\r\nV_12 -- ;\r\n#ifdef F_7\r\nif ( V_12 > V_15 ) {\r\nF_5 ( V_16 | 0x132 ) ;\r\nF_8 ( V_17 , V_18 ) ;\r\n}\r\n#endif\r\nswitch ( V_12 ) {\r\ncase V_26 - 1 :\r\nV_14 -> V_19 = F_11 ( V_17 -> V_27 ) ;\r\nbreak;\r\ndefault:\r\nV_14 -> V_19 = F_12 ( V_12 ) ;\r\n}\r\nV_22 = F_13 ( V_14 -> V_19 ) ;\r\nV_23 = F_14 ( V_22 ) ;\r\nV_13 = V_23 + V_6 ;\r\nV_24 = V_23\r\n+ ( F_15 ( V_22 ) + 1 ) * F_16 ( V_22 ) - 1 ;\r\nif ( V_24 < V_23 )\r\nV_24 = 0xffffffff ;\r\nif ( F_17 ( V_22 ) ) {\r\nif ( F_18 ( V_22 ) )\r\nV_25 = 0xffffffff ;\r\nelse {\r\nV_25 = V_23 + ( 1 << 20 ) ;\r\nif ( V_25 < V_23 )\r\nV_25 = 0xffffffff ;\r\n}\r\nV_28 =\r\n( V_13 <= V_24 ) || ( V_13 >= V_25 ) ? 0 :\r\n( ( V_25 - V_13 ) >= 255 ? 255 : V_25 - V_13 ) ;\r\n} else {\r\nV_28 =\r\n( V_13 > V_24 ) || ( V_13 < V_23 ) ? 0 :\r\n( ( V_24 - V_13 ) >= 254 ? 255 : V_24 - V_13 + 1 ) ;\r\n}\r\nif ( F_19 ( V_22 ) ||\r\n( ! F_20 ( V_22 ) && ( V_20 & V_29 ) ) ) {\r\nV_28 = 0 ;\r\n}\r\nreturn V_13 ;\r\n}\r\nvoid V_8 * F_21 ( T_1 V_20 , unsigned long * V_2 ,\r\nstruct V_13 * V_14 , T_2 V_30 )\r\n{\r\nT_1 V_1 ;\r\nunsigned V_31 = V_20 & 7 ;\r\nlong * V_32 ;\r\nint V_13 = 0 ;\r\nif ( ! V_30 . V_33 && ( V_20 & V_29 )\r\n&& ( V_30 . V_34 . V_12 == V_35 ) ) {\r\nF_8 ( V_17 , V_18 ) ;\r\n}\r\nV_14 -> V_19 = V_36 ;\r\nV_1 = ( V_20 >> 6 ) & 3 ;\r\nif ( V_31 == 4 && V_1 != 3 ) {\r\nV_13 = F_1 ( V_1 , V_2 ) ;\r\n} else {\r\nV_32 = & F_4 ( V_31 ) ;\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nif ( V_31 == 5 ) {\r\nV_7 ;\r\nF_2 ( 4 ) ;\r\nF_3 ( V_13 ,\r\n( unsigned long V_8\r\n* ) ( * V_2 ) ) ;\r\n( * V_2 ) += 4 ;\r\nV_9 ;\r\nV_14 -> V_6 = V_13 ;\r\nreturn ( void V_8 * ) V_13 ;\r\n} else {\r\nV_13 = * V_32 ;\r\nV_14 -> V_6 = V_13 ;\r\nreturn ( void V_8 * ) V_13 ;\r\n}\r\ncase 1 :\r\nV_7 ;\r\nF_2 ( 1 ) ;\r\nF_3 ( V_13 , ( signed char V_8 * ) ( * V_2 ) ) ;\r\nV_9 ;\r\n( * V_2 ) ++ ;\r\nbreak;\r\ncase 2 :\r\nV_7 ;\r\nF_2 ( 4 ) ;\r\nF_3 ( V_13 , ( long V_8 * ) ( * V_2 ) ) ;\r\n( * V_2 ) += 4 ;\r\nV_9 ;\r\nbreak;\r\ncase 3 :\r\nF_5 ( V_10 ) ;\r\n}\r\nV_13 += * V_32 ;\r\n}\r\nV_14 -> V_6 = V_13 ;\r\nswitch ( V_30 . V_33 ) {\r\ncase 0 :\r\nbreak;\r\ncase V_37 :\r\nV_13 += F_6 ( V_30 . V_34 . V_12 , V_14 ) ;\r\nbreak;\r\ncase V_38 :\r\ncase V_39 :\r\nV_13 = F_10 ( V_20 , V_30 . V_34 . V_12 ,\r\nV_14 , V_13 ) ;\r\nbreak;\r\ndefault:\r\nF_5 ( V_16 | 0x133 ) ;\r\n}\r\nreturn ( void V_8 * ) V_13 ;\r\n}\r\nvoid V_8 * F_22 ( T_1 V_20 , unsigned long * V_2 ,\r\nstruct V_13 * V_14 , T_2 V_30 )\r\n{\r\nT_1 V_1 ;\r\nunsigned V_31 = V_20 & 7 ;\r\nint V_13 = 0 ;\r\nif ( ! V_30 . V_33 && ( V_20 & V_29 )\r\n&& ( V_30 . V_34 . V_12 == V_35 ) ) {\r\nF_8 ( V_17 , V_18 ) ;\r\n}\r\nV_14 -> V_19 = V_36 ;\r\nV_1 = ( V_20 >> 6 ) & 3 ;\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nif ( V_31 == 6 ) {\r\nV_7 ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_13 ,\r\n( unsigned short V_8 * ) ( * V_2 ) ) ;\r\n( * V_2 ) += 2 ;\r\nV_9 ;\r\ngoto V_40;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_7 ;\r\nF_2 ( 1 ) ;\r\nF_3 ( V_13 , ( signed char V_8 * ) ( * V_2 ) ) ;\r\nV_9 ;\r\n( * V_2 ) ++ ;\r\nbreak;\r\ncase 2 :\r\nV_7 ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_13 , ( unsigned short V_8 * ) ( * V_2 ) ) ;\r\n( * V_2 ) += 2 ;\r\nV_9 ;\r\nbreak;\r\ncase 3 :\r\nF_5 ( V_10 ) ;\r\nbreak;\r\n}\r\nswitch ( V_31 ) {\r\ncase 0 :\r\nV_13 += V_17 -> V_27 -> V_41 + V_17 -> V_27 -> V_42 ;\r\nbreak;\r\ncase 1 :\r\nV_13 += V_17 -> V_27 -> V_41 + V_17 -> V_27 -> V_43 ;\r\nbreak;\r\ncase 2 :\r\nV_13 += V_17 -> V_27 -> V_44 + V_17 -> V_27 -> V_42 ;\r\nif ( V_30 . V_34 . V_12 == V_45 )\r\nV_30 . V_34 . V_12 = V_15 ;\r\nbreak;\r\ncase 3 :\r\nV_13 += V_17 -> V_27 -> V_44 + V_17 -> V_27 -> V_43 ;\r\nif ( V_30 . V_34 . V_12 == V_45 )\r\nV_30 . V_34 . V_12 = V_15 ;\r\nbreak;\r\ncase 4 :\r\nV_13 += V_17 -> V_27 -> V_42 ;\r\nbreak;\r\ncase 5 :\r\nV_13 += V_17 -> V_27 -> V_43 ;\r\nbreak;\r\ncase 6 :\r\nV_13 += V_17 -> V_27 -> V_44 ;\r\nif ( V_30 . V_34 . V_12 == V_45 )\r\nV_30 . V_34 . V_12 = V_15 ;\r\nbreak;\r\ncase 7 :\r\nV_13 += V_17 -> V_27 -> V_41 ;\r\nbreak;\r\n}\r\nV_40:\r\nV_13 &= 0xffff ;\r\nV_14 -> V_6 = V_13 ;\r\nswitch ( V_30 . V_33 ) {\r\ncase 0 :\r\nbreak;\r\ncase V_37 :\r\nV_13 += F_6 ( V_30 . V_34 . V_12 , V_14 ) ;\r\nbreak;\r\ncase V_38 :\r\ncase V_39 :\r\nV_13 = F_10 ( V_20 , V_30 . V_34 . V_12 ,\r\nV_14 , V_13 ) ;\r\nbreak;\r\ndefault:\r\nF_5 ( V_16 | 0x131 ) ;\r\n}\r\nreturn ( void V_8 * ) V_13 ;\r\n}
