\hypertarget{stm32h7xx__ll__tim_8h_source}{}\doxysection{stm32h7xx\+\_\+ll\+\_\+tim.\+h}
\label{stm32h7xx__ll__tim_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_tim.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_tim.h}}
\mbox{\hyperlink{stm32h7xx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef \_\_STM32H7xx\_LL\_TIM\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define \_\_STM32H7xx\_LL\_TIM\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx_8h}{stm32h7xx.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM12) || defined (TIM13) || defined (TIM14) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM23) || defined (TIM24)}}
\DoxyCodeLine{35 }
\DoxyCodeLine{40 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{41 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t OFFSET\_TAB\_CCMRx[] =}
\DoxyCodeLine{46 \{}
\DoxyCodeLine{47   0x00U,   \textcolor{comment}{/* 0: TIMx\_CH1  */}}
\DoxyCodeLine{48   0x00U,   \textcolor{comment}{/* 1: TIMx\_CH1N */}}
\DoxyCodeLine{49   0x00U,   \textcolor{comment}{/* 2: TIMx\_CH2  */}}
\DoxyCodeLine{50   0x00U,   \textcolor{comment}{/* 3: TIMx\_CH2N */}}
\DoxyCodeLine{51   0x04U,   \textcolor{comment}{/* 4: TIMx\_CH3  */}}
\DoxyCodeLine{52   0x04U,   \textcolor{comment}{/* 5: TIMx\_CH3N */}}
\DoxyCodeLine{53   0x04U,   \textcolor{comment}{/* 6: TIMx\_CH4  */}}
\DoxyCodeLine{54   0x3CU,   \textcolor{comment}{/* 7: TIMx\_CH5  */}}
\DoxyCodeLine{55   0x3CU    \textcolor{comment}{/* 8: TIMx\_CH6  */}}
\DoxyCodeLine{56 \};}
\DoxyCodeLine{57 }
\DoxyCodeLine{58 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_OCxx[] =}
\DoxyCodeLine{59 \{}
\DoxyCodeLine{60   0U,            \textcolor{comment}{/* 0: OC1M, OC1FE, OC1PE */}}
\DoxyCodeLine{61   0U,            \textcolor{comment}{/* 1: -\/ NA */}}
\DoxyCodeLine{62   8U,            \textcolor{comment}{/* 2: OC2M, OC2FE, OC2PE */}}
\DoxyCodeLine{63   0U,            \textcolor{comment}{/* 3: -\/ NA */}}
\DoxyCodeLine{64   0U,            \textcolor{comment}{/* 4: OC3M, OC3FE, OC3PE */}}
\DoxyCodeLine{65   0U,            \textcolor{comment}{/* 5: -\/ NA */}}
\DoxyCodeLine{66   8U,            \textcolor{comment}{/* 6: OC4M, OC4FE, OC4PE */}}
\DoxyCodeLine{67   0U,            \textcolor{comment}{/* 7: OC5M, OC5FE, OC5PE */}}
\DoxyCodeLine{68   8U             \textcolor{comment}{/* 8: OC6M, OC6FE, OC6PE */}}
\DoxyCodeLine{69 \};}
\DoxyCodeLine{70 }
\DoxyCodeLine{71 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_ICxx[] =}
\DoxyCodeLine{72 \{}
\DoxyCodeLine{73   0U,            \textcolor{comment}{/* 0: CC1S, IC1PSC, IC1F */}}
\DoxyCodeLine{74   0U,            \textcolor{comment}{/* 1: -\/ NA */}}
\DoxyCodeLine{75   8U,            \textcolor{comment}{/* 2: CC2S, IC2PSC, IC2F */}}
\DoxyCodeLine{76   0U,            \textcolor{comment}{/* 3: -\/ NA */}}
\DoxyCodeLine{77   0U,            \textcolor{comment}{/* 4: CC3S, IC3PSC, IC3F */}}
\DoxyCodeLine{78   0U,            \textcolor{comment}{/* 5: -\/ NA */}}
\DoxyCodeLine{79   8U,            \textcolor{comment}{/* 6: CC4S, IC4PSC, IC4F */}}
\DoxyCodeLine{80   0U,            \textcolor{comment}{/* 7: -\/ NA */}}
\DoxyCodeLine{81   0U             \textcolor{comment}{/* 8: -\/ NA */}}
\DoxyCodeLine{82 \};}
\DoxyCodeLine{83 }
\DoxyCodeLine{84 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_CCxP[] =}
\DoxyCodeLine{85 \{}
\DoxyCodeLine{86   0U,            \textcolor{comment}{/* 0: CC1P */}}
\DoxyCodeLine{87   2U,            \textcolor{comment}{/* 1: CC1NP */}}
\DoxyCodeLine{88   4U,            \textcolor{comment}{/* 2: CC2P */}}
\DoxyCodeLine{89   6U,            \textcolor{comment}{/* 3: CC2NP */}}
\DoxyCodeLine{90   8U,            \textcolor{comment}{/* 4: CC3P */}}
\DoxyCodeLine{91   10U,           \textcolor{comment}{/* 5: CC3NP */}}
\DoxyCodeLine{92   12U,           \textcolor{comment}{/* 6: CC4P */}}
\DoxyCodeLine{93   16U,           \textcolor{comment}{/* 7: CC5P */}}
\DoxyCodeLine{94   20U            \textcolor{comment}{/* 8: CC6P */}}
\DoxyCodeLine{95 \};}
\DoxyCodeLine{96 }
\DoxyCodeLine{97 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_OISx[] =}
\DoxyCodeLine{98 \{}
\DoxyCodeLine{99   0U,            \textcolor{comment}{/* 0: OIS1 */}}
\DoxyCodeLine{100   1U,            \textcolor{comment}{/* 1: OIS1N */}}
\DoxyCodeLine{101   2U,            \textcolor{comment}{/* 2: OIS2 */}}
\DoxyCodeLine{102   3U,            \textcolor{comment}{/* 3: OIS2N */}}
\DoxyCodeLine{103   4U,            \textcolor{comment}{/* 4: OIS3 */}}
\DoxyCodeLine{104   5U,            \textcolor{comment}{/* 5: OIS3N */}}
\DoxyCodeLine{105   6U,            \textcolor{comment}{/* 6: OIS4 */}}
\DoxyCodeLine{106   8U,            \textcolor{comment}{/* 7: OIS5 */}}
\DoxyCodeLine{107   10U            \textcolor{comment}{/* 8: OIS6 */}}
\DoxyCodeLine{108 \};}
\DoxyCodeLine{113 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#if   defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{119 \textcolor{comment}{/* Defines used for the bit position in the register and perform offsets */}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define TIM\_POSITION\_BRK\_SOURCE            (POSITION\_VAL(Source) \& 0x1FUL)}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{comment}{/* Generic bit definitions for TIMx\_AF1 register */}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define TIMx\_AF1\_BKINP     TIM1\_AF1\_BKINP     }}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define TIMx\_AF1\_ETRSEL    TIM1\_AF1\_ETRSEL    }}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BREAK\_INPUT\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{126 }
\DoxyCodeLine{127 }
\DoxyCodeLine{128 \textcolor{comment}{/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx\_BDTR register */}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define DT\_DELAY\_1 ((uint8\_t)0x7F)}}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define DT\_DELAY\_2 ((uint8\_t)0x3F)}}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define DT\_DELAY\_3 ((uint8\_t)0x1F)}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define DT\_DELAY\_4 ((uint8\_t)0x1F)}}
\DoxyCodeLine{133 }
\DoxyCodeLine{134 \textcolor{comment}{/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx\_BDTR register */}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define DT\_RANGE\_1 ((uint8\_t)0x00)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define DT\_RANGE\_2 ((uint8\_t)0x80)}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define DT\_RANGE\_3 ((uint8\_t)0xC0)}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define DT\_RANGE\_4 ((uint8\_t)0xE0)}}
\DoxyCodeLine{139 }
\DoxyCodeLine{140 }
\DoxyCodeLine{145 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define TIM\_GET\_CHANNEL\_INDEX( \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{163 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH1) ? 0U :\(\backslash\)}}
\DoxyCodeLine{164 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH1N) ? 1U :\(\backslash\)}}
\DoxyCodeLine{165 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH2) ? 2U :\(\backslash\)}}
\DoxyCodeLine{166 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH2N) ? 3U :\(\backslash\)}}
\DoxyCodeLine{167 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH3) ? 4U :\(\backslash\)}}
\DoxyCodeLine{168 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH3N) ? 5U :\(\backslash\)}}
\DoxyCodeLine{169 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH4) ? 6U :\(\backslash\)}}
\DoxyCodeLine{170 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH5) ? 7U : 8U)}}
\DoxyCodeLine{171 }
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define TIM\_CALC\_DTS(\_\_TIMCLK\_\_, \_\_CKD\_\_)                                                        \(\backslash\)}}
\DoxyCodeLine{181 \textcolor{preprocessor}{  (((\_\_CKD\_\_) == LL\_TIM\_CLOCKDIVISION\_DIV1) ? ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))         : \(\backslash\)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{   ((\_\_CKD\_\_) == LL\_TIM\_CLOCKDIVISION\_DIV2) ? ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_) >> 1U)) : \(\backslash\)}}
\DoxyCodeLine{183 \textcolor{preprocessor}{   ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_) >> 2U)))}}
\DoxyCodeLine{189 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{198 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{199 \{}
\DoxyCodeLine{200   uint16\_t Prescaler;         }
\DoxyCodeLine{206   uint32\_t CounterMode;       }
\DoxyCodeLine{212   uint32\_t Autoreload;        }
\DoxyCodeLine{221   uint32\_t ClockDivision;     }
\DoxyCodeLine{227   uint32\_t RepetitionCounter;  }
\DoxyCodeLine{240 \} LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{241 }
\DoxyCodeLine{245 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{246 \{}
\DoxyCodeLine{247   uint32\_t OCMode;        }
\DoxyCodeLine{253   uint32\_t OCState;       }
\DoxyCodeLine{259   uint32\_t OCNState;      }
\DoxyCodeLine{265   uint32\_t CompareValue;  }
\DoxyCodeLine{271   uint32\_t OCPolarity;    }
\DoxyCodeLine{277   uint32\_t OCNPolarity;   }
\DoxyCodeLine{284   uint32\_t OCIdleState;   }
\DoxyCodeLine{290   uint32\_t OCNIdleState;  }
\DoxyCodeLine{295 \} LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{296 }
\DoxyCodeLine{301 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{302 \{}
\DoxyCodeLine{303 }
\DoxyCodeLine{304   uint32\_t ICPolarity;    }
\DoxyCodeLine{310   uint32\_t ICActiveInput; }
\DoxyCodeLine{316   uint32\_t ICPrescaler;   }
\DoxyCodeLine{322   uint32\_t ICFilter;      }
\DoxyCodeLine{327 \} LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{328 }
\DoxyCodeLine{329 }
\DoxyCodeLine{333 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{334 \{}
\DoxyCodeLine{335   uint32\_t EncoderMode;     }
\DoxyCodeLine{341   uint32\_t IC1Polarity;     }
\DoxyCodeLine{347   uint32\_t IC1ActiveInput;  }
\DoxyCodeLine{353   uint32\_t IC1Prescaler;    }
\DoxyCodeLine{359   uint32\_t IC1Filter;       }
\DoxyCodeLine{365   uint32\_t IC2Polarity;      }
\DoxyCodeLine{371   uint32\_t IC2ActiveInput;  }
\DoxyCodeLine{377   uint32\_t IC2Prescaler;    }
\DoxyCodeLine{383   uint32\_t IC2Filter;       }
\DoxyCodeLine{389 \} LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{390 }
\DoxyCodeLine{394 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{395 \{}
\DoxyCodeLine{396 }
\DoxyCodeLine{397   uint32\_t IC1Polarity;        }
\DoxyCodeLine{403   uint32\_t IC1Prescaler;       }
\DoxyCodeLine{411   uint32\_t IC1Filter;          }
\DoxyCodeLine{418   uint32\_t CommutationDelay;   }
\DoxyCodeLine{425 \} LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{426 }
\DoxyCodeLine{430 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{431 \{}
\DoxyCodeLine{432   uint32\_t OSSRState;            }
\DoxyCodeLine{441   uint32\_t OSSIState;            }
\DoxyCodeLine{450   uint32\_t LockLevel;            }
\DoxyCodeLine{456   uint8\_t DeadTime;              }
\DoxyCodeLine{466   uint16\_t BreakState;           }
\DoxyCodeLine{475   uint32\_t BreakPolarity;        }
\DoxyCodeLine{484   uint32\_t BreakFilter;          }
\DoxyCodeLine{493 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{494   uint32\_t BreakAFMode;           }
\DoxyCodeLine{505 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{506   uint32\_t Break2State;          }
\DoxyCodeLine{515   uint32\_t Break2Polarity;        }
\DoxyCodeLine{524   uint32\_t Break2Filter;          }
\DoxyCodeLine{533 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{534   uint32\_t Break2AFMode;          }
\DoxyCodeLine{545 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{546   uint32\_t AutomaticOutput;      }
\DoxyCodeLine{554 \} LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{555 }
\DoxyCodeLine{559 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{560 }
\DoxyCodeLine{561 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_UIF                          TIM\_SR\_UIF           }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC1IF                        TIM\_SR\_CC1IF         }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC2IF                        TIM\_SR\_CC2IF         }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC3IF                        TIM\_SR\_CC3IF         }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC4IF                        TIM\_SR\_CC4IF         }}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC5IF                        TIM\_SR\_CC5IF         }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC6IF                        TIM\_SR\_CC6IF         }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_COMIF                        TIM\_SR\_COMIF         }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_TIF                          TIM\_SR\_TIF           }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_BIF                          TIM\_SR\_BIF           }}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_B2IF                         TIM\_SR\_B2IF          }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC1OF                        TIM\_SR\_CC1OF         }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC2OF                        TIM\_SR\_CC2OF         }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC3OF                        TIM\_SR\_CC3OF         }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC4OF                        TIM\_SR\_CC4OF         }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_SBIF                         TIM\_SR\_SBIF          }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_DISABLE            0x00000000U             }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_ENABLE             TIM\_BDTR\_BKE            }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_DISABLE            0x00000000U              }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_ENABLE             TIM\_BDTR\_BK2E            }}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define LL\_TIM\_AUTOMATICOUTPUT\_DISABLE         0x00000000U             }}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define LL\_TIM\_AUTOMATICOUTPUT\_ENABLE          TIM\_BDTR\_AOE            }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{618 }
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_UIE                        TIM\_DIER\_UIE         }}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC1IE                      TIM\_DIER\_CC1IE       }}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC2IE                      TIM\_DIER\_CC2IE       }}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC3IE                      TIM\_DIER\_CC3IE       }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC4IE                      TIM\_DIER\_CC4IE       }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_COMIE                      TIM\_DIER\_COMIE       }}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_TIE                        TIM\_DIER\_TIE         }}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_BIE                        TIM\_DIER\_BIE         }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define LL\_TIM\_UPDATESOURCE\_REGULAR            0x00000000U          }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define LL\_TIM\_UPDATESOURCE\_COUNTER            TIM\_CR1\_URS          }}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define LL\_TIM\_ONEPULSEMODE\_SINGLE             TIM\_CR1\_OPM          }}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define LL\_TIM\_ONEPULSEMODE\_REPETITIVE         0x00000000U          }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_UP                  0x00000000U          }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_DOWN                TIM\_CR1\_DIR          }}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_DOWN         TIM\_CR1\_CMS\_0        }}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_UP           TIM\_CR1\_CMS\_1        }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN      TIM\_CR1\_CMS          }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV1              0x00000000U          }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV2              TIM\_CR1\_CKD\_0        }}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV4              TIM\_CR1\_CKD\_1        }}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERDIRECTION\_UP             0x00000000U          }}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERDIRECTION\_DOWN           TIM\_CR1\_DIR          }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY        0x00000000U          }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI    TIM\_CR2\_CCUS         }}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define LL\_TIM\_CCDMAREQUEST\_CC                 0x00000000U          }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define LL\_TIM\_CCDMAREQUEST\_UPDATE             TIM\_CR2\_CCDS         }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_OFF                   0x00000000U          }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_1                     TIM\_BDTR\_LOCK\_0      }}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_2                     TIM\_BDTR\_LOCK\_1      }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_3                     TIM\_BDTR\_LOCK        }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH1                     TIM\_CCER\_CC1E     }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH1N                    TIM\_CCER\_CC1NE    }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH2                     TIM\_CCER\_CC2E     }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH2N                    TIM\_CCER\_CC2NE    }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH3                     TIM\_CCER\_CC3E     }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH3N                    TIM\_CCER\_CC3NE    }}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH4                     TIM\_CCER\_CC4E     }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH5                     TIM\_CCER\_CC5E     }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH6                     TIM\_CCER\_CC6E     }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define LL\_TIM\_OCSTATE\_DISABLE                 0x00000000U             }}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define LL\_TIM\_OCSTATE\_ENABLE                  TIM\_CCER\_CC1E           }}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{739 }
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FROZEN                   0x00000000U                                              }}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ACTIVE                   TIM\_CCMR1\_OC1M\_0                                         }}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_INACTIVE                 TIM\_CCMR1\_OC1M\_1                                         }}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_TOGGLE                   (TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FORCED\_INACTIVE          TIM\_CCMR1\_OC1M\_2                                         }}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FORCED\_ACTIVE            (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PWM1                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1)                    }}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PWM2                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0) }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_RETRIG\_OPM1              TIM\_CCMR1\_OC1M\_3                                         }}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_RETRIG\_OPM2              (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_COMBINED\_PWM1            (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_2)                    }}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_COMBINED\_PWM2            (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_2) }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM1          (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_2) }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM2          (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M)                      }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define LL\_TIM\_OCPOLARITY\_HIGH                 0x00000000U                 }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define LL\_TIM\_OCPOLARITY\_LOW                  TIM\_CCER\_CC1P               }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define LL\_TIM\_OCIDLESTATE\_LOW                 0x00000000U             }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define LL\_TIM\_OCIDLESTATE\_HIGH                TIM\_CR2\_OIS1            }}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_NONE                   0x00000000U           }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC1REFC                TIM\_CCR5\_GC5C1        }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC2REFC                TIM\_CCR5\_GC5C2        }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC3REFC                TIM\_CCR5\_GC5C3        }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_DIRECTTI            (TIM\_CCMR1\_CC1S\_0 << 16U) }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_INDIRECTTI          (TIM\_CCMR1\_CC1S\_1 << 16U) }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_TRC                 (TIM\_CCMR1\_CC1S << 16U)   }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV1                      0x00000000U                    }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV2                      (TIM\_CCMR1\_IC1PSC\_0 << 16U)    }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV4                      (TIM\_CCMR1\_IC1PSC\_1 << 16U)    }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV8                      (TIM\_CCMR1\_IC1PSC << 16U)      }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1                 0x00000000U                                                        }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N2              (TIM\_CCMR1\_IC1F\_0 << 16U)                                          }}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N4              (TIM\_CCMR1\_IC1F\_1 << 16U)                                          }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N8              ((TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV2\_N6              (TIM\_CCMR1\_IC1F\_2 << 16U)                                          }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV2\_N8              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV4\_N6              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1) << 16U)                     }}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV4\_N8              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV8\_N6              (TIM\_CCMR1\_IC1F\_3 << 16U)                                          }}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV8\_N8              ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N5             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_1) << 16U)                     }}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N6             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N8             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2) << 16U)                     }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N5             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N6             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1) << 16U)  }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N8             (TIM\_CCMR1\_IC1F << 16U)                                            }}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_RISING              0x00000000U                      }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_FALLING             TIM\_CCER\_CC1P                    }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_BOTHEDGE            (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP) }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_INTERNAL            0x00000000U                                          }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1           (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2           TIM\_SMCR\_ECE                                         }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X2\_TI1                     TIM\_SMCR\_SMS\_0                                                     }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X2\_TI2                     TIM\_SMCR\_SMS\_1                                                     }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X4\_TI12                   (TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)                                   }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_RESET                      0x00000000U                                     }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_ENABLE                     TIM\_CR2\_MMS\_0                                   }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_UPDATE                     TIM\_CR2\_MMS\_1                                   }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_CC1IF                      (TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)                 }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC1REF                     TIM\_CR2\_MMS\_2                                   }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC2REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_0)                 }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC3REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1)                 }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC4REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0) }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_RESET                     0x00000000U                                                         }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_ENABLE                    TIM\_CR2\_MMS2\_0                                                      }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_UPDATE                    TIM\_CR2\_MMS2\_1                                                      }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_CC1F                      (TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC1                       TIM\_CR2\_MMS2\_2                                                      }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC2                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC3                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5                       TIM\_CR2\_MMS2\_3                                                      }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC6                       (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISINGFALLING         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC6\_RISINGFALLING         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_RISING     (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2)                                   }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_FALLING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_RISING     (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 |TIM\_CR2\_MMS2\_1)                   }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_FALLING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0) }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_DISABLED              0x00000000U                         }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_RESET                 TIM\_SMCR\_SMS\_2                      }}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_GATED                 (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_TRIGGER               (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1)   }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER TIM\_SMCR\_SMS\_3                      }}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR0                         0x00000000U                                                     }}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR1                         TIM\_SMCR\_TS\_0                                                   }}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR2                         TIM\_SMCR\_TS\_1                                                   }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR3                         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR4                         (TIM\_SMCR\_TS\_3)                                                 }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR5                         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_3)                                 }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR6                         (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_3)                                 }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR7                         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_3)                 }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR8                         (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)                                 }}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR9                         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)                 }}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR10                        (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)                 }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR11                        (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3) }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR12                        (TIM\_SMCR\_TS\_4)                                                 }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR13                        (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_4)                                 }}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI1F\_ED                      TIM\_SMCR\_TS\_2                                                   }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI1FP1                       (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_0)                                 }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI2FP2                       (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ETRF                         (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_0)                 }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_POLARITY\_NONINVERTED        0x00000000U             }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_POLARITY\_INVERTED           TIM\_SMCR\_ETP            }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV1              0x00000000U             }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV2              TIM\_SMCR\_ETPS\_0         }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV4              TIM\_SMCR\_ETPS\_1         }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV8              TIM\_SMCR\_ETPS           }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1                0x00000000U                                          }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N2             TIM\_SMCR\_ETF\_0                                       }}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N4             TIM\_SMCR\_ETF\_1                                       }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N8             (TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV2\_N6             TIM\_SMCR\_ETF\_2                                       }}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV2\_N8             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV4\_N6             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1)                    }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV4\_N8             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV8\_N6             TIM\_SMCR\_ETF\_3                                       }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV8\_N8             (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N5            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_1)                    }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N6            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N8            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2)                    }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N5            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N6            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1)   }}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N8            TIM\_SMCR\_ETF                                         }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_GPIO        0x00000000U                                                 }\textcolor{comment}{/* !< TIM1\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP1       TIM1\_AF1\_ETRSEL\_0                                           }\textcolor{comment}{/* !< TIM1\_ETR is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP2       TIM1\_AF1\_ETRSEL\_1                                           }\textcolor{comment}{/* !< TIM1\_ETR is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD1   (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                     }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC1 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD2   (TIM1\_AF1\_ETRSEL\_2)                                         }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC1 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD3   (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                     }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC1 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC3\_AWD1   (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                     }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC3 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC3\_AWD2   (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC3 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC3\_AWD3   TIM1\_AF1\_ETRSEL\_3                                           }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC3 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{991 }
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_GPIO        0x00000000U                                                 }\textcolor{comment}{/* !< TIM8\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP1       TIM8\_AF1\_ETRSEL\_0                                           }\textcolor{comment}{/* !< TIM8\_ETR is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP2       TIM8\_AF1\_ETRSEL\_1                                           }\textcolor{comment}{/* !< TIM8\_ETR is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD1   (TIM8\_AF1\_ETRSEL\_1 | TIM8\_AF1\_ETRSEL\_0)                     }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC2 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD2   (TIM8\_AF1\_ETRSEL\_2)                                         }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC2 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD3   (TIM8\_AF1\_ETRSEL\_2 | TIM8\_AF1\_ETRSEL\_0)                     }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC2 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD1   (TIM8\_AF1\_ETRSEL\_2 | TIM8\_AF1\_ETRSEL\_1)                     }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC3 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD2   (TIM8\_AF1\_ETRSEL\_2 | TIM8\_AF1\_ETRSEL\_1 | TIM8\_AF1\_ETRSEL\_0) }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC3 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD3   TIM8\_AF1\_ETRSEL\_3                                           }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC3 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1001 }
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_GPIO        0x00000000U                                                 }\textcolor{comment}{/* !< TIM2\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP1       (TIM2\_AF1\_ETRSEL\_0)                                         }\textcolor{comment}{/* !< TIM2\_ETR is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP2       (TIM2\_AF1\_ETRSEL\_1)                                         }\textcolor{comment}{/* !< TIM2\_ETR is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_RCC\_LSE     (TIM2\_AF1\_ETRSEL\_1 | TIM8\_AF1\_ETRSEL\_0)                     }\textcolor{comment}{/* !< TIM2\_ETR is connected to RCC LSE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_SAI1\_FSA    TIM2\_AF1\_ETRSEL\_2                                           }\textcolor{comment}{/* !< TIM2\_ETR is connected to SAI1 FS\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_SAI1\_FSB    (TIM2\_AF1\_ETRSEL\_2 | TIM8\_AF1\_ETRSEL\_0)                     }\textcolor{comment}{/* !< TIM2\_ETR is connected to SAI1 FS\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1008 }
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_GPIO        0x00000000U                                                 }\textcolor{comment}{/* !< TIM3\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP1       TIM3\_AF1\_ETRSEL\_0                                           }\textcolor{comment}{/* !< TIM3\_ETR is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1011 }
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_GPIO        0x00000000U                                                 }\textcolor{comment}{/* !< TIM5\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_SAI2\_FSA    TIM5\_AF1\_ETRSEL\_0                                           }\textcolor{comment}{/* !< TIM5\_ETR is connected to SAI2 FS\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_SAI2\_FSB    TIM5\_AF1\_ETRSEL\_1                                           }\textcolor{comment}{/* !< TIM5\_ETR is connected to SAI2 FS\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_SAI4\_FSA    TIM5\_AF1\_ETRSEL\_0                                           }\textcolor{comment}{/* !< TIM5\_ETR is connected to SAI4 FS\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_SAI4\_FSB    TIM5\_AF1\_ETRSEL\_1                                           }\textcolor{comment}{/* !< TIM5\_ETR is connected to SAI4 FS\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1017 }
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_ETRSOURCE\_GPIO       0x00000000U                                                 }\textcolor{comment}{/* !< TIM23\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_ETRSOURCE\_COMP1      (TIM2\_AF1\_ETRSEL\_0)                                         }\textcolor{comment}{/* !< TIM23\_ETR is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_ETRSOURCE\_COMP2      (TIM2\_AF1\_ETRSEL\_1)                                         }\textcolor{comment}{/* !< TIM23\_ETR is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1021 }
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_ETRSOURCE\_GPIO        0x00000000U                                                }\textcolor{comment}{/* !< TIM24\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_ETRSOURCE\_SAI4\_FSA    TIM5\_AF1\_ETRSEL\_0                                          }\textcolor{comment}{/* !< TIM24\_ETR is connected to SAI4 FS\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_ETRSOURCE\_SAI4\_FSB    TIM5\_AF1\_ETRSEL\_1                                          }\textcolor{comment}{/* !< TIM24\_ETR is connected to SAI4 FS\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_ETRSOURCE\_SAI1\_FSA    (TIM2\_AF1\_ETRSEL\_1 | TIM8\_AF1\_ETRSEL\_0)                    }\textcolor{comment}{/* !< TIM24\_ETR is connected to SAI1 FS\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_ETRSOURCE\_SAI1\_FSB    TIM2\_AF1\_ETRSEL\_2                                          }\textcolor{comment}{/* !< TIM24\_ETR is connected to SAI1 FS\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1027 }
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_POLARITY\_LOW              0x00000000U               }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_POLARITY\_HIGH             TIM\_BDTR\_BKP              }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1              0x00000000U   }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N2           0x00010000U   }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N4           0x00020000U   }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N8           0x00030000U   }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV2\_N6           0x00040000U   }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV2\_N8           0x00050000U   }}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV4\_N6           0x00060000U   }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV4\_N8           0x00070000U   }}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV8\_N6           0x00080000U   }}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV8\_N8           0x00090000U   }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N5          0x000A0000U   }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N6          0x000B0000U   }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N8          0x000C0000U   }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N5          0x000D0000U   }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N6          0x000E0000U   }}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N8          0x000F0000U   }}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_POLARITY\_LOW             0x00000000U             }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_POLARITY\_HIGH            TIM\_BDTR\_BK2P           }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1             0x00000000U   }}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N2          0x00100000U   }}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N4          0x00200000U   }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N8          0x00300000U   }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N6          0x00400000U   }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N8          0x00500000U   }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N6          0x00600000U   }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N8          0x00700000U   }}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N6          0x00800000U   }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N8          0x00900000U   }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N5         0x00A00000U   }}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N6         0x00B00000U   }}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N8         0x00C00000U   }}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N5         0x00D00000U   }}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N6         0x00E00000U   }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N8         0x00F00000U   }}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define LL\_TIM\_OSSI\_DISABLE                    0x00000000U             }}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define LL\_TIM\_OSSI\_ENABLE                     TIM\_BDTR\_OSSI           }}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define LL\_TIM\_OSSR\_DISABLE                    0x00000000U             }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define LL\_TIM\_OSSR\_ENABLE                     TIM\_BDTR\_OSSR           }}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#if   defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_INPUT\_BKIN                0x00000000U  }}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_INPUT\_BKIN2               0x00000004U  }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKIN                TIM1\_AF1\_BKINE      }}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP1             TIM1\_AF1\_BKCMP1E    }}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP2             TIM1\_AF1\_BKCMP2E    }}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_DF1BK               TIM1\_AF1\_BKDF1BK0E  }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_POLARITY\_LOW               TIM1\_AF1\_BKINP           }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_POLARITY\_HIGH              0x00000000U              }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BREAK\_INPUT\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1140 }
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_AFMODE\_INPUT              0x00000000U              }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_AFMODE\_BIDIRECTIONAL      TIM\_BDTR\_BKBID           }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_AFMODE\_INPUT             0x00000000U             }}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL     TIM\_BDTR\_BK2BID         }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CR1           0x00000000U                                                      }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CR2           TIM\_DCR\_DBA\_0                                                    }}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_SMCR          TIM\_DCR\_DBA\_1                                                    }}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_DIER          (TIM\_DCR\_DBA\_1 |  TIM\_DCR\_DBA\_0)                                 }}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_SR            TIM\_DCR\_DBA\_2                                                    }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_EGR           (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR1         (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR2         (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCER          TIM\_DCR\_DBA\_3                                                    }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CNT           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_PSC           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_ARR           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_RCR           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2)                                  }}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR1          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR2          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR3          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)  }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR4          TIM\_DCR\_DBA\_4                                                    }}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_BDTR          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR3         (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR5          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR6          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)  }}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#if defined(TIM1\_AF1\_BKINE)\&\&defined(TIM1\_AF2\_BKINE)}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_AF1           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3)                                  }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_AF2           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM1\_AF1\_BKINE \&\& TIM1\_AF2\_BKINE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_TISEL         (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER       0x00000000U                                                     }}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS      TIM\_DCR\_DBL\_0                                                   }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS      TIM\_DCR\_DBL\_1                                                   }}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS      (TIM\_DCR\_DBL\_1 |  TIM\_DCR\_DBL\_0)                                }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS      TIM\_DCR\_DBL\_2                                                   }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                                 }}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS      TIM\_DCR\_DBL\_3                                                   }}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_0)                                 }}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2)                                 }}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                 }}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0) }}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS     TIM\_DCR\_DBL\_4                                                   }}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS     (TIM\_DCR\_DBL\_4 |  TIM\_DCR\_DBL\_0)                                }}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_GPIO                          0x00000000U                               }\textcolor{comment}{/* !< TIM1 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_COMP1                         TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM1 input 1 is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_GPIO                          0x00000000U                               }\textcolor{comment}{/* !< TIM8 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_COMP2                         TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM8 input 1 is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_GPIO                          0x00000000U                               }\textcolor{comment}{/* !< TIM2 input 4 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP1                         TIM\_TISEL\_TI4SEL\_0                        }\textcolor{comment}{/* !< TIM2 input 4 is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP2                         TIM\_TISEL\_TI4SEL\_1                        }\textcolor{comment}{/* !< TIM2 input 4 is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP1\_COMP2                   (TIM\_TISEL\_TI4SEL\_0 | TIM\_TISEL\_TI4SEL\_1) }\textcolor{comment}{/* !< TIM2 input 4 is connected to COMP2 OUT OR COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_GPIO                          0x00000000U                               }\textcolor{comment}{/* !< TIM3 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP1                         TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM3 input 1 is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP2                         TIM\_TISEL\_TI1SEL\_1                        }\textcolor{comment}{/* !< TIM3 input 1 is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP1\_COMP2                   (TIM\_TISEL\_TI1SEL\_0 | TIM\_TISEL\_TI1SEL\_1) }\textcolor{comment}{/* !< TIM3 input 1 is connected to COMP1 OUT or COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_GPIO                          0x00000000U                               }\textcolor{comment}{/* !< TIM5 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_CAN\_TMP                       TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM5 input 1 is connected to CAN TMP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_CAN\_RTP                       TIM\_TISEL\_TI1SEL\_1                        }\textcolor{comment}{/* !< TIM5 input 1 is connected to CAN RTP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define LL\_TIM\_TIM12\_TI1\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM12 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define LL\_TIM\_TIM12\_TI1\_RMP\_SPDIF\_FS                     TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM12 input 1 is connected to SPDIF FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM15 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_TIM2\_CH1                     TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM15 input 1 is connected to TIM2 CH1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_TIM3\_CH1                     TIM\_TISEL\_TI1SEL\_1                        }\textcolor{comment}{/* !< TIM15 input 1 is connected to TIM3 CH1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_TIM4\_CH1                     (TIM\_TISEL\_TI1SEL\_0 | TIM\_TISEL\_TI1SEL\_1) }\textcolor{comment}{/* !< TIM15 input 1 is connected to TIM4 CH1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_RCC\_LSE                      (TIM\_TISEL\_TI1SEL\_2)                      }\textcolor{comment}{/* !< TIM15 input 1 is connected to RCC LSE  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_RCC\_CSI                      (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0) }\textcolor{comment}{/* !< TIM15 input 1 is connected to RCC CSI  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_RCC\_MCO2                     (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1) }\textcolor{comment}{/* !< TIM15 input 1 is connected to RCC MCO2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM15 input 2 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_TIM2\_CH2                     (TIM\_TISEL\_TI2SEL\_0)                      }\textcolor{comment}{/* !< TIM15 input 2 is connected to TIM2 CH2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_TIM3\_CH2                     (TIM\_TISEL\_TI2SEL\_1)                      }\textcolor{comment}{/* !< TIM15 input 2 is connected to TIM3 CH2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_TIM4\_CH2                     (TIM\_TISEL\_TI2SEL\_0 | TIM\_TISEL\_TI2SEL\_1) }\textcolor{comment}{/* !< TIM15 input 2 is connected to TIM4 CH2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM16 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_RCC\_LSI                      TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM16 input 1 is connected to RCC LSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_RCC\_LSE                      TIM\_TISEL\_TI1SEL\_1                        }\textcolor{comment}{/* !< TIM16 input 1 is connected to RCC LSE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_WKUP\_IT                      (TIM\_TISEL\_TI1SEL\_0 | TIM\_TISEL\_TI1SEL\_1) }\textcolor{comment}{/* !< TIM16 input 1 is connected to WKUP\_IT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM17 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_SPDIF\_FS                     TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM17 input 1 is connected to SPDIF FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_RCC\_HSE1MHZ                  TIM\_TISEL\_TI1SEL\_1                        }\textcolor{comment}{/* !< TIM17 input 1 is connected to RCC HSE 1Mhz */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_RCC\_MCO1                     (TIM\_TISEL\_TI1SEL\_0 | TIM\_TISEL\_TI1SEL\_1) }\textcolor{comment}{/* !< TIM17 input 1 is connected to RCC MCO1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_TI4\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM23 input 4 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_TI4\_RMP\_COMP1                        TIM\_TISEL\_TI4SEL\_0                        }\textcolor{comment}{/* !< TIM23 input 4 is connected to COMP1 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_TI4\_RMP\_COMP2                        TIM\_TISEL\_TI4SEL\_1                        }\textcolor{comment}{/* !< TIM23 input 4 is connected to COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define LL\_TIM\_TIM23\_TI4\_RMP\_COMP1\_COMP2                  (TIM\_TISEL\_TI4SEL\_0 | TIM\_TISEL\_TI4SEL\_1) }\textcolor{comment}{/* !< TIM23 input 4 is connected to COMP1 OUT or COMP2 OUT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_TI1\_RMP\_GPIO                         0x00000000U                               }\textcolor{comment}{/* !< TIM24 input 1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_TI1\_RMP\_CAN\_TMP                      TIM\_TISEL\_TI1SEL\_0                        }\textcolor{comment}{/* !< TIM24 input 1 is connected to CAN TMP  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_TI1\_RMP\_CAN\_RTP                      TIM\_TISEL\_TI1SEL\_1                        }\textcolor{comment}{/* !< TIM24 input 1 is connected to CAN RTP  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define LL\_TIM\_TIM24\_TI1\_RMP\_CAN\_SOC                      (TIM\_TISEL\_TI4SEL\_0 | TIM\_TISEL\_TI4SEL\_1) }\textcolor{comment}{/* !< TIM24 input 1 is connected to CAN SOC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1343 }
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#if defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_DFBK  LL\_TIM\_BKIN\_SOURCE\_DF1BK}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BREAK\_INPUT\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1357 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define LL\_TIM\_WriteReg(\_\_INSTANCE\_\_, \_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{1373 }
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define LL\_TIM\_ReadReg(\_\_INSTANCE\_\_, \_\_REG\_\_) READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_GETFLAG\_UIFCPY(\_\_CNT\_\_)  \(\backslash\)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{  (READ\_BIT((\_\_CNT\_\_), TIM\_CNT\_UIFCPY) >> TIM\_CNT\_UIFCPY\_Pos)}}
\DoxyCodeLine{1399 }
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_, \_\_CKD\_\_, \_\_DT\_\_)  \(\backslash\)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{  ( (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((DT\_DELAY\_1+1U) * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))    ?  \(\backslash\)}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{    (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U) / TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_)))  \& DT\_DELAY\_1) :      \(\backslash\)}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((64U + (DT\_DELAY\_2+1U)) * 2U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))  ?  \(\backslash\)}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_2 | ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),   \(\backslash\)}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 1U) -\/ (uint8\_t) 64) \& DT\_DELAY\_2)) :\(\backslash\)}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((32U + (DT\_DELAY\_3+1U)) * 8U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))  ?  \(\backslash\)}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_3 | ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),  \(\backslash\)}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 3U) -\/ (uint8\_t) 32) \& DT\_DELAY\_3)) :\(\backslash\)}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((32U + (DT\_DELAY\_4+1U)) * 16U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_)))) ?  \(\backslash\)}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_4 | ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),  \(\backslash\)}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 4U) -\/ (uint8\_t) 32) \& DT\_DELAY\_4)) :\(\backslash\)}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{    0U)}}
\DoxyCodeLine{1424 }
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_, \_\_CNTCLK\_\_)   \(\backslash\)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{  (((\_\_TIMCLK\_\_) >= (\_\_CNTCLK\_\_)) ? (uint32\_t)((((\_\_TIMCLK\_\_) + (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_)) -\/ 1U) : 0U)}}
\DoxyCodeLine{1434 }
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_FREQ\_\_) \(\backslash\)}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{  ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_) + 1U)) >= (\_\_FREQ\_\_)) ? (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_) * ((\_\_PSC\_\_) + 1U))) -\/ 1U) : 0U)}}
\DoxyCodeLine{1445 }
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_)  \(\backslash\)}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{  ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_) * (uint64\_t)(\_\_DELAY\_\_)) \(\backslash\)}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{              / ((uint64\_t)1000000U * (uint64\_t)((\_\_PSC\_\_) + 1U))))}}
\DoxyCodeLine{1458 }
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_, \_\_PULSE\_\_)  \(\backslash\)}}
\DoxyCodeLine{1470 \textcolor{preprocessor}{  ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_PULSE\_\_)) \(\backslash\)}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{              + \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_DELAY\_\_))))}}
\DoxyCodeLine{1472 }
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)  \(\backslash\)}}
\DoxyCodeLine{1484 \textcolor{preprocessor}{  ((uint32\_t)(0x01U << (((\_\_ICPSC\_\_) >> 16U) >> TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1486 }
\DoxyCodeLine{1496 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1510 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1511 \{}
\DoxyCodeLine{1512   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{1513 \}}
\DoxyCodeLine{1514 }
\DoxyCodeLine{1521 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1522 \{}
\DoxyCodeLine{1523   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{1524 \}}
\DoxyCodeLine{1525 }
\DoxyCodeLine{1532 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1533 \{}
\DoxyCodeLine{1534   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{1535 \}}
\DoxyCodeLine{1536 }
\DoxyCodeLine{1543 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1544 \{}
\DoxyCodeLine{1545   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{1546 \}}
\DoxyCodeLine{1547 }
\DoxyCodeLine{1554 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1555 \{}
\DoxyCodeLine{1556   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{1557 \}}
\DoxyCodeLine{1558 }
\DoxyCodeLine{1565 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1566 \{}
\DoxyCodeLine{1567   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}}) == (uint32\_t)RESET) ? 1UL : 0UL);}
\DoxyCodeLine{1568 \}}
\DoxyCodeLine{1569 }
\DoxyCodeLine{1586 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t UpdateSource)}
\DoxyCodeLine{1587 \{}
\DoxyCodeLine{1588   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}, UpdateSource);}
\DoxyCodeLine{1589 \}}
\DoxyCodeLine{1590 }
\DoxyCodeLine{1599 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1600 \{}
\DoxyCodeLine{1601   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{1602 \}}
\DoxyCodeLine{1603 }
\DoxyCodeLine{1613 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OnePulseMode)}
\DoxyCodeLine{1614 \{}
\DoxyCodeLine{1615   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}, OnePulseMode);}
\DoxyCodeLine{1616 \}}
\DoxyCodeLine{1617 }
\DoxyCodeLine{1626 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1627 \{}
\DoxyCodeLine{1628   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{1629 \}}
\DoxyCodeLine{1630 }
\DoxyCodeLine{1650 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CounterMode)}
\DoxyCodeLine{1651 \{}
\DoxyCodeLine{1652   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}), CounterMode);}
\DoxyCodeLine{1653 \}}
\DoxyCodeLine{1654 }
\DoxyCodeLine{1670 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1671 \{}
\DoxyCodeLine{1672   uint32\_t counter\_mode;}
\DoxyCodeLine{1673 }
\DoxyCodeLine{1674   counter\_mode = (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{1675 }
\DoxyCodeLine{1676   \textcolor{keywordflow}{if} (counter\_mode == 0U)}
\DoxyCodeLine{1677   \{}
\DoxyCodeLine{1678     counter\_mode = (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{1679   \}}
\DoxyCodeLine{1680 }
\DoxyCodeLine{1681   \textcolor{keywordflow}{return} counter\_mode;}
\DoxyCodeLine{1682 \}}
\DoxyCodeLine{1683 }
\DoxyCodeLine{1690 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1691 \{}
\DoxyCodeLine{1692   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{1693 \}}
\DoxyCodeLine{1694 }
\DoxyCodeLine{1701 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1702 \{}
\DoxyCodeLine{1703   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{1704 \}}
\DoxyCodeLine{1705 }
\DoxyCodeLine{1712 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1713 \{}
\DoxyCodeLine{1714   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})) ? 1UL : 0UL);}
\DoxyCodeLine{1715 \}}
\DoxyCodeLine{1716 }
\DoxyCodeLine{1731 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ClockDivision)}
\DoxyCodeLine{1732 \{}
\DoxyCodeLine{1733   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}, ClockDivision);}
\DoxyCodeLine{1734 \}}
\DoxyCodeLine{1735 }
\DoxyCodeLine{1749 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1750 \{}
\DoxyCodeLine{1751   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{1752 \}}
\DoxyCodeLine{1753 }
\DoxyCodeLine{1763 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Counter)}
\DoxyCodeLine{1764 \{}
\DoxyCodeLine{1765   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}, Counter);}
\DoxyCodeLine{1766 \}}
\DoxyCodeLine{1767 }
\DoxyCodeLine{1776 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1777 \{}
\DoxyCodeLine{1778   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}));}
\DoxyCodeLine{1779 \}}
\DoxyCodeLine{1780 }
\DoxyCodeLine{1789 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetDirection(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1790 \{}
\DoxyCodeLine{1791   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{1792 \}}
\DoxyCodeLine{1793 }
\DoxyCodeLine{1805 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Prescaler)}
\DoxyCodeLine{1806 \{}
\DoxyCodeLine{1807   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}, Prescaler);}
\DoxyCodeLine{1808 \}}
\DoxyCodeLine{1809 }
\DoxyCodeLine{1816 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1817 \{}
\DoxyCodeLine{1818   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}));}
\DoxyCodeLine{1819 \}}
\DoxyCodeLine{1820 }
\DoxyCodeLine{1832 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t AutoReload)}
\DoxyCodeLine{1833 \{}
\DoxyCodeLine{1834   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}, AutoReload);}
\DoxyCodeLine{1835 \}}
\DoxyCodeLine{1836 }
\DoxyCodeLine{1845 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1846 \{}
\DoxyCodeLine{1847   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}));}
\DoxyCodeLine{1848 \}}
\DoxyCodeLine{1849 }
\DoxyCodeLine{1860 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t RepetitionCounter)}
\DoxyCodeLine{1861 \{}
\DoxyCodeLine{1862   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}, RepetitionCounter);}
\DoxyCodeLine{1863 \}}
\DoxyCodeLine{1864 }
\DoxyCodeLine{1873 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1874 \{}
\DoxyCodeLine{1875   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}));}
\DoxyCodeLine{1876 \}}
\DoxyCodeLine{1877 }
\DoxyCodeLine{1886 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1887 \{}
\DoxyCodeLine{1888   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{1889 \}}
\DoxyCodeLine{1890 }
\DoxyCodeLine{1897 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1898 \{}
\DoxyCodeLine{1899   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{1900 \}}
\DoxyCodeLine{1901 }
\DoxyCodeLine{1907 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveUIFCPY(uint32\_t Counter)}
\DoxyCodeLine{1908 \{}
\DoxyCodeLine{1909   \textcolor{keywordflow}{return} (((Counter \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}})) ? 1UL : 0UL);}
\DoxyCodeLine{1910 \}}
\DoxyCodeLine{1911 }
\DoxyCodeLine{1930 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1931 \{}
\DoxyCodeLine{1932   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{1933 \}}
\DoxyCodeLine{1934 }
\DoxyCodeLine{1943 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1944 \{}
\DoxyCodeLine{1945   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{1946 \}}
\DoxyCodeLine{1947 }
\DoxyCodeLine{1959 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CCUpdateSource)}
\DoxyCodeLine{1960 \{}
\DoxyCodeLine{1961   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}}, CCUpdateSource);}
\DoxyCodeLine{1962 \}}
\DoxyCodeLine{1963 }
\DoxyCodeLine{1973 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DMAReqTrigger)}
\DoxyCodeLine{1974 \{}
\DoxyCodeLine{1975   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}, DMAReqTrigger);}
\DoxyCodeLine{1976 \}}
\DoxyCodeLine{1977 }
\DoxyCodeLine{1986 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_CC\_GetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1987 \{}
\DoxyCodeLine{1988   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{1989 \}}
\DoxyCodeLine{1990 }
\DoxyCodeLine{2005 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t LockLevel)}
\DoxyCodeLine{2006 \{}
\DoxyCodeLine{2007   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}}, LockLevel);}
\DoxyCodeLine{2008 \}}
\DoxyCodeLine{2009 }
\DoxyCodeLine{2034 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2035 \{}
\DoxyCodeLine{2036   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, Channels);}
\DoxyCodeLine{2037 \}}
\DoxyCodeLine{2038 }
\DoxyCodeLine{2063 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2064 \{}
\DoxyCodeLine{2065   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, Channels);}
\DoxyCodeLine{2066 \}}
\DoxyCodeLine{2067 }
\DoxyCodeLine{2092 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_CC\_IsEnabledChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2093 \{}
\DoxyCodeLine{2094   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, Channels) == (Channels)) ? 1UL : 0UL);}
\DoxyCodeLine{2095 \}}
\DoxyCodeLine{2096 }
\DoxyCodeLine{2137 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{2138 \{}
\DoxyCodeLine{2139   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2140   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2141   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2142   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{2143              (Configuration \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2144   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{2145              (Configuration \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}) << SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2146 \}}
\DoxyCodeLine{2147 }
\DoxyCodeLine{2182 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Mode)}
\DoxyCodeLine{2183 \{}
\DoxyCodeLine{2184   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2185   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2186   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_OCxx[iChannel]), Mode << SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{2187 \}}
\DoxyCodeLine{2188 }
\DoxyCodeLine{2221 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2222 \{}
\DoxyCodeLine{2223   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2224   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2225   \textcolor{keywordflow}{return} (READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_OCxx[iChannel])) >> SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{2226 \}}
\DoxyCodeLine{2227 }
\DoxyCodeLine{2255 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Polarity)}
\DoxyCodeLine{2256 \{}
\DoxyCodeLine{2257   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2258   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel]),  Polarity << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2259 \}}
\DoxyCodeLine{2260 }
\DoxyCodeLine{2287 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2288 \{}
\DoxyCodeLine{2289   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2290   \textcolor{keywordflow}{return} (READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel])) >> SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2291 \}}
\DoxyCodeLine{2292 }
\DoxyCodeLine{2324 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t IdleState)}
\DoxyCodeLine{2325 \{}
\DoxyCodeLine{2326   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2327   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel]),  IdleState << SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2328 \}}
\DoxyCodeLine{2329 }
\DoxyCodeLine{2356 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2357 \{}
\DoxyCodeLine{2358   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2359   \textcolor{keywordflow}{return} (READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel])) >> SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2360 \}}
\DoxyCodeLine{2361 }
\DoxyCodeLine{2381 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2382 \{}
\DoxyCodeLine{2383   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2384   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2385   SET\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2386 }
\DoxyCodeLine{2387 \}}
\DoxyCodeLine{2388 }
\DoxyCodeLine{2407 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2408 \{}
\DoxyCodeLine{2409   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2410   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2411   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2412 }
\DoxyCodeLine{2413 \}}
\DoxyCodeLine{2414 }
\DoxyCodeLine{2433 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_IsEnabledFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2434 \{}
\DoxyCodeLine{2435   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2436   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2437   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{2438   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{2439 \}}
\DoxyCodeLine{2440 }
\DoxyCodeLine{2459 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2460 \{}
\DoxyCodeLine{2461   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2462   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2463   SET\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2464 \}}
\DoxyCodeLine{2465 }
\DoxyCodeLine{2484 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2485 \{}
\DoxyCodeLine{2486   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2487   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2488   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2489 \}}
\DoxyCodeLine{2490 }
\DoxyCodeLine{2509 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_IsEnabledPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2510 \{}
\DoxyCodeLine{2511   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2512   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2513   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{2514   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{2515 \}}
\DoxyCodeLine{2516 }
\DoxyCodeLine{2538 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2539 \{}
\DoxyCodeLine{2540   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2541   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2542   SET\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2543 \}}
\DoxyCodeLine{2544 }
\DoxyCodeLine{2565 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2566 \{}
\DoxyCodeLine{2567   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2568   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2569   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2570 \}}
\DoxyCodeLine{2571 }
\DoxyCodeLine{2594 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_IsEnabledClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2595 \{}
\DoxyCodeLine{2596   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2597   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2598   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{2599   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{2600 \}}
\DoxyCodeLine{2601 }
\DoxyCodeLine{2613 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DeadTime)}
\DoxyCodeLine{2614 \{}
\DoxyCodeLine{2615   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}}, DeadTime);}
\DoxyCodeLine{2616 \}}
\DoxyCodeLine{2617 }
\DoxyCodeLine{2630 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2631 \{}
\DoxyCodeLine{2632   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}, CompareValue);}
\DoxyCodeLine{2633 \}}
\DoxyCodeLine{2634 }
\DoxyCodeLine{2647 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2648 \{}
\DoxyCodeLine{2649   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}, CompareValue);}
\DoxyCodeLine{2650 \}}
\DoxyCodeLine{2651 }
\DoxyCodeLine{2664 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2665 \{}
\DoxyCodeLine{2666   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}, CompareValue);}
\DoxyCodeLine{2667 \}}
\DoxyCodeLine{2668 }
\DoxyCodeLine{2681 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2682 \{}
\DoxyCodeLine{2683   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}, CompareValue);}
\DoxyCodeLine{2684 \}}
\DoxyCodeLine{2685 }
\DoxyCodeLine{2695 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2696 \{}
\DoxyCodeLine{2697   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}, CompareValue);}
\DoxyCodeLine{2698 \}}
\DoxyCodeLine{2699 }
\DoxyCodeLine{2709 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2710 \{}
\DoxyCodeLine{2711   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}}, CompareValue);}
\DoxyCodeLine{2712 \}}
\DoxyCodeLine{2713 }
\DoxyCodeLine{2725 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2726 \{}
\DoxyCodeLine{2727   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{2728 \}}
\DoxyCodeLine{2729 }
\DoxyCodeLine{2741 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2742 \{}
\DoxyCodeLine{2743   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{2744 \}}
\DoxyCodeLine{2745 }
\DoxyCodeLine{2757 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2758 \{}
\DoxyCodeLine{2759   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{2760 \}}
\DoxyCodeLine{2761 }
\DoxyCodeLine{2773 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2774 \{}
\DoxyCodeLine{2775   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{2776 \}}
\DoxyCodeLine{2777 }
\DoxyCodeLine{2786 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2787 \{}
\DoxyCodeLine{2788   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}));}
\DoxyCodeLine{2789 \}}
\DoxyCodeLine{2790 }
\DoxyCodeLine{2799 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2800 \{}
\DoxyCodeLine{2801   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}}));}
\DoxyCodeLine{2802 \}}
\DoxyCodeLine{2803 }
\DoxyCodeLine{2819 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetCH5CombinedChannels(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t GroupCH5)}
\DoxyCodeLine{2820 \{}
\DoxyCodeLine{2821   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}}), GroupCH5);}
\DoxyCodeLine{2822 \}}
\DoxyCodeLine{2823 }
\DoxyCodeLine{2866 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{2867 \{}
\DoxyCodeLine{2868   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2869   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2870   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{2871              ((Configuration >> 16U) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))                \(\backslash\)}
\DoxyCodeLine{2872              << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2873   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{2874              (Configuration \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})) << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2875 \}}
\DoxyCodeLine{2876 }
\DoxyCodeLine{2895 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICActiveInput)}
\DoxyCodeLine{2896 \{}
\DoxyCodeLine{2897   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2898   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2899   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2900 \}}
\DoxyCodeLine{2901 }
\DoxyCodeLine{2919 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2920 \{}
\DoxyCodeLine{2921   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2922   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2923   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{2924 \}}
\DoxyCodeLine{2925 }
\DoxyCodeLine{2945 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICPrescaler)}
\DoxyCodeLine{2946 \{}
\DoxyCodeLine{2947   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2948   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2949   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2950 \}}
\DoxyCodeLine{2951 }
\DoxyCodeLine{2970 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2971 \{}
\DoxyCodeLine{2972   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2973   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2974   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{2975 \}}
\DoxyCodeLine{2976 }
\DoxyCodeLine{3008 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICFilter)}
\DoxyCodeLine{3009 \{}
\DoxyCodeLine{3010   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3011   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3012   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{3013 \}}
\DoxyCodeLine{3014 }
\DoxyCodeLine{3045 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3046 \{}
\DoxyCodeLine{3047   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3048   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3049   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{3050 \}}
\DoxyCodeLine{3051 }
\DoxyCodeLine{3074 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICPolarity)}
\DoxyCodeLine{3075 \{}
\DoxyCodeLine{3076   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3077   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{3078              ICPolarity << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3079 \}}
\DoxyCodeLine{3080 }
\DoxyCodeLine{3102 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3103 \{}
\DoxyCodeLine{3104   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3105   \textcolor{keywordflow}{return} (READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel])) >>}
\DoxyCodeLine{3106           SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3107 \}}
\DoxyCodeLine{3108 }
\DoxyCodeLine{3117 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3118 \{}
\DoxyCodeLine{3119   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{3120 \}}
\DoxyCodeLine{3121 }
\DoxyCodeLine{3130 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3131 \{}
\DoxyCodeLine{3132   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{3133 \}}
\DoxyCodeLine{3134 }
\DoxyCodeLine{3143 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_IsEnabledXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3144 \{}
\DoxyCodeLine{3145   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})) ? 1UL : 0UL);}
\DoxyCodeLine{3146 \}}
\DoxyCodeLine{3147 }
\DoxyCodeLine{3159 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3160 \{}
\DoxyCodeLine{3161   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{3162 \}}
\DoxyCodeLine{3163 }
\DoxyCodeLine{3175 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3176 \{}
\DoxyCodeLine{3177   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{3178 \}}
\DoxyCodeLine{3179 }
\DoxyCodeLine{3191 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3192 \{}
\DoxyCodeLine{3193   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{3194 \}}
\DoxyCodeLine{3195 }
\DoxyCodeLine{3207 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3208 \{}
\DoxyCodeLine{3209   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{3210 \}}
\DoxyCodeLine{3211 }
\DoxyCodeLine{3228 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3229 \{}
\DoxyCodeLine{3230   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{3231 \}}
\DoxyCodeLine{3232 }
\DoxyCodeLine{3241 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3242 \{}
\DoxyCodeLine{3243   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{3244 \}}
\DoxyCodeLine{3245 }
\DoxyCodeLine{3254 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3255 \{}
\DoxyCodeLine{3256   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3257 \}}
\DoxyCodeLine{3258 }
\DoxyCodeLine{3278 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetClockSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ClockSource)}
\DoxyCodeLine{3279 \{}
\DoxyCodeLine{3280   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}, ClockSource);}
\DoxyCodeLine{3281 \}}
\DoxyCodeLine{3282 }
\DoxyCodeLine{3295 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t EncoderMode)}
\DoxyCodeLine{3296 \{}
\DoxyCodeLine{3297   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}, EncoderMode);}
\DoxyCodeLine{3298 \}}
\DoxyCodeLine{3299 }
\DoxyCodeLine{3324 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TimerSynchronization)}
\DoxyCodeLine{3325 \{}
\DoxyCodeLine{3326   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}}, TimerSynchronization);}
\DoxyCodeLine{3327 \}}
\DoxyCodeLine{3328 }
\DoxyCodeLine{3354 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerOutput2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ADCSynchronization)}
\DoxyCodeLine{3355 \{}
\DoxyCodeLine{3356   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\_CR2\_MMS2}}, ADCSynchronization);}
\DoxyCodeLine{3357 \}}
\DoxyCodeLine{3358 }
\DoxyCodeLine{3373 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t SlaveMode)}
\DoxyCodeLine{3374 \{}
\DoxyCodeLine{3375   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}, SlaveMode);}
\DoxyCodeLine{3376 \}}
\DoxyCodeLine{3377 }
\DoxyCodeLine{3407 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TriggerInput)}
\DoxyCodeLine{3408 \{}
\DoxyCodeLine{3409   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}}, TriggerInput);}
\DoxyCodeLine{3410 \}}
\DoxyCodeLine{3411 }
\DoxyCodeLine{3420 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3421 \{}
\DoxyCodeLine{3422   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{3423 \}}
\DoxyCodeLine{3424 }
\DoxyCodeLine{3433 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3434 \{}
\DoxyCodeLine{3435   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{3436 \}}
\DoxyCodeLine{3437 }
\DoxyCodeLine{3446 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3447 \{}
\DoxyCodeLine{3448   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})) ? 1UL : 0UL);}
\DoxyCodeLine{3449 \}}
\DoxyCodeLine{3450 }
\DoxyCodeLine{3486 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigETR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ETRPolarity, uint32\_t ETRPrescaler,}
\DoxyCodeLine{3487                                       uint32\_t ETRFilter)}
\DoxyCodeLine{3488 \{}
\DoxyCodeLine{3489   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}}, ETRPolarity | ETRPrescaler | ETRFilter);}
\DoxyCodeLine{3490 \}}
\DoxyCodeLine{3491 }
\DoxyCodeLine{3555 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetETRSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ETRSource)}
\DoxyCodeLine{3556 \{}
\DoxyCodeLine{3557   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}}, TIMx\_AF1\_ETRSEL, ETRSource);}
\DoxyCodeLine{3558 \}}
\DoxyCodeLine{3559 }
\DoxyCodeLine{3575 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3576 \{}
\DoxyCodeLine{3577   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{3578 \}}
\DoxyCodeLine{3579 }
\DoxyCodeLine{3588 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3589 \{}
\DoxyCodeLine{3590   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{3591 \}}
\DoxyCodeLine{3592 }
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{3636 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakPolarity, uint32\_t BreakFilter,}
\DoxyCodeLine{3637                                       uint32\_t BreakAFMode)}
\DoxyCodeLine{3638 \{}
\DoxyCodeLine{3639   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}}, BreakPolarity | BreakFilter | BreakAFMode);}
\DoxyCodeLine{3640 \}}
\DoxyCodeLine{3641 }
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3672 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakPolarity,}
\DoxyCodeLine{3673                                       uint32\_t BreakFilter)}
\DoxyCodeLine{3674 \{}
\DoxyCodeLine{3675   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}}, BreakPolarity | BreakFilter);}
\DoxyCodeLine{3676 \}}
\DoxyCodeLine{3677 }
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3679 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{3690 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisarmBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3691 \{}
\DoxyCodeLine{3692   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{3693 \}}
\DoxyCodeLine{3694 }
\DoxyCodeLine{3702 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ReArmBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3703 \{}
\DoxyCodeLine{3704   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{3705 \}}
\DoxyCodeLine{3706 }
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3716 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3717 \{}
\DoxyCodeLine{3718   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{3719 \}}
\DoxyCodeLine{3720 }
\DoxyCodeLine{3729 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3730 \{}
\DoxyCodeLine{3731   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{3732 \}}
\DoxyCodeLine{3733 }
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{3777 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Break2Polarity, uint32\_t Break2Filter,}
\DoxyCodeLine{3778                                        uint32\_t Break2AFMode)}
\DoxyCodeLine{3779 \{}
\DoxyCodeLine{3780   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}}, Break2Polarity | Break2Filter | Break2AFMode);}
\DoxyCodeLine{3781 \}}
\DoxyCodeLine{3782 }
\DoxyCodeLine{3783 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3813 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Break2Polarity, uint32\_t Break2Filter)}
\DoxyCodeLine{3814 \{}
\DoxyCodeLine{3815   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}}, Break2Polarity | Break2Filter);}
\DoxyCodeLine{3816 \}}
\DoxyCodeLine{3817 }
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{3830 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisarmBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3831 \{}
\DoxyCodeLine{3832   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{3833 \}}
\DoxyCodeLine{3834 }
\DoxyCodeLine{3842 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ReArmBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3843 \{}
\DoxyCodeLine{3844   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{3845 \}}
\DoxyCodeLine{3846 }
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3863 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetOffStates(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OffStateIdle, uint32\_t OffStateRun)}
\DoxyCodeLine{3864 \{}
\DoxyCodeLine{3865   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}}, OffStateIdle | OffStateRun);}
\DoxyCodeLine{3866 \}}
\DoxyCodeLine{3867 }
\DoxyCodeLine{3876 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3877 \{}
\DoxyCodeLine{3878   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{3879 \}}
\DoxyCodeLine{3880 }
\DoxyCodeLine{3889 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3890 \{}
\DoxyCodeLine{3891   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{3892 \}}
\DoxyCodeLine{3893 }
\DoxyCodeLine{3902 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3903 \{}
\DoxyCodeLine{3904   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3905 \}}
\DoxyCodeLine{3906 }
\DoxyCodeLine{3917 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3918 \{}
\DoxyCodeLine{3919   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{3920 \}}
\DoxyCodeLine{3921 }
\DoxyCodeLine{3932 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3933 \{}
\DoxyCodeLine{3934   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{3935 \}}
\DoxyCodeLine{3936 }
\DoxyCodeLine{3945 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3946 \{}
\DoxyCodeLine{3947   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3948 \}}
\DoxyCodeLine{3949 }
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#if defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{3974 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source)}
\DoxyCodeLine{3975 \{}
\DoxyCodeLine{3976   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}}) + BreakInput));}
\DoxyCodeLine{3977   SET\_BIT(*pReg, Source);}
\DoxyCodeLine{3978 \}}
\DoxyCodeLine{3979 }
\DoxyCodeLine{4003 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source)}
\DoxyCodeLine{4004 \{}
\DoxyCodeLine{4005   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}}) + BreakInput));}
\DoxyCodeLine{4006   CLEAR\_BIT(*pReg, Source);}
\DoxyCodeLine{4007 \}}
\DoxyCodeLine{4008 }
\DoxyCodeLine{4032 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetBreakInputSourcePolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source,}
\DoxyCodeLine{4033                                                         uint32\_t Polarity)}
\DoxyCodeLine{4034 \{}
\DoxyCodeLine{4035   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}}) + BreakInput));}
\DoxyCodeLine{4036   MODIFY\_REG(*pReg, (TIMx\_AF1\_BKINP << TIM\_POSITION\_BRK\_SOURCE), (Polarity << TIM\_POSITION\_BRK\_SOURCE));}
\DoxyCodeLine{4037 \}}
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BREAK\_INPUT\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4100 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DMABurstBaseAddress, uint32\_t DMABurstLength)}
\DoxyCodeLine{4101 \{}
\DoxyCodeLine{4102   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}), (DMABurstBaseAddress | DMABurstLength));}
\DoxyCodeLine{4103 \}}
\DoxyCodeLine{4104 }
\DoxyCodeLine{4185 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Remap)}
\DoxyCodeLine{4186 \{}
\DoxyCodeLine{4187   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}{TISEL}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5168e7f269c569c733b656bb86b5c3a5}{TIM\_TISEL\_TI1SEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d8ae0f229b42960fe34be62a3b499}{TIM\_TISEL\_TI2SEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19a6840ec57afc1b9ae48703f60fc1}{TIM\_TISEL\_TI3SEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff9d6247daaa7bdbd6f009ab80d595}{TIM\_TISEL\_TI4SEL}}), Remap);}
\DoxyCodeLine{4188 \}}
\DoxyCodeLine{4189 }
\DoxyCodeLine{4203 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4204 \{}
\DoxyCodeLine{4205   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{4206 \}}
\DoxyCodeLine{4207 }
\DoxyCodeLine{4214 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4215 \{}
\DoxyCodeLine{4216   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4217 \}}
\DoxyCodeLine{4218 }
\DoxyCodeLine{4225 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4226 \{}
\DoxyCodeLine{4227   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{4228 \}}
\DoxyCodeLine{4229 }
\DoxyCodeLine{4236 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4237 \{}
\DoxyCodeLine{4238   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4239 \}}
\DoxyCodeLine{4240 }
\DoxyCodeLine{4247 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4248 \{}
\DoxyCodeLine{4249   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{4250 \}}
\DoxyCodeLine{4251 }
\DoxyCodeLine{4258 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4259 \{}
\DoxyCodeLine{4260   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4261 \}}
\DoxyCodeLine{4262 }
\DoxyCodeLine{4269 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4270 \{}
\DoxyCodeLine{4271   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{4272 \}}
\DoxyCodeLine{4273 }
\DoxyCodeLine{4280 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4281 \{}
\DoxyCodeLine{4282   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4283 \}}
\DoxyCodeLine{4284 }
\DoxyCodeLine{4291 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4292 \{}
\DoxyCodeLine{4293   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{4294 \}}
\DoxyCodeLine{4295 }
\DoxyCodeLine{4302 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4303 \{}
\DoxyCodeLine{4304   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4305 \}}
\DoxyCodeLine{4306 }
\DoxyCodeLine{4313 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4314 \{}
\DoxyCodeLine{4315   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}));}
\DoxyCodeLine{4316 \}}
\DoxyCodeLine{4317 }
\DoxyCodeLine{4324 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4325 \{}
\DoxyCodeLine{4326   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4327 \}}
\DoxyCodeLine{4328 }
\DoxyCodeLine{4335 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4336 \{}
\DoxyCodeLine{4337   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}));}
\DoxyCodeLine{4338 \}}
\DoxyCodeLine{4339 }
\DoxyCodeLine{4346 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4347 \{}
\DoxyCodeLine{4348   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4349 \}}
\DoxyCodeLine{4350 }
\DoxyCodeLine{4357 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4358 \{}
\DoxyCodeLine{4359   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{4360 \}}
\DoxyCodeLine{4361 }
\DoxyCodeLine{4368 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4369 \{}
\DoxyCodeLine{4370   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4371 \}}
\DoxyCodeLine{4372 }
\DoxyCodeLine{4379 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4380 \{}
\DoxyCodeLine{4381   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{4382 \}}
\DoxyCodeLine{4383 }
\DoxyCodeLine{4390 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4391 \{}
\DoxyCodeLine{4392   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4393 \}}
\DoxyCodeLine{4394 }
\DoxyCodeLine{4401 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4402 \{}
\DoxyCodeLine{4403   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{4404 \}}
\DoxyCodeLine{4405 }
\DoxyCodeLine{4412 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4413 \{}
\DoxyCodeLine{4414   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4415 \}}
\DoxyCodeLine{4416 }
\DoxyCodeLine{4423 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4424 \{}
\DoxyCodeLine{4425   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}));}
\DoxyCodeLine{4426 \}}
\DoxyCodeLine{4427 }
\DoxyCodeLine{4434 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4435 \{}
\DoxyCodeLine{4436   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4437 \}}
\DoxyCodeLine{4438 }
\DoxyCodeLine{4445 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4446 \{}
\DoxyCodeLine{4447   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{4448 \}}
\DoxyCodeLine{4449 }
\DoxyCodeLine{4457 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4458 \{}
\DoxyCodeLine{4459   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4460 \}}
\DoxyCodeLine{4461 }
\DoxyCodeLine{4468 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4469 \{}
\DoxyCodeLine{4470   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{4471 \}}
\DoxyCodeLine{4472 }
\DoxyCodeLine{4480 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4481 \{}
\DoxyCodeLine{4482   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4483 \}}
\DoxyCodeLine{4484 }
\DoxyCodeLine{4491 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4492 \{}
\DoxyCodeLine{4493   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{4494 \}}
\DoxyCodeLine{4495 }
\DoxyCodeLine{4503 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4504 \{}
\DoxyCodeLine{4505   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4506 \}}
\DoxyCodeLine{4507 }
\DoxyCodeLine{4514 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4515 \{}
\DoxyCodeLine{4516   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{4517 \}}
\DoxyCodeLine{4518 }
\DoxyCodeLine{4526 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4527 \{}
\DoxyCodeLine{4528   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4529 \}}
\DoxyCodeLine{4530 }
\DoxyCodeLine{4537 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_SYSBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4538 \{}
\DoxyCodeLine{4539   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}));}
\DoxyCodeLine{4540 \}}
\DoxyCodeLine{4541 }
\DoxyCodeLine{4548 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_SYSBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4549 \{}
\DoxyCodeLine{4550   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4551 \}}
\DoxyCodeLine{4552 }
\DoxyCodeLine{4566 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4567 \{}
\DoxyCodeLine{4568   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{4569 \}}
\DoxyCodeLine{4570 }
\DoxyCodeLine{4577 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4578 \{}
\DoxyCodeLine{4579   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{4580 \}}
\DoxyCodeLine{4581 }
\DoxyCodeLine{4588 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4589 \{}
\DoxyCodeLine{4590   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4591 \}}
\DoxyCodeLine{4592 }
\DoxyCodeLine{4599 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4600 \{}
\DoxyCodeLine{4601   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{4602 \}}
\DoxyCodeLine{4603 }
\DoxyCodeLine{4610 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4611 \{}
\DoxyCodeLine{4612   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{4613 \}}
\DoxyCodeLine{4614 }
\DoxyCodeLine{4621 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4622 \{}
\DoxyCodeLine{4623   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4624 \}}
\DoxyCodeLine{4625 }
\DoxyCodeLine{4632 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4633 \{}
\DoxyCodeLine{4634   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{4635 \}}
\DoxyCodeLine{4636 }
\DoxyCodeLine{4643 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4644 \{}
\DoxyCodeLine{4645   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{4646 \}}
\DoxyCodeLine{4647 }
\DoxyCodeLine{4654 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4655 \{}
\DoxyCodeLine{4656   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4657 \}}
\DoxyCodeLine{4658 }
\DoxyCodeLine{4665 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4666 \{}
\DoxyCodeLine{4667   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{4668 \}}
\DoxyCodeLine{4669 }
\DoxyCodeLine{4676 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4677 \{}
\DoxyCodeLine{4678   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{4679 \}}
\DoxyCodeLine{4680 }
\DoxyCodeLine{4687 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4688 \{}
\DoxyCodeLine{4689   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4690 \}}
\DoxyCodeLine{4691 }
\DoxyCodeLine{4698 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4699 \{}
\DoxyCodeLine{4700   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{4701 \}}
\DoxyCodeLine{4702 }
\DoxyCodeLine{4709 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4710 \{}
\DoxyCodeLine{4711   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{4712 \}}
\DoxyCodeLine{4713 }
\DoxyCodeLine{4720 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4721 \{}
\DoxyCodeLine{4722   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4723 \}}
\DoxyCodeLine{4724 }
\DoxyCodeLine{4731 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4732 \{}
\DoxyCodeLine{4733   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{4734 \}}
\DoxyCodeLine{4735 }
\DoxyCodeLine{4742 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4743 \{}
\DoxyCodeLine{4744   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{4745 \}}
\DoxyCodeLine{4746 }
\DoxyCodeLine{4753 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4754 \{}
\DoxyCodeLine{4755   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4756 \}}
\DoxyCodeLine{4757 }
\DoxyCodeLine{4764 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4765 \{}
\DoxyCodeLine{4766   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{4767 \}}
\DoxyCodeLine{4768 }
\DoxyCodeLine{4775 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4776 \{}
\DoxyCodeLine{4777   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{4778 \}}
\DoxyCodeLine{4779 }
\DoxyCodeLine{4786 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4787 \{}
\DoxyCodeLine{4788   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4789 \}}
\DoxyCodeLine{4790 }
\DoxyCodeLine{4797 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4798 \{}
\DoxyCodeLine{4799   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{4800 \}}
\DoxyCodeLine{4801 }
\DoxyCodeLine{4808 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4809 \{}
\DoxyCodeLine{4810   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{4811 \}}
\DoxyCodeLine{4812 }
\DoxyCodeLine{4819 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4820 \{}
\DoxyCodeLine{4821   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4822 \}}
\DoxyCodeLine{4823 }
\DoxyCodeLine{4837 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4838 \{}
\DoxyCodeLine{4839   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{4840 \}}
\DoxyCodeLine{4841 }
\DoxyCodeLine{4848 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4849 \{}
\DoxyCodeLine{4850   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{4851 \}}
\DoxyCodeLine{4852 }
\DoxyCodeLine{4859 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4860 \{}
\DoxyCodeLine{4861   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4862 \}}
\DoxyCodeLine{4863 }
\DoxyCodeLine{4870 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4871 \{}
\DoxyCodeLine{4872   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{4873 \}}
\DoxyCodeLine{4874 }
\DoxyCodeLine{4881 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4882 \{}
\DoxyCodeLine{4883   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{4884 \}}
\DoxyCodeLine{4885 }
\DoxyCodeLine{4892 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4893 \{}
\DoxyCodeLine{4894   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4895 \}}
\DoxyCodeLine{4896 }
\DoxyCodeLine{4903 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4904 \{}
\DoxyCodeLine{4905   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{4906 \}}
\DoxyCodeLine{4907 }
\DoxyCodeLine{4914 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4915 \{}
\DoxyCodeLine{4916   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{4917 \}}
\DoxyCodeLine{4918 }
\DoxyCodeLine{4925 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4926 \{}
\DoxyCodeLine{4927   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4928 \}}
\DoxyCodeLine{4929 }
\DoxyCodeLine{4936 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4937 \{}
\DoxyCodeLine{4938   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{4939 \}}
\DoxyCodeLine{4940 }
\DoxyCodeLine{4947 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4948 \{}
\DoxyCodeLine{4949   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{4950 \}}
\DoxyCodeLine{4951 }
\DoxyCodeLine{4958 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4959 \{}
\DoxyCodeLine{4960   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4961 \}}
\DoxyCodeLine{4962 }
\DoxyCodeLine{4969 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4970 \{}
\DoxyCodeLine{4971   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{4972 \}}
\DoxyCodeLine{4973 }
\DoxyCodeLine{4980 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4981 \{}
\DoxyCodeLine{4982   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{4983 \}}
\DoxyCodeLine{4984 }
\DoxyCodeLine{4991 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4992 \{}
\DoxyCodeLine{4993   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4994 \}}
\DoxyCodeLine{4995 }
\DoxyCodeLine{5002 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5003 \{}
\DoxyCodeLine{5004   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{5005 \}}
\DoxyCodeLine{5006 }
\DoxyCodeLine{5013 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5014 \{}
\DoxyCodeLine{5015   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{5016 \}}
\DoxyCodeLine{5017 }
\DoxyCodeLine{5024 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5025 \{}
\DoxyCodeLine{5026   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{5027 \}}
\DoxyCodeLine{5028 }
\DoxyCodeLine{5035 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5036 \{}
\DoxyCodeLine{5037   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{5038 \}}
\DoxyCodeLine{5039 }
\DoxyCodeLine{5046 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5047 \{}
\DoxyCodeLine{5048   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{5049 \}}
\DoxyCodeLine{5050 }
\DoxyCodeLine{5057 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5058 \{}
\DoxyCodeLine{5059   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{5060 \}}
\DoxyCodeLine{5061 }
\DoxyCodeLine{5075 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5076 \{}
\DoxyCodeLine{5077   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{5078 \}}
\DoxyCodeLine{5079 }
\DoxyCodeLine{5086 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5087 \{}
\DoxyCodeLine{5088   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{5089 \}}
\DoxyCodeLine{5090 }
\DoxyCodeLine{5097 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5098 \{}
\DoxyCodeLine{5099   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{5100 \}}
\DoxyCodeLine{5101 }
\DoxyCodeLine{5108 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5109 \{}
\DoxyCodeLine{5110   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{5111 \}}
\DoxyCodeLine{5112 }
\DoxyCodeLine{5119 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5120 \{}
\DoxyCodeLine{5121   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{5122 \}}
\DoxyCodeLine{5123 }
\DoxyCodeLine{5130 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5131 \{}
\DoxyCodeLine{5132   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{5133 \}}
\DoxyCodeLine{5134 }
\DoxyCodeLine{5141 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5142 \{}
\DoxyCodeLine{5143   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{5144 \}}
\DoxyCodeLine{5145 }
\DoxyCodeLine{5152 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5153 \{}
\DoxyCodeLine{5154   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{5155 \}}
\DoxyCodeLine{5156 }
\DoxyCodeLine{5163 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5164 \{}
\DoxyCodeLine{5165   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\_EGR\_B2G}});}
\DoxyCodeLine{5166 \}}
\DoxyCodeLine{5167 }
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{5177 ErrorStatus LL\_TIM\_DeInit(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx);}
\DoxyCodeLine{5178 \textcolor{keywordtype}{void} LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef *TIM\_InitStruct);}
\DoxyCodeLine{5179 ErrorStatus LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_InitTypeDef *TIM\_InitStruct);}
\DoxyCodeLine{5180 \textcolor{keywordtype}{void} LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef *TIM\_OC\_InitStruct);}
\DoxyCodeLine{5181 ErrorStatus LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, LL\_TIM\_OC\_InitTypeDef *TIM\_OC\_InitStruct);}
\DoxyCodeLine{5182 \textcolor{keywordtype}{void} LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef *TIM\_ICInitStruct);}
\DoxyCodeLine{5183 ErrorStatus LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, LL\_TIM\_IC\_InitTypeDef *TIM\_IC\_InitStruct);}
\DoxyCodeLine{5184 \textcolor{keywordtype}{void} LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef *TIM\_EncoderInitStruct);}
\DoxyCodeLine{5185 ErrorStatus LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_ENCODER\_InitTypeDef *TIM\_EncoderInitStruct);}
\DoxyCodeLine{5186 \textcolor{keywordtype}{void} LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{5187 ErrorStatus LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_HALLSENSOR\_InitTypeDef *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{5188 \textcolor{keywordtype}{void} LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef *TIM\_BDTRInitStruct);}
\DoxyCodeLine{5189 ErrorStatus LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_BDTR\_InitTypeDef *TIM\_BDTRInitStruct);}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5194 }
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM12 || TIM13 ||TIM14 || TIM15 || TIM16 || TIM17  || TIM23  || TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5204 }
\DoxyCodeLine{5209 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{5210 \}}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5212 }
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32H7xx\_LL\_TIM\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
