[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LPC11C14FBD48/301 production of NXP SEMICONDUCTORS from the text: \n1. General description\nThe LPC11Cx2/Cx4 are an ARM Cortex-M0 bas ed, low-cost 32-bit MCU family, designed \nfor 8/16-bit microcontroller applications, offering performance, low power, simple \ninstruction set and memory addressing together with reduced code size compared to \nexisting 8/16-bit architectures.\nThe LPC11Cx2/Cx4 operate at CPU frequencies of up to 50 MHz. \nThe peripheral complement of the LPC11Cx2 /Cx4 includes 16/32 kB of flash memory, \n8 kB of data memory, one C_CAN controller, one Fast-mode Plus I2C-bus interface, one \nRS-485/EIA-485 UART, two SPI interfaces with SSP featur es, four gener al purpose \ncounter/timers, a 10-bit ADC, and up to 40 general purpose I/O pins.On-chip C_CAN drivers and flash In-System Programming tools via C_CAN are included. \nIn addition, the LPC11C22 and LPC11C24 pa rts include an on-chip, high-speed CAN \ntransceiver. \n2. Features and benefits\n\uf06eSystem:\n\uf075ARM Cortex-M0 processor, running at frequencies of up to 50 MHz. \n\uf075ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).\n\uf075Serial Wire Debug.\n\uf075System tick timer.\n\uf06eMemory:\n\uf07532 kB (LPC11Cx4) or 16 kB (LPC11Cx2) on-chip flash program memory. \n\uf0758 kB SRAM data memory.\n\uf075In-System Programming (ISP) and In-Application Programming (IAP) via on-chip \nbootloader software.\n\uf075Flash ISP commands can be issued via UART or C_CAN.\n\uf06eDigital peripherals:\n\uf075General Purpose I/O (GPIO) pins with c onfigurable pull-up/pu ll-down resistors.\n\uf07540 GPIO pins on the LPC11C12/C14 parts; 36 GPIO pins on the LPC11C22/C24 parts.\n\uf075GPIO pins can be used as edge and level sensitive interrupt sources.\n\uf075High-current output driver (20 mA) on one pin.\n\uf075High-current sink drivers (20 mA) on two I\n2C-bus pins in Fast-mode Plus.\n\uf075Four general purpose counter/timers with a total of four capture inputs and 13 (LPC11C12/C14) or 12 (LPC 11C22/C24) match outputs. LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontrolle r; 16/32  kB flash, 8 kB \nSRAM; C_CAN\nRev. 3.2 — 4 January 2016 Product data sheet\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 2 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n\uf075Programmable WatchDog Timer (WDT).\n\uf06eAnalog peripherals:\n\uf07510-bit ADC with input multiplexing among 8 pins.\n\uf06eSerial interfaces:\n\uf075UART with fractional baud rate generation, internal FIFO, and RS-485 support. \n\uf075Two SPI controllers with SSP features and with FIFO and multi-protocol \ncapabilities.\n\uf075I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a \ndata rate of 1 Mbit/s with multiple address reco gnition and monitor mode. \n\uf075C_CAN controller. On-chip C_CA N and CANopen drivers included.\n\uf075On-chip, high-speed CAN transceiver (parts LPC11C22/C24 only).\n\uf06eClock generation:\n\uf07512 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used \nas a system clock.\n\uf075Crystal oscillator with an operating range of 1 MHz to 25 MHz.\n\uf075Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.\n\uf075PLL allows CPU operation up to the maximum CPU rate without the need for a \nhigh-frequency crystal. May be run from th e system oscillator or the internal RC \noscillator.\n\uf075Clock output function with divider that ca n reflect the system oscillator, IRC, CPU \nclock, or the Watchdog clock.\n\uf06ePower control:\n\uf075Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.\n\uf075Three reduced power modes: Sleep,  Deep-sleep, and Deep power-down.\n\uf075Processor wake-up from Deep-sleep mode via a dedicated start logic using 13 of \nthe GPIO pins.\n\uf075Power-On Reset (POR).\n\uf075Brownout detect with four separate thre sholds for interrup t and forced reset.\n\uf06eUnique device serial number for identification.\n\uf06eSingle 3.3 V power supply (1.8 V to 3.6 V).\n\uf06eAvailable as 48-pin LQFP package.\n3. Applications\n \n\uf06eeMetering \uf06eIndustrial and sensor based networks\n\uf06eElevator systems \uf06eWhite goods\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 3 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n4. Ordering information\n \n4.1 Ordering options\n Table 1. Ordering information\nType number Package\nName Description Version\nLPC11C12FBD48/301 LQFP48 LQFP48: plastic low pr ofile quad flat package; 48 leads; body 7 \uf0b4 7 \uf0b4 \n1.4 mmSOT313-2\nLPC11C14FBD48/301 LQFP48 LQFP48: plastic low pr ofile quad flat package; 48 leads; body 7 \uf0b4 7 \uf0b4 \n1.4 mmSOT313-2\nLPC11C22FBD48/301 LQFP48 LQFP48: plastic low pr ofile quad flat package; 48 leads; body 7 \uf0b4 7 \uf0b4 \n1.4 mmSOT313-2\nLPC11C24FBD48/301 LQFP48 LQFP48: plastic low pr ofile quad flat package; 48 leads; body 7 \uf0b4 7 \uf0b4 \n1.4 mmSOT313-2\nTable 2. Ordering options \nType number Flash Total \nSRAMUART RS-485 I2C/ \nFast+SPI C_CAN C_CAN with on-chip CAN \ntransceiverGPIO \npinsADC channels Package\nLPC11C12FBD48/301 16 kB 8 kB 1 1 2 1 no 40 8 LQFP48\nLPC11C14FBD48/301 32 kB 8 kB 1 1 2 1 no 40 8 LQFP48LPC11C22FBD48/301 16 kB 8 kB 1 1 2 1 yes 36 8 LQFP48LPC11C24FBD48/301 32 kB 8 kB 1 1 2 1 yes 36 8 LQFP48\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 4 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n5. Block diagram\n \n(1) CT16B1_MAT0 not available on parts LPC11C22/C24.\nFig 1. LPC11Cx2/Cx4 block diagramSRAM\n8 kBARM\nCORTEX-M0TEST/DEBUG\nINTERFACE\nFLASH\n16/32 kB\nHIGH-SPEED\nGPIO\nAHB TO APB\nBRIDGE CLOCK\nGENERATION,\nPOWER CONTROL,\nSYSTEM \nFUNCTIONSXTALIN\nXTALOUT\nRESET\nclocks and \ncontrolsSWD\nLPC11Cx2/Cx4\n002aaf265slaveslaveslave slaveROM\nslave\nAHB-LITE  BUS GPIO ports\nPIO0/1/2/3CLKOUTIRC\nPOR\nSPI010-bit ADC UART\n32-bit COUNTER/TIMER 0\nI2C-BUS\nWDT\nIOCONFIGCT32B0_MAT[3:0]AD[7:0]\nCT32B0_CAP0\nSDASCLRXD\nTXD\nDTR, DSR, CTS,\nDCD, RI, RTS\nSYSTEM CONTROL\nPMU32-bit COUNTER/TIMER 1CT32B1_MAT[3:0]\nCT32B1_CAP0\n16-bit COUNTER/TIMER 1CT16B1_MAT[1:0](1)\nCT16B1_CAP0\nC_CAN (LPC11C12/C14)CAN_TXD\nCAN_RXD\nC_CAN/\nON-CHIP TRANSCEIVER\n(LPC11C22/C24)CANL, CANH\nSTB\nVCC, VDD_CAN16-bit COUNTER/TIMER 0CT16B0_MAT[2:0]\nCT16B0_CAP0SCK0, SSEL0\nMISO0, MOSI0\nSCK1, SSEL1MISO1, MOSI1 SPI1system bus\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 5 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n6. Pinning information\n6.1 Pinning\n \n Fig 2. Pin configuration (LPC11C12/C14)LPC11C12FBD48/301\nLPC11C14FBD48/301PIO2_6 PIO3_0/DTR\nPIO2_0/DTR/SSEL1 R/PIO1_2/AD3/CT32B1_MAT1\nRESET/PIO0_0 R/PIO1_1/AD2/CT32B1_MAT0\nPIO0_1/CLKOUT/CT32B0_MAT2 R/PIO1_0/AD1/CT32B1_CAP0\nVSS R/PIO0_11/AD0/CT32B0_MAT3\nXTALIN PIO2_11/SCK0\nXTALOUT PIO1_10/AD6/CT16B1_MAT1\nVDD SWCLK/PIO0_10/SCK0/CT16B0_MAT2\nPIO1_8/CT16B1_CAP0 PIO0_9/MOSI0/CT16B0_MAT1\nPIO0_2/SSEL0/CT16B0_CAP0 PIO0_8/MISO0/CT16B0_MAT0\nPIO2_7 PIO2_2/DCD/MISO1\nPIO2_8 PIO2_10PIO2_1/DSR/SCK1 PIO3_3/RI\nPIO0_3 PIO1_7/TXD/CT32B0_MAT1\nPIO0_4/SCL PIO1_6/RXD/CT32B0_MAT0\nPIO0_5/SDA PIO1_5/RTS/CT32B0_CAP0\nPIO1_9/CT16B1_MAT0 VDD\nPIO2_4 PIO3_2/DCD\nCAN_RXD PIO1_11/AD7\nCAN_TXD VSS\nPIO2_5 PIO1_4/AD5/CT32B1_MAT3/WAKEUP\nPIO0_6/SCK0 SWDIO/PIO1_3/AD4/CT32B1_MAT2\nPIO0_7/CTS\nPIO2_9PIO2_3/RI/MOSI1\nPIO3_1/DSR\n002aaf2661\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1236\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n2513\n14\n15\n16\n17\n18\n19\n20\n21\n22\n2348\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37 24\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 6 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nFig 3. Pin configuration (LPC11C22/C24)LPC11C22FBD48/301\nLPC11C24FBD48/301PIO2_6 PIO3_0/DTR\nPIO2_0/DTR/SSEL1 R/PIO1_2/AD3/CT32B1_MAT1\nRESET/PIO0_0 R/PIO1_1/AD2/CT32B1_MAT0\nPIO0_1/CLKOUT/CT32B0_MAT2 R/PIO1_0/AD1/CT32B1_CAP0\nVSS R/PIO0_11/AD0/CT32B0_MAT3\nXTALIN PIO2_11/SCK0\nXTALOUT PIO1_10/AD6/CT16B1_MAT1\nVDD SWCLK/PIO0_10/SCK0/CT16B0_MAT2\nPIO1_8/CT16B1_CAP0 PIO0_9/MOSI0/CT16B0_MAT1\nPIO0_2/SSEL0/CT16B0_CAP0 PIO0_8/MISO0/CT16B0_MAT0\nPIO2_7 PIO2_2/DCD/MISO1\nPIO2_8 PIO2_10PIO2_1/DSR/SCK1 PIO3_3/RI\nPIO0_3 PIO1_7/TXD/CT32B0_MAT1\nPIO0_4/SCL PIO1_6/RXD/CT32B0_MAT0\nPIO0_5/SDA PIO1_5/RTS/CT32B0_CAP0\nVDD_CAN VDD\nCANL PIO3_2/DCD\nCANH PIO1_11/AD7\nVCC VSS\nGND PIO1_4/AD5/CT32B1_MAT3/WAKEUP\nSTB SWDIO/PIO1_3/AD4/CT32B1_MAT2\nPIO0_6/SCK0\nPIO0_7/CTSPIO2_3/RI/MOSI1\nPIO3_1/DSR\n002aaf9091\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1236\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n2513\n14\n15\n16\n17\n18\n19\n20\n21\n22\n2348\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37 24\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 7 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n6.2 Pin description\n Table 3. LPC11C12/C14 pin description table\nSymbol Pin Start \nlogic \ninputsType Reset \nstate\n[1]Description\nPIO0_0 to PIO0_11 Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends \non the function selected through the IOCONFIG register block.\nRESET\n/PIO0_0 3[2]yes I I; PU RESET  — External reset input with 20 ns glitch filter. A LOW-going \npulse as short as 50 ns on this pin resets the device, causing I/O \nports and peripherals to take on their default states, and processor \nexecution to begin at address 0. \nI/O - PIO0_0 — General purpose digital input/ output pin with 10 ns glitch \nfilter.\nPIO0_1/CLKOUT/\nCT32B0_MAT24[3] yes I/O I; PU PIO0_1 — General purpose digital input/ output pin. A LOW level on \nthis pin during reset starts the flash ISP command handler via UART \n(if PIO0_3 is HIGH) or via C_CAN (if PIO0_3 is LOW). \nO- CLKOUT — Clockout pin.\nO- CT32B0_MAT2 — Match output 2 for 32-bit timer 0.\nPIO0_2/SSEL0/\nCT16B0_CAP010[3] yes I/O I; PU PIO0_2 — General purpose digital input/output pin. \nI/O - SSEL0 — Slave Select for SPI0.\nI- CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.\nPIO0_3 14[3] yes I/O I; PU PIO0_3 — General purpose digital input/output pin. This pin is \nmonitored during reset: Together with a LOW level on pin PIO0_1, a LOW level starts the flash ISP command handler via C_CAN and a \nHIGH level starts the flash ISP command handler via UART. \nPIO0_4/SCL 15\n[4] yes I/O I; IA PIO0_4 — General purpose digital input/output pin (open-drain). \nI/O - SCL — I2C-bus, open-drain clock input/output. High-current sink only \nif I2C Fast-mode Plus is selected in the I/O configuration register.\nPIO0_5/SDA 16[4] yes I/O I; IA PIO0_5 — General purpose digital input/output pin (open-drain). \nI/O - SDA — I2C-bus, open-drain data input/ou tput. High-current sink only \nif I2C Fast-mode Plus is selected in the I/O configuration register.\nPIO0_6/SCK0 22[3] yes I/O I; PU PIO0_6 — General purpose digital input/output pin.\nI/O - SCK0 — Serial clock for SPI0.\nPIO0_7/CTS 23[3] yes I/O I; PU PIO0_7 — General purpose digital input/output pin (high-current \noutput driver).\nI- CTS — Clear To Send input for UART.\nPIO0_8/MISO0/\nCT16B0_MAT027[3]yes I/O I; PU PIO0_8 — General purpose digital input/output pin.\nI/O - MISO0 — Master In Slave Out for SPI0.\nO- CT16B0_MAT0 — Match output 0 for 16-bit timer 0.\nPIO0_9/MOSI0/CT16B0_MAT128\n[3]yes I/O I; PU PIO0_9 — General purpose digital input/output pin.\nI/O - MOSI0 — Master Out Slave In for SPI0.\nO- CT16B0_MAT1 — Match output 1 for 16-bit timer 0.\nSWCLK/PIO0_10/SCK0/\nCT16B0_MAT229\n[3]yes I I; PU SWCLK — Serial wire clock.\nI/O - PIO0_10 — General purpose digi tal input/output pin.\nI/O - SCK0 — Serial clock for SPI0.\nO- CT16B0_MAT2 — Match output 2 for 16-bit timer 0.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 8 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nR/PIO0_11/\nAD0/CT32B0_MAT332\n[5]yes - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO0_11 — General purpose digital input/output pin.\nI- AD0 — A/D converter, input 0.\nO- CT32B0_MAT3 — Match output 3 for 32-bit timer 0.\nPIO1_0 to PIO1_11 Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends \non the function selected through the IOCONFIG register block.\nR/PIO1_0/AD1/\nCT32B1_CAP033\n[5]yes - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO1_0 — General purpose digital input/output pin.\nI- AD1 — A/D converter, input 1.\nI- CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.\nR/PIO1_1/AD2/CT32B1_MAT034\n[5] no - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO1_1 — General purpose digital input/output pin.\nI- AD2 — A/D converter, input 2.\nO- CT32B1_MAT0 — Match output 0 for 32-bit timer 1.\nR/PIO1_2/AD3/\nCT32B1_MAT135[5]no - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO1_2 — General purpose digital input/output pin.\nI- AD3 — A/D converter, input 3.\nO- CT32B1_MAT1 — Match output 1 for 32-bit timer 1.\nSWDIO/PIO1_3/\nAD4/CT32B1_MAT239\n[5] no I/O I; PU SWDIO — Serial wire debug input/output.\nI/O - PIO1_3 — General purpose digital input/output pin.\nI- AD4 — A/D converter, input 4.\nO- CT32B1_MAT2 — Match output 2 for 32-bit timer 1.\nPIO1_4/AD5/CT32B1_MAT3/WAKEUP40\n[5]no I/O I; PU PIO1_4 — General purpose digital input/ output pin with 10 ns glitch \nfilter.\nI- AD5 — A/D converter, input 5.\nO- CT32B1_MAT3 — Match output 3 for 32-bit timer 1.\nI- WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch \nfilter. This pin must be pulled HIGH externally to enter Deep \npower-down mode and pulled LOW to exit Deep power-down mode. \nA LOW-going pulse as short as 50 ns wakes up the part.\nPIO1_5/RTS /\nCT32B0_CAP045[3] no I/O I; PU PIO1_5 — General purpose digital input/output pin.\nO- RTS — Request To Send output for UART.\nI- CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.\nPIO1_6/RXD/\nCT32B0_MAT046[3] no I/O I; PU PIO1_6 — General purpose digital input/output pin.\nI- RXD — Receiver input for UART.\nO- CT32B0_MAT0 — Match output 0 for 32-bit timer 0.Table 3. LPC11C12/C14 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 9 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nPIO1_7/TXD/\nCT32B0_MAT147[3]no I/O I; PU PIO1_7 — General purpose digital input/output pin.\nO- TXD — Transmitter output for UART.\nO- CT32B0_MAT1 — Match output 1 for 32-bit timer 0. \nPIO1_8/CT16B1_CAP09\n[3]no I/O I; PU PIO1_8 — General purpose digital input/output pin.\nI- CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.\nPIO1_9/CT16B1_MAT017\n[3]no I/O I; PU PIO1_9 — General purpose digital input/output pin.\nO- CT16B1_MAT0 — Match output 0 for 16-bit timer 1.\nPIO1_10/AD6/CT16B1_MAT130\n[5]no I/O I; PU PIO1_10 — General purpose digi tal input/output pin.\nI- AD6 — A/D converter, input 6.\nO- CT16B1_MAT1 — Match output 1 for 16-bit timer 1.\nPIO1_11/AD7 42[5] no I/O I; PU PIO1_11 — General purpose digital input/output pin.\nI- AD7 — A/D converter, input 7.\nPIO2_0 to PIO2_11 Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.\nPIO2_0/DTR\n/\nSSEL12[3]no I/O I; PU PIO2_0 — General purpose digital input/output pin.\nI/O - DTR — Data Terminal Ready output for UART.\nI/O - SSEL1 — Slave Select for SPI1.\nPIO2_1/DSR /SCK1 13[3]no I/O I; PU PIO2_1 — General purpose digital input/output pin.\nI- DSR  — Data Set Ready input for UART.\nI/O - SCK1 — Serial clock for SPI1.\nPIO2_2/DCD /\nMISO126[3]no I/O I; PU PIO2_2 — General purpose digital input/output pin.\nI- DCD  — Data Carrier Detect input for UART.\nI/O - MISO1 — Master In Slave Out for SPI1.\nPIO2_3/RI /MOSI1 38[3] no I/O I; PU PIO2_3 — General purpose digital input/output pin.\nI- RI — Ring Indicator input for UART.\nI/O - MOSI1 — Master Out Slave In for SPI1.\nPIO2_4 18[3] no I/O I; PU PIO2_4 — General purpose digital input/output pin.\nPIO2_5 21[3] no I/O I; PU PIO2_5 — General purpose digital input/output pin.\nPIO2_6 1[3] no I/O I; PU PIO2_6 — General purpose digital input/output pin.\nPIO2_7 11[3] no I/O I; PU PIO2_7 — General purpose digital input/output pin.\nPIO2_8 12[3] no I/O I; PU PIO2_8 — General purpose digital input/output pin.\nPIO2_9 24[3] no I/O I; PU PIO2_9 — General purpose digital input/output pin.\nPIO2_10 25[3] no I/O I; PU PIO2_10 — General purpose digi tal input/output pin.\nPIO2_11/SCK0 31[3] no I/O I; PU PIO2_11 — General purpose digital input/output pin.\nI/O - SCK0 — Serial clock for SPI0.\nPIO3_0 to PIO3_3 Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins \nPIO3_4 to PIO3_11 are not available.Table 3. LPC11C12/C14 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 10 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[1] Pin state at reset for default function: I = Input; O = Ou tput; PU = internal pull-up enabled (pins pulled up to full V DD level); IA = inactive, \nno pull-up/down enabled.\n[2] 5 V tolerant pad. RESET  functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up \nfrom Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 27  for the \nreset pad configuration.\n[3] 5 V tolerant pad providing digital I/O functions with conf igurable pull-up/pull-down resistors and configurable hysteresis ( see Figure 26 ).\n[4] I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus. \n[5] 5 V tolerant pad providing digital I/O functions with conf igurable pull-up/pull-down resistors, configurable hysteresis, and  analog input. \nWhen configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 26 ).\n[6] 5 V tolerant digital I/O pad without pull-up/pull-down resistors.\n[7] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounde d \n(grounding is preferred to reduce susceptibilit y to noise). XTALOUT should be left floating.\n PIO3_0/DTR 36[3]no I/O I; PU PIO3_0 — General purpose digital input/output pin.\nO- DTR — Data Terminal Ready output for UART.\nPIO3_1/DSR 37[3]no I/O I; PU PIO3_1 — General purpose digital input/output pin.\nI- DSR  — Data Set Ready input for UART.\nPIO3_2/DCD 43[3]no I/O I; PU PIO3_2 — General purpose digital input/output pin.\nI DCD  — Data Carrier Detect input for UART.\nPIO3_3/RI 48[3]no I/O I; PU PIO3_3 — General purpose digital input/output pin.\nI- RI — Ring Indicator input for UART.\nCAN_RXD 19[6]no I I; IA CAN_RXD — C_CAN receive data input.\nCAN_TXD 20[6] no O I; IA CAN_TXD — C_CAN transmit data output.\nVDD 8; 44 - I - Supply voltage to the internal regulator, the external rail, and the \nADC. Also used as the ADC reference voltage.\nXTALIN 6[7] - I - Input to the oscillator circuit and internal clock generator circuits. \nInput voltage must not exceed 1.8 V.\nXTALOUT 7[7]- O - Output from the oscillator amplifier.\nVSS 5; 41 - I - Ground.Table 3. LPC11C12/C14 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nTable 4. LPC11C22/C24 pin description table\nSymbol Pin Start \nlogic \ninputsType Reset \nstate\n[1]Description\nPIO0_0 to PIO0_11 Port 0 — Port 0 is a 12-bit I/O port with individual direction and \nfunction controls for each bit. The operation of port 0 pins depends \non the function selected through the IOCONFIG register block.\nRESET /PIO0_0 3[2]yes I I; PU RESET  — External reset input with 20 ns glitch filter. A LOW-going \npulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor \nexecution to begin at address 0. \nI/O - PIO0_0 — General purpose digital input/ output pin with 10 ns glitch \nfilter.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 11 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nPIO0_1/CLKOUT/\nCT32B0_MAT24[3]yes I/O I; PU PIO0_1 — General purpose digital input/ output pin. A LOW level on \nthis pin during reset starts the flash ISP command handler via UART (if PIO0_3 is HIGH) or via C_CAN (if PIO0_3 is LOW). \nO- CLKOUT — Clockout pin.\nO- CT32B0_MAT2 — Match output 2 for 32-bit timer 0.\nPIO0_2/SSEL0/\nCT16B0_CAP010\n[3]yes I/O I; PU PIO0_2 — General purpose digital input/output pin. \nI/O - SSEL0 — Slave Select for SPI0.\nI- CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.\nPIO0_3 14[3]yes I/O I; PU PIO0_3 — General purpose digital input/output pin. This pin is \nmonitored during reset: Together with a LOW level on pin PIO0_1, a \nLOW level starts the flash ISP command handler via C_CAN and a HIGH level starts the flash ISP command handler via UART. \nPIO0_4/SCL 15\n[4]yes I/O I; IA PIO0_4 — General purpose digital input/output pin (open-drain). \nI/O - SCL — I2C-bus, open-drain clock input/output. High-current sink only \nif I2C Fast-mode Plus is selected in the I/O configuration register.\nPIO0_5/SDA 16[4] yes I/O I; IA PIO0_5 — General purpose digital input/output pin (open-drain). \nI/O - SDA — I2C-bus, open-drain data input/ou tput. High-current sink only \nif I2C Fast-mode Plus is selected in the I/O configuration register.\nPIO0_6/SCK0 23[3] yes I/O I; PU PIO0_6 — General purpose digital input/output pin.\nI/O - SCK0 — Serial clock for SPI0.\nPIO0_7/CTS 24[3] yes I/O I; PU PIO0_7 — General purpose digital input/output pin (high-current \noutput driver).\nI- CTS — Clear To Send input for UART.\nPIO0_8/MISO0/\nCT16B0_MAT027[3]yes I/O I; PU PIO0_8 — General purpose digital input/output pin.\nI/O - MISO0 — Master In Slave Out for SPI0.\nO- CT16B0_MAT0 — Match output 0 for 16-bit timer 0.\nPIO0_9/MOSI0/CT16B0_MAT128\n[3] yes I/O I; PU PIO0_9 — General purpose digital input/output pin.\nI/O - MOSI0 — Master Out Slave In for SPI0.\nO- CT16B0_MAT1 — Match output 1 for 16-bit timer 0.\nSWCLK/PIO0_10/SCK0/\nCT16B0_MAT229\n[3] yes I I; PU SWCLK — Serial wire clock.\nI/O - PIO0_10 — General purpose digi tal input/output pin.\nI/O - SCK0 — Serial clock for SPI0.\nO- CT16B0_MAT2 — Match output 2 for 16-bit timer 0.\nR/PIO0_11/\nAD0/\nCT32B0_MAT332[5] yes - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO0_11 — General purpose digital input/output pin.\nI- AD0 — A/D converter, input 0.\nO- CT32B0_MAT3 — Match output 3 for 32-bit timer 0.\nPIO1_0 to PIO1_11 Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends \non the function selected through the IOCONFIG register block.Table 4. LPC11C22/C24 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 12 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nR/PIO1_0/AD1/\nCT32B1_CAP033[5]yes - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO1_0 — General purpose digital input/output pin.\nI- AD1 — A/D converter, input 1.\nI- CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.\nR/PIO1_1/AD2/CT32B1_MAT034\n[5]no - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO1_1 — General purpose digital input/output pin.\nI- AD2 — A/D converter, input 2.\nO- CT32B1_MAT0 — Match output 0 for 32-bit timer 1.\nR/PIO1_2/AD3/\nCT32B1_MAT135[5]no - I; PU R — Reserved. Configure for an alternate function in the IOCONFIG \nblock.\nI/O - PIO1_2 — General purpose digital input/output pin.\nI- AD3 — A/D converter, input 3.\nO- CT32B1_MAT1 — Match output 1 for 32-bit timer 1.\nSWDIO/PIO1_3/\nAD4/CT32B1_MAT239\n[5] no I/O I; PU SWDIO — Serial wire debug input/output.\nI/O - PIO1_3 — General purpose digital input/output pin.\nI- AD4 — A/D converter, input 4.\nO- CT32B1_MAT2 — Match output 2 for 32-bit timer 1.\nPIO1_4/AD5/CT32B1_MAT3/WAKEUP40\n[5] no I/O I; PU PIO1_4 — General purpose digital input/ output pin with 10 ns glitch \nfilter.\nI- AD5 — A/D converter, input 5.\nO- CT32B1_MAT3 — Match output 3 for 32-bit timer 1.\nI- WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch \nfilter. This pin must be pulled HIGH externally to enter Deep \npower-down mode and pulled LOW to exit Deep power-down mode. \nA LOW-going pulse as short as 50 ns wakes up the part.\nPIO1_5/RTS /\nCT32B0_CAP045[3]no I/O I; PU PIO1_5 — General purpose digital input/output pin.\nO- RTS — Request To Send output for UART.\nI- CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.\nPIO1_6/RXD/CT32B0_MAT046\n[3]no I/O I; PU PIO1_6 — General purpose digital input/output pin.\nI- RXD — Receiver input for UART.\nO- CT32B0_MAT0 — Match output 0 for 32-bit timer 0.\nPIO1_7/TXD/CT32B0_MAT147\n[3] no I/O I; PU PIO1_7 — General purpose digital input/output pin.\nO- TXD — Transmitter output for UART.\nO- CT32B0_MAT1 — Match output 1 for 32-bit timer 0. \nPIO1_8/\nCT16B1_CAP09[3] no I/O I; PU PIO1_8 — General purpose digital input/output pin.\nI- CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.\nPIO1_10/AD6/CT16B1_MAT130\n[5] no I/O I; PU PIO1_10 — General purpose digi tal input/output pin.\nI- AD6 — A/D converter, input 6.\nO- CT16B1_MAT1 — Match output 1 for 16-bit timer 1.Table 4. LPC11C22/C24 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 13 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nPIO1_11/AD7 42[5]no I/O I; PU PIO1_11 — General purpose digital input/output pin.\nI- AD7 — A/D converter, input 7.\nPIO2_0 to PIO2_11 Port 2 — Port 2 is a 12-bit I/O port with individual direction and \nfunction controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.\nPIO2_0/DTR\n/\nSSEL12[3]no I/O I; PU PIO2_0 — General purpose digital input/output pin.\nI/O - DTR — Data Terminal Ready output for UART.\nI/O - SSEL1 — Slave Select for SPI1.\nPIO2_1/DSR /SCK1 13[3]no I/O I; PU PIO2_1 — General purpose digital input/output pin.\nI- DSR  — Data Set Ready input for UART.\nI/O - SCK1 — Serial clock for SPI1.\nPIO2_2/DCD /\nMISO126[3]no I/O I; PU PIO2_2 — General purpose digital input/output pin.\nI- DCD  — Data Carrier Detect input for UART.\nI/O - MISO1 — Master In Slave Out for SPI1.\nPIO2_3/RI /MOSI1 38[3]no I/O I; PU PIO2_3 — General purpose digital input/output pin.\nI- RI — Ring Indicator input for UART.\nI/O - MOSI1 — Master Out Slave In for SPI1.\nPIO2_6 1[3]no I/O I; PU PIO2_6 — General purpose digital input/output pin.\nPIO2_7 11[3]no I/O I; PU PIO2_7 — General purpose digital input/output pin.\nPIO2_8 12[3]no I/O I; PU PIO2_8 — General purpose digital input/output pin.\nPIO2_10 25[3]no I/O I; PU PIO2_10 — General purpose digi tal input/output pin.\nPIO2_11/SCK0 31[3]no I/O I; PU PIO2_11 — General purpose digital input/output pin.\nI/O - SCK0 — Serial clock for SPI0.\nPIO3_0 to PIO3_3 Port 3 — Port 3 is a 12-bit I/O port with individual direction and \nfunction controls for each bit. The operation of port 3 pins depends \non the function selected through the IOCONFIG register block. Pins PIO3_4 to PIO3_11 are not available.\nPIO3_0/DTR\n36[3] no I/O I; PU PIO3_0 — General purpose digital input/output pin.\nO- DTR — Data Terminal Ready output for UART.\nPIO3_1/DSR 37[3] no I/O I; PU PIO3_1 — General purpose digital input/output pin.\nI- DSR  — Data Set Ready input for UART.\nPIO3_2/DCD 43[3] no I/O I; PU PIO3_2 — General purpose digital input/output pin.\nI DCD  — Data Carrier Detect input for UART.\nPIO3_3/RI 48[3] no I/O I; PU PIO3_3 — General purpose digital input/output pin.\nI- RI — Ring Indicator input for UART.\nCANL 18 no I/O - LOW-level CAN bus line.\nCANH 19 no I/O - HIGH-level CAN bus line.STB 22 no I - Silent mode control input for CAN transceiver (LOW = Normal mode, \nHIGH = silent mode).\nVDD_CAN 17 - - - Supply voltage for I/O level of CAN transceiver.V\nCC 20 - - - Supply voltage for CAN transceiver.Table 4. LPC11C22/C24 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 14 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[1] Pin state at reset for default function: I = Input; O = Ou tput; PU = internal pull-up enabled (pins pulled up to full V DD level); IA = inactive, \nno pull-up/down enabled.\n[2] 5 V tolerant pad. RESET  functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up \nfrom Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 27  for the \nreset pad configuration.\n[3] 5 V tolerant pad providing digital I/O functions with conf igurable pull-up/pull-down resistors and configurable hysteresis ( see Figure 26 ).\n[4] I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus. \n[5] 5 V tolerant pad providing digital I/O functions with conf igurable pull-up/pull-down resistors, configurable hysteresis, and  analog input. \nWhen configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 26 ).\n[6] 5 V tolerant digital I/O pad without pull-up/pull-down resistors.\n[7] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounde d \n(grounding is preferred to reduce susceptibilit y to noise). XTALOUT should be left floating.GND 21 - - - Ground for CAN transceiver.\nVDD 8; 44 - I - Supply voltage to the internal regulator, the external rail, and the \nADC. Also used as the ADC reference voltage.\nXTALIN 6[7]- I - Input to the oscillator circuit and internal clock generator circuits. \nInput voltage must not exceed 1.8 V.\nXTALOUT 7[7]- O - Output from the oscillator amplifier.\nVSS 5; 41 - I - Ground.Table 4. LPC11C22/C24 pin description table\nSymbol Pin Start \nlogic inputsType Reset state\n[1]Description\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 15 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7. Functional description\n7.1 ARM Cortex-M0 processor\nThe ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high \nperformance and very low power consumption. \n7.2 On-chip flash program memory\nThe LPC11Cx2/Cx4 contain 32 kB (LPC11C14/C24) or 16 kB (LPC11C12/C22) of on-chip \nflash program memory. \n7.3 On-chip SRAM\nThe LPC11Cx2/Cx4 contain a total of 8 kB on-chip static RAM data memory. \n7.4 Memory map\nThe LPC11Cx2/Cx4 incorporates several distinct memory regions, shown in the following \nfigures. Figure 4  shows the overall map of the entire address space from the user \nprogram viewpoint following reset. The interrupt vector area supports address remapping.\nThe AHB peripheral area is 2 megabyte in size, and is divided to allow for up to 128 \nperipherals. The APB peripheral ar ea is 512 kB in size and is  divided to allow for up to 32 \nperipherals. Each peripheral of either type is  allocated 16 kilobytes of space. This allows \nsimplifying the address decoding for each peripheral.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 16 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n7.5 Nested Vectored Inte rrupt Controller (NVIC)\nThe Nested Vectored In terrupt Controller (NVIC)  is an integral part of the Cortex-M0. The \ntight coupling to the CPU allows for low interr upt latency and efficient processing of late \narriving interrupts.\n7.5.1 Features\n•Controls system exceptions and peripheral interrupts.\n•In the LPC11Cx2/Cx4, the NVIC supports 32 vectored interrupts including 13 inputs to \nthe start logic from individual GPIO pins. Fig 4. LPC11Cx2/Cx4 memory map0x5000 00000x5001 00000x5002 00000x5020 0000AHB peripherals\n16 - 127 reserved \nGPIO PIO1 4-70x5003 00000x5004 0000\nGPIO PIO2 GPIO PIO3 \n8-1112-15\nGPIO PIO0 0-3\nAPB peripherals\n0x4000 40000x4000 80000x4000 C0000x4001 00000x4001 80000x4002 00000x4002 80000x4003 80000x4003 C0000x4004 00000x4004 40000x4004 80000x4004 C0000x4005 00000x4005 40000x4005 80000x4005 C0000x4008 0000\n0x4002 4000\n0x4001 C000\n0x4001 4000\n0x4000 0000WDT32-bit counter/timer 032-bit counter/timer 1 ADC \n UARTPMU\nI2C-bus10 - 13 reserved\nreserved\nreserved reserved23 - 31 reserved\n012345678916\n15\n141718\nreserved\nreservedreserved\n0x0000 0000 0 GB0.5 GB4 GB\n1 GB\n0x1000 20000x1FFF 00000x1FFF 40000x2000 00000x4000 00000x4008 00000x5000 00000x5020 00000xFFFF FFFF\nreservedreservedreserved\nAPB peripheralsAHB peripherals\n0x1000 00008 kB  SRAM LPC11Cx2/Cx4\n0x0000 4000\n16 kB on-chip flash (LPC11Cx2)  0x0000 8000\n32 kB on-chip flash  (LPC11Cx4)16 kB boot ROM\n0x0000 00000x0000 00C0\nactive interrupt vectors\n002aaf268reserved\nSPI0\n16-bit counter/timer 1\n16-bit counter/timer 0IOCONFIGsystem control20\n19C_CANreserved22\n21SPI1\nflash controller0xE000 00000xE010 0000\nprivate peripheral bus\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 17 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n•Four programmable interrupt priority leve ls, with hardware pr iority level masking.\n•Software interr upt generation.\n7.5.2 Interrupt sources\nEach peripheral device has one interrupt line connected to the NVIC but may have several \ninterrupt flags. Individual interrupt flags may also represent more than one interrupt source.\nAny GPIO pin (total of 40 pins (LPC11C12/C14) or 36 pins (LPC11C22/C24)) regardless \nof the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both. \n7.6 IOCONFIG block\nThe IOCONFIG block allows sele cted pins of the microcontroller to have more than one \nfunction. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.\nPeripherals should be connected to the appropriate pins prior to being activated and prior \nto any related interrupt(s) being enabled. Activi ty of any enabled peripheral function that is \nnot mapped to a related pin should be considered undefined.\n7.7 Fast general purpose parallel I/O\nDevice pins that are not connec ted to a specific peripheral function are controlled by the \nGPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.\nLPC11Cx2/Cx4 use accelerated GPIO functions:\n•GPIO registers are a dedicated AHB peripheral  so that the fastest possible I/O timing \ncan be achieved.\n•Entire port value can be written in one instruction.\nAdditionally, any GPIO pin (total of 40 pins (LPC11C12/C14) or 36 pins (LPC11C22/C24)) \nproviding a digital function can be programmed to generate an interrupt on a level, a rising \nor falling edge, or both. \n7.7.1 Features\n•Bit level port registers allow a single instruct ion to set or clear any number of bits in \none write operation.\n•Direction control of individual bits.\n•All GPIO pins default to inputs with pull-ups enabled after reset except for the I2C-bus \ntrue open-drain pins PIO0_4 and PIO0_5.\n•Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG \nblock for each GPIO pin (except PIO0_4 and PIO0_5).\n•All GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V DD = 3.3 V) if their \npull-up resistor is enabled in the IOCONFIG block.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 18 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7.8 UART\nThe LPC11Cx2/Cx4 contain one UART.\nSupport for RS-485/9-bit mode allows both software address detection and automatic \naddress detection using 9-bit mode.\nThe UART includes a fractional baud rate generator. Standard baud rates such as \n115200 Bd can be achieved with any crystal frequency above 2 MHz.\n7.8.1 Features\n•Maximum UART data bit rate of 3.125 Mbit/s.\n•16 Byte Receive and Transmit FIFOs.\n•Register locations conform to 16C550 industry standard.\n•Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.\n•Built-in fractional baud rate generator cove ring wide range of baud rates without a \nneed for external crystals of particular values.\n•FIFO control mechanism that enables software flow control implementation.\n•Support for RS-485/9-bit mode.\n•Support for modem control.\n7.9 SPI serial I/O controller\nThe LPC11Cx2/Cx4 contain two SPI controllers. Both SPI controllers support SSP \nfeatures.\nThe SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can \ninteract with multiple masters and slaves on the bus. Only a single master and a single \nslave can communicate on the bus during a given data transfer. The SPI supports full \nduplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the \nslave and from the slave to the master. In practice, often only one of these data flows \ncarries meaningful data.\n7.9.1 Features\n•Maximum SPI speed of 25 Mbit/s (master)  or 4.17 Mbit/s (slave) (in SSP mode)\n•Compatible with Motorola SPI, 4-wire  Texas Instruments SSI, and National \nSemiconductor Microwire buses\n•Synchronous serial communication\n•Master or slave operation\n•8-frame FIFOs for both transmit and receive\n•4-bit to 16-bit frame\n7.10 I2C-bus serial I/O controller\nThe LPC11Cx2/Cx4 contain one I2C-bus controller.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 19 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nThe I2C-bus is bidirectional for inter-IC contro l using only two wires: a Serial CLock line \n(SCL) and a Serial DAta line (SDA). Each de vice is recognized by a unique address and \ncan operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the \ncapability to both receive and send information (such as me mory). Transmitters and/or \nreceivers can operate in either master or sl ave mode, depending on whether the chip has \nto initiate a data transfer or is only addressed. The I2C is a multi-master bus and can be \ncontrolled by more than one bus master connected to it.\n7.10.1 Features\n•The I2C-interface is a standard I2C-bus compliant interface with open-drain pins. The \nI2C-bus interface also supports Fast-mod e Plus with bit rates up to 1 Mbit/s.\n•Easy to configure as master, slave, or master/slave.\n•Programmable clocks allow versatile rate control.\n•Bidirectional data transfer between masters and slaves.\n•Multi-master bus (no central master).\n•Arbitration between simultaneously transmit ting masters without corruption of serial \ndata on the bus.\n•Serial clock synchronization allows devices with different bit rates to communicate via \none serial bus.\n•Serial clock synchronization can be used as a handshake mechanism to suspend and \nresume serial transfer.\n•The I2C-bus can be used for test and diagnostic purposes.\n•The I2C-bus controller supports multiple address recognition and a bus monitor mode.\n7.11 C_CAN controller\nController Area Network (CAN) is the definition of a high performance communication \nprotocol for serial data communication. The C_ CAN controller is designed to provide a full \nimplementation of the CAN protocol accordin g to the CAN Specification Version 2.0B. The \nC_CAN controller allows to build powerful local networks with low-cost multiplex wiring by \nsupporting distributed real-time control with a very high level of security. \nOn-chip C_CAN drivers provide an API for initialization and commu nication using CAN \nand CANopen standards.\n7.11.1 Features\n•Conforms to protocol version 2.0 parts A and B.\n•Supports bit rate of up to 1 Mbit/s.\n•Supports 32 Message Objects.\n•Each Message Object has its own identifier mask.\n•Provides programmable FIFO mode (concatenation of Message Objects).\n•Provides maskable interrupts.\n•Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN \napplications.\n•Provides programmable loop-back mode for self-test operation.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 20 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n•The C_CAN API includes the following functions:\n–C_CAN set-up and initialization\n–C_CAN send and receive messages\n–C_CAN status\n–CANopen object dictionary\n–CANopen SDO expedited communication\n–CANopen SDO segmented co mmunication primitives\n–CANopen SDO fall-back handler\n•Flash ISP programming via C_CAN supported.\n7.11.2 On-chip, high-speed CAN transceiver\nRemark: The on-chip CAN transceiver is available on parts LPC11C22/C24 only. \nCompared to the LPC11C12/C14, the LPC11C22/C24 supports fewer GPIO functions, \nand in addition, one counter/timer match function is removed to allow interfacing the CAN \nhigh-speed transceiver to the CAN bus. See Table 4  and Figure 1 .\n7.11.2.1 Features\n•Data rates of up to 1 Mbit/s\n•Fully ISO 11898-2 compliant\n•Undervoltage detection and thermal protection\n•Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)\n7.11.2.2 Normal mode\nA LOW level on pin STB selects Normal mode. In this mode, the transceiver is able to \ntransmit and receive data via the bus lines CANH and CANL (see Figure 29 ). The \ndifferential receiver converts the analog data on the bus lines into digital data which are received by the CAN_RXD inpu t of the C_CAN controller. \n7.11.2.3 Silent mode\nA HIGH level on pin STB selects Silent mode. In Silent mode the tran smitter is disabled, \nreleasing the bus pins to recessive state. All other functions, including the receiver, \ncontinue to operate as in Normal mode. Silent mode can be used to prevent a faulty \nC_CAN controller from disrupting all network communications.\n7.11.2.4 Undervoltage protection\nShould V\nCC or VDD_CAN drop below their respective undervoltage detection levels \n(Vuvd(VCC)  and V uvd (VDD_CAN) ; see Table 8 ), the transceiver will switch off and disengage \nfrom the bus (zero load) until V CC and VDD_CAN have recovered.\n7.11.2.5 Thermal protection\nThe output drivers are protected against overte mperature conditions. If the virtual junction \ntemperature exceeds the shutdo wn junction temperature, T j(sd) (see Table 8 ), the output \ndrivers will be disabled unt il the virtual junction te mperature falls below T j(sd).\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 21 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7.11.2.6 Time-out function\nA ‘TXD dominant time-out’ timer is star ted when the CAN_TXD signal of the C_CAN \ncontroller is set LOW. If the LOW state on the CAN_TXD signal persists for longer than \ntto(dom)TXD , the transmitter is disabled, releasing the bus lines to recessive state. This \nfunction prevents a hardware and/or software application failure from driving the bus lines \nto a permanent dominant state (blocking all network communications). The TXD dominant \ntime-out timer is reset when the CAN_TXD signal is set HIGH. The TXD dominant \ntime-out time also defines the minimum possible bit rate of 40 kbit/s.\n7.12 10-bit ADC\nThe LPC11Cx2/Cx4 contains one ADC. The ADC is a single 10-bit successive approximation ADC with eight channels.\n7.12.1 Features\n•10-bit successive approximation ADC.\n•Input multiplexing among 8 pins.\n•Power-down mode.\n•Measurement range 0 V to V DD.\n•10-bit conversion time \uf0b3 2.44\uf06ds (up to 400 kSamples/s).\n•Burst conversion mode for single or multiple inputs.\n•Optional conversion on transition of input pin or timer match signal.\n•Individual result registers for each ADC channel to reduce interrupt overhead.\n7.13 General purpose externa l event counter/timers\nThe LPC11Cx2/Cx4 includes two 32-bit counter/timers and two 16-bit counter/timers. The \ncounter/timer is designed to count cycles of  the system derived clock. It can optionally \ngenerate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also incl udes one capture input to trap the timer value \nwhen an input signal transitions, optionally generating an interrupt.\n7.13.1 Features\n•A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.\n•Counter or timer operation.\n•One capture channel per timer, that can ta ke a snapshot of the timer value when an \ninput signal transitions. A capture event may also generate an interrupt.\n•Four match registers per timer that allow:\n–Continuous operation with optional interrupt generation on match.\n–Stop timer on match with optional interrupt generation.\n–Reset timer on match with optional interrupt generation.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 22 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n•Up to four external outputs corresponding to match registers, with the following \ncapabilities:\n–Set LOW on match.\n–Set HIGH on match.\n–Toggle on match.\n–Do nothing on match.\n7.14 System tick timer\nThe ARM Cortex-M0 includes a system tick timer (SYSTIC K) that is inte nded to generate \na dedicated SYSTICK exception at a fi xed time interval (typically 10 ms).\n7.15 Watchdog timer\nThe purpose of the watchdog is to reset t he microcontroller within a selectable time \nperiod.\n7.15.1 Features\n•Internally resets chip if not period ically reloaded.\n•Debug mode.\n•Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be \ndisabled.\n•Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.\n•Flag to indicate watchdog reset.\n•Programmable 24-bit timer with internal prescaler.\n•Selectable time period from (T cy(WDCLK) \uf0b4256\uf0b44) to (T cy(WDCLK) \uf0b4224\uf0b44) in \nmultiples of T cy(WDCLK) \uf0b44.\n•The Watchdog Clock (WDCLK) source can be selected from the In ternal RC oscillator \n(IRC), the Watchdog oscillator, or the main cl ock. This gives a wid e range of potential \ntiming choices of Watchdog operation unde r different power reduction conditions. It \nalso provides the ability to run the WDT from an entirely internal source that is not \ndependent on an external crystal and its associated components and wiring for \nincreased reliability.\n7.16 Clocking and power control\n7.16.1 Crystal oscillators\nThe LPC11Cx2/Cx4 include three independent oscillato rs. These are the system \noscillator, the Internal RC oscillator (IRC), and the Watchdog os cillator. Each oscillator can \nbe used for more than one purpose as required in a particular application. \nFollowing reset, the LPC11Cx2/Cx4 will operat e from the Internal RC oscillator until \nswitched by software. This a llows systems to operate without any external crystal and the \nbootloader code to operate at a known frequency. See Figure 5\n for an overview of the LPC11Cx2/Cx4 clock generation.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 23 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n7.16.1.1 Internal RC oscillator\nThe IRC may be used as the clock source for th e WDT, and/or as the clock that drives the \nPLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is \ntrimmed to 1 % accuracy over the entire voltage and temperature range.\nUpon power-up or any chip reset, the LPC11Cx2/Cx4 use the IRC as the clock source. \nSoftware may later switch to one of  the other available clock sources.\n7.16.1.2 System oscillator\nThe system oscillator can be used as the clock source for the CPU, with or without using \nthe PLL. \nThe system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be \nboosted to a higher frequency, up to the maximum CPU operating frequency, by the \nsystem PLL. Fig 5. LPC11Cx2/Cx4 clock generation block diagramSYSTEM PLLIRC oscillator\nsystem oscillator\nwatchdog oscillatorIRC oscillatorwatchdog oscillator\nMAINCLKSEL\n(main clock select)\nSYSPLLCLKSEL\n(system PLL clock select)SYSTEM CLOCK\nDIVIDERAHB clock 0\n(system)\nSYSAHBCLKCTRL[1:18]\n(AHB clock enable)AHB clocks 1 to 18(memoriesand peripherals)\nSPI0 PERIPHERAL\nCLOCK DIVIDERSPI0\nSPI1 PERIPHERAL\nCLOCK DIVIDERSPI1UART PERIPHERAL\nCLOCK DIVIDERUART\nWDT CLOCK\nDIVIDERWDT\nWDTUEN\n(WDT clock update enable)\nwatchdog oscillatorIRC oscillator\nsystem oscillator CLKOUT PIN CLOCK\nDIVIDERCLKOUT pin\nCLKOUTUEN\n(CLKOUT update enable)002aae514main clocksystem clock\nIRC oscillator18\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 24 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7.16.1.3 Watchdog oscillator\nThe watchdog oscillator can be used as a clock source that directly drives the CPU, the \nwatchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is \nprogrammable between 7.8 kHz and 1.7 MHz. Th e frequency spread over processing and \ntemperature is \uf0b140 % (see Table 16 ).\n7.16.2 System PLL \nThe PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input \nfrequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). \nThe multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is provid ing the desired output frequency. The output \ndivider may be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed \nfollowing a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. \nThe PLL settling time is 100 \uf06ds.\n7.16.3 Clock output\nThe LPC11Cx2/Cx4 features a cl ock output function  that routes the IRC oscillator, the \nsystem oscillator, the watchdog oscillator, or the main clock to  an output pin. \n7.16.4 Wake-up process\nThe LPC11Cx2/Cx4 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC o scillator as the clock source. This allows \nchip operation to resume quickly. If the syst em oscillator or the PLL is needed by the \napplication, software will need to enable these features an d wait for them to stabilize \nbefore they are used as a clock source.\n7.16.5 Power control\nThe LPC11Cx2/Cx4 support a variety of powe r control features. There are three special \nmodes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or  altering the CPU clock divider value. This \nallows a trade-off of power versus processing speed based on application requirements. In addition, a register is pr ovided for shutting down the cl ocks to individual on-chip \nperipherals, allowing fine tuning of power consumption by eliminating all dynamic power \nuse in any peripherals that are not required fo r the application. Selected peripherals have \ntheir own clock divider which prov ides even better power control.\n7.16.5.1 Sleep mode\nWhen Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep \nmode does not need any special sequence but re-enabling the clock to the ARM core.\nIn Sleep mode, execution of instructions is suspended until either a reset or interrupt \noccurs. Peripheral functions continue opera tion during Sleep mode and may generate \ninterrupts to cause the processor to resume execution. Sleep mode eliminates dynamic \npower used by the processor itself, memory systems and related controllers, and internal \nbuses.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 25 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7.16.5.2 Deep-sleep mode\nIn Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut \ndown. As an exception, the user has the opt ion to keep the watchdog oscillator and the \nBOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows \nfor additional power savings.\nUp to 13 pins total, see Table 3 , serve as external wake-up pins to a dedicated start logic \nto wake up the chip from Deep-sleep mode.\nUnless the watchdog oscillator is selected to run in Deep-s leep mode, the clock source \nshould be switched to IRC before entering Deep-sleep mode, because the IRC can be \nswitched on and off glitch-free. \n7.16.5.3 Deep power-down mode\nIn Deep power-down mode, power is shut off to the entire chip with the exception of the \nWAKEUP pin. The LPC11Cx2/C x4 can wake up from D eep power-down mode via the \nWAKEUP pin.\nWhen entering Deep power-down mode, an external pull-up resistor is required on the \nWAKEUP pin to hold it HIGH. The RESET  pin must also be held HIGH to prevent it from \nfloating while in Deep power-down mode.\n7.17 System control\n7.17.1 Start logic\nThe start logic connects external pins to corresponding interrupts in the NVIC. Each pin \nshown in Table 3  as input to the start logic has an individual interrupt in the NVIC interrupt \nvector table. The start logic pins can serve as  external interrupt pins when the chip is \nrunning. In addition, an input signal on the start logic pins can wake up the chip from Deep-sleep mode when all clocks are shut down.\nThe start logic must be configured in the system configuration block and in the NVIC \nbefore being used.\n7.17.2 Reset\nReset has four sources on the LPC11Cx2/Cx4: the RESET  pin, the Watchdog reset, \npower-on reset (POR), and the BrownO ut Detection (BOD) circuit. The RESET  pin is a \nSchmitt trigger input pin. Assertion of chip re set by any source, once the operating voltage \nattains a usable level, starts the IRC and initializes the flash controller.\nWhen the internal Reset is removed, the proc essor begins executing at address 0, which \nis initially the Reset vector mapped from the bo ot block. At that point, all of the processor \nand peripheral registers have been in itialized to predetermined values.\nAn external pull-up resistor  is required on the RESET  pin if Deep power-down mode is \nused.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 26 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7.17.3 Brownout detection\nThe LPC11Cx2/Cx4 includes four levels for monitoring the voltage on the V DD pin. If this \nvoltage falls below one of the four selected levels, the BOD asserts an interrupt signal to \nthe NVIC. This signal can be enabled for inte rrupt in the Interrupt Enable Register in the \nNVIC in order to cause a CPU in terrupt; if not, software can monitor the signal by reading \na dedicated status register. Four additional threshold levels can be selected to cause a forced reset of the chip.\n7.17.4 Code security (Code Read Protection - CRP)\nThis feature of the LPC11Cx2/Cx4 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) \nand In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a ded icated flash location. IAP commands are not \naffected by the CRP.\nIn addition, ISP entry via the PIO0_1 pin can be disabled without enabling CRP. For \ndetails see the  LPC11Cx user manual .\nThere are three levels of Code Read Protection:\n1. CRP1 disables access to the chip via the SWD and allows partial flash update \n(excluding flash sector 0) using a limited  set of the ISP commands. This mode is \nuseful when CRP is required and flash fi eld updates are needed but all sectors can \nnot be erased.\n2. CRP2 disables access to the chip via the SWD and only allows full flash erase and \nupdate using a reduced set of the ISP commands.\n3. Running an application with level CRP3 select ed fully disables any access to the chip \nvia the SWD pins and the ISP. This mode effectively disables ISP override using PIO0_1 pin, too. It is up to the user’s application to provide (if needed) flash update mechanism using IAP calls or call reinvoke  ISP command to enable flash update via \nthe UART.\n \nIn addition to the three CRP levels, sampli ng of pin PIO0_1 for valid user code can be \ndisabled. For details see the LPC11Cx user manual .CAUTION\nIf level three Code Read Protection (CRP3) is  selected, no future factory testing can be \nperformed on the device.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 27 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n7.17.5 Bootloader\nThe bootloader controls initial operation after reset and also provides the means to \nprogram the flash memory. This could be init ial programming of a blank device, erasure \nand re-programming of a previously programmed device, or programming of the flash memory by the application program in a running system.\nThe bootloader code is executed every time th e part is reset or powered up. The loader \ncan either execute the user application code or the ISP command handler via UART or C_CAN. A LOW level during reset applied to the PIO0_1 pin is considered as an external hardware request to start the ISP command handler. The state of PIO0_3 at reset \ndetermines whether the UART  (PIO0_3 HIGH) or the C_CA N (PIO0_3 LOW) interface will \nbe used.\nThe C_CAN ISP command handler uses the CANopen protocol and data organization \nmethod. C_CAN ISP commands have the sa me functionality as UART ISP commands.\n7.17.6 APB interface\nThe APB peripherals are located on one APB bus.\n7.17.7 AHBLite \nThe AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main \nstatic RAM, and the Boot ROM. \n7.17.8 External interrupt inputs\nAll GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see Section 7.17.1\n).\n7.18 Emulation and debugging\nDebug functions are integrated into the ARM Cortex-M0. Serial wire debug with four \nbreakpoints and two watchpoints is supported.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 28 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n8. Limiting values\n \n[1] The following applies to the limiting values:\na) This product includes circuitry specif ically designed for the protection of its in ternal devices from the damaging effects of  excessive \nstatic charge. Nonetheless, it is sugges ted that conventional precautions be tak en to avoid applying greater than the rated \nmaximum.\nb) Parameters are valid over operating te mperature range unless otherwise specifi ed. All voltages are with respect to V SS unless \notherwise noted.\n[2] Maximum/minimum voltage above the maximum operating voltage (see Table 6 ) and below ground that can be applied for a short time \n(<10 ms) to a device without leading to irrecoverable failure. Fa ilure includes the loss of reli ability and shorter lifetime of  the device. \n[3] Including voltage on outputs in 3-state mode.\n[4] The peak current is limited to 25 times the corresponding maximum current.\n[5] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be dete rmined \nbased on required shelf lifetime. Please refer to t he JEDEC spec (J-STD-033B.1) for further details.\n[6] Human body model: equivalent to dischar ging a 100 pF capacitor through a 1.5 k \uf057 series resistor.Table 5. Limiting values\nIn accordance with the Absolute Ma ximum Rating System (IEC 60134).[1]\nSymbol Parameter Conditions Min Max Unit\nVDD supply voltage (core \nand external rail)on pins V DD[2]\uf02d0.5 4.6 V\nVI input voltage 5 V tolerant I/O pins; V DD \uf0b3 1.8 V[3]\uf02d0.5 +5.5 V\nVx voltage on pin x no time limit; DC value\non pins CANH and CANL \uf02d58 +58 V\non pins STB, V CC, VDD_CAN \uf02d0.3 +7 V\nIDD supply current per supply pin[4]-1 0 0 m A\nISS ground current per ground pin[4]-1 0 0 m A\nIlatch I/O latch-up current \uf02d(0.5V DD) < V I < (1.5V DD);\nTj < 125\uf0b0C-1 0 0 m A\nTstg storage temperature non-operating[5]\uf02d65 +150 \uf0b0C\nTj(max) maximum junction temperature-1 5 0 \uf0b0C\nP\ntot(pack) total power dissipation (per package)based on package heat transfer, not device power consumption-1 . 5 W\nV\nESD electrostatic discharge \nvoltagehuman body model; \nall pins except CAN on-chip transceiver pins CANL, \nCANH, STB, VDD_CAN, V CC, GND on \nLPC11C22/C24[6]\uf02d6500 +6500 V\npins CANH and CANL on LPC11C22/C24[6]\uf02d8000 +8000 V\npins STB, VDD_CAN, V CC, GND on \nLPC11C22/C24[6]\uf02d4000 +4000 V\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 29 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n9. Static characteristics\n Table 6. Static characteristics\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1]Max Unit\nVDD supply voltage (core \nand external rail)on pins V DD 1.8 3.3 3.6 V\nIDD supply current Active mode; code\nwhile(1){}\nexecuted from flash\nsystem clock = 12 MHz\nV\nDD = 3.3 V[2][3][4]\n[5][6][7]-3 -m A\nsystem \nclock = 50 MHz\nVDD = 3.3 V[2][3][6]\n[5][7][8]-9 -m A\nSleep mode; \nsystem clock = 12 MHz\nV\nDD = 3.3 V[2][3][4]\n[5][6][7]-2 -m A\nDeep-sleep mode; \nVDD = 3.3 V[2][3][5]\n[9]-6 -\uf06d A\nDeep power-down \nmode; V DD = 3.3 V[2][10]- 220 - nA\nStandard port pins, RESET\nIIL LOW-level input \ncurrentVI= 0 V; on-chip \npull-up resistor disabled-0 . 5 1 0 n A\nI\nIH HIGH-level input \ncurrentVI=VDD; on-chip \npull-down resistor \ndisabled-0 . 5 1 0 n A\nIOZ OFF-state output currentV\nO=0V ;  V O=VDD; \non-chip pull-up/down \nresistors disabled-0 . 5 1 0 n A\nVI input voltage V DD \uf0b3 1.8 V[11]\n[12]0- 5 . 0 V\nVDD = 0 V 0 - 3.6 V\nVO output voltage output active 0 - V DD V\nVIH HIGH-level input \nvoltage0.7V DD --V\nVIL LOW-level input \nvoltage--0 . 3 V DD V\nVhys hysteresis voltage - 0.4 - V\nVOH HIGH-level output \nvoltage2.0 V \uf0a3 VDD  \uf0a3 3.6 V; \nIOH=\uf02d4 mAVDD \uf02d 0.4 - - V\n1.8 V \uf0a3 VDD < 2.0 V; \nIOH=\uf02d3 mAVDD \uf02d 0.4 - - V\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 30 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nVOL LOW-level output \nvoltage2.0 V \uf0a3 VDD \uf0a3 3.6 V; \nIOL=4  m A--0 . 4 V\n1.8 V \uf0a3 VDD < 2.0 V; \nIOL=3  m A--0 . 4 V\nIOH HIGH-level output \ncurrentVOH=VDD\uf02d0.4 V; \n2.0 V \uf0a3 VDD  \uf0a3 3.6 V\uf02d4- - m A\n1.8 V \uf0a3 VDD < 2.0 V \uf02d3- - m A\nIOL LOW-level output \ncurrentVOL=0 . 4V\n2.0 V \uf0a3 VDD  \uf0a3 3.6 V4- - m A\n1.8 V \uf0a3 VDD < 2.0 V 3 - - mA\nIOHS HIGH-level \nshort-circuit output currentV\nOH=0V[13]-- \uf02d45 mA\nIOLS LOW-level \nshort-circuit output \ncurrentVOL=VDD[13]--5 0 m A\nIpd pull-down current V I=5V 1 0 5 0 1 5 0 \uf06dA\nIpu pull-up current V I=0V ;  \n2.0 V \uf0a3 VDD  \uf0a3 3.6 V\uf02d15 \uf02d50 \uf02d85 \uf06dA\n1.8 V \uf0a3 VDD < 2.0 V \uf02d10 \uf02d50 \uf02d85 \uf06dA\nVDD<VI<5V 0 0 0 \uf06dA\nHigh-drive output pin (PIO0_7)\nIIL LOW-level input \ncurrentVI= 0 V; on-chip \npull-up resistor \ndisabled-0 . 5 1 0 n A\nIIH HIGH-level input currentV\nI=VDD; on-chip \npull-down resistor \ndisabled-0 . 5 1 0 n A\nIOZ OFF-state output \ncurrentVO=0V ;  V O=VDD; \non-chip pull-up/down resistors disabled-0 . 5 1 0 n A\nV\nI input voltage V DD \uf0b3 1.8 V[11]\n[12]0- 5 . 0 V\nVDD = 0 V 0 - 3.6 V\nVO output voltage output active 0 - V DD V\nVIH HIGH-level input voltage0.7V\nDD --V\nVIL LOW-level input \nvoltage--0 . 3 V DD V\nVhys hysteresis voltage 0.4 - - V\nVOH HIGH-level output \nvoltage2.5 V \uf0a3 VDD \uf0a3 3.6 V; \nIOH=\uf02d20 mAVDD \uf02d 0.4 - - V\n1.8 V \uf0a3 VDD < 2.5 V; \nIOH=\uf02d12 mAVDD \uf02d 0.4 - - VTable 6. Static characteristics  …continued\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1]Max Unit\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 31 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[1] Typical ratings are not guaranteed. The va lues listed are at room temperature (25 \uf0b0C), nominal supply voltages. \n[2] T amb=2 5\uf0b0C.\n[3] I DD measurements were performed with all pins configured as  GPIO outputs driven LOW and pull-up resistors disabled.\n[4] IRC enabled; system oscillator disabled; system PLL disabled.VOL LOW-level output \nvoltage2.0 V \uf0a3 VDD  \uf0a3 3.6 V; \nIOL=4  m A--0 . 4 V\n1.8 V \uf0a3 VDD < 2.0 V; \nIOL=3  m A--0 . 4 V\nIOH HIGH-level output \ncurrentVOH=VDD\uf02d0.4 V;\n2.5 V \uf0a3 VDD \uf0a3 3.6 V20 - - mA\n1.8 V \uf0a3 VDD < 2.5 V 12 - - mA\nIOL LOW-level output \ncurrentVOL=0 . 4V\n2.0 V \uf0a3 VDD  \uf0a3 3.6 V4- - m A\n1.8 V \uf0a3 VDD < 2.0 V 3 - - mA\nIOLS LOW-level \nshort-circuit output currentV\nOL=VDD[13]--5 0 m A\nIpd pull-down current V I=5V 1 0 5 0 1 5 0 \uf06dA\nIpu pull-up current V I=0V  \n2.0 V \uf0a3 VDD  \uf0a3 3.6 V\uf02d15 \uf02d50 \uf02d85 \uf06dA\n1.8 V \uf0a3 VDD < 2.0 V \uf02d10 \uf02d50 \uf02d85 \uf06dA\nVDD<VI<5V 0 0 0 \uf06dA\nI2C-bus pins (PIO0_4 and PIO0_5)\nVIH HIGH-level input voltage0.7V\nDD --V\nVIL LOW-level input voltage--0 . 3 V\nDD V\nVhys hysteresis voltage - 0.05V DD -V\nIOL LOW-level output \ncurrentVOL=0 . 4V ;  I2C-bus \npins configured as \nstandard mode pins\n2.0 V \uf0a3 VDD  \uf0a3 3.6 V3.5 - - mA\n1.8 V \uf0a3 VDD < 2.0 V 3 - -\nIOL LOW-level output \ncurrentVOL=0 . 4V ;  I2C-bus \npins configured as \nFast-mode Plus pins\n2.0 V \uf0a3 VDD  \uf0a3 3.6 V20 - - mA\n1.8 V \uf0a3 VDD < 2.0 V 16 - -\nILI input leakage current V I=VDD[14]-2 4 \uf06dA\nVI=5V - 1 0 2 2 \uf06dA\nOscillator pins\nVi(xtal) crystal input voltage \uf02d0.5 1.8 1.95 V\nVo(xtal) crystal output voltage \uf02d0.5 1.8 1.95 VTable 6. Static characteristics  …continued\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1]Max Unit\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 32 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[5] Pin CAN_RXD pulled LOW externally.\n[6] BOD disabled.[7] All peripherals disabled in the SYSAHBCLKCTRL register. Peri pheral clocks to UART and SPI0/1 disabled in system configuratio n \nblock.\n[8] IRC disabled; system oscill ator enabled; system PLL enabled.\n[9] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.[10] WAKEUP pin pulled HIGH externally.[11] Including voltage on outputs in 3-state mode.\n[12] 3-state outputs go into 3-state mode in Deep power-down mode.\n[13] Allowed as long as the current limit does not exceed the maximum current allowed by the device.\n[14] To V\nSS.\n9.1 ADC characteristics\n \n[1] The ADC is monotonic, there are no missing codes.\n[2] The differential linearity error (E D) is the difference between the actual step width and the ideal step width. See Figure 6 .\n[3] The integral non-linearity (E L(adj)) is the peak difference between the center of the st eps of the actual and the ideal transfer curve after \nappropriate adjustment of gain and offset errors. See Figure 6 .\n[4] The offset error (E O) is the absolute difference between the straight line which fits the actual cu rve and the straight line which fits the \nideal curve. See Figure 6 .\n[5] The gain error (E G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset \nerror, and the straight line which fits the ideal transfer curve. See Figure 6 .\n[6] The absolute error (E T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated \nADC and the ideal transfer curve. See Figure 6 .\n[7] T amb = 25 \uf0b0 C; maximum sampling frequency f s = 400 kSamples/s and analog input capacitance C ia = 1 pF.\n[8] Input resistance R i depends on the sampling frequency fs: R i = 1 / (f s \uf0b4 C ia). Table 7. ADC static characteristics\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C unless otherwise specified;  ADC frequency 4.5 MHz, V DD = 2.5 V to 3.6 V.\nSymbol Parameter Conditions Min Typ Max Unit\nVIA analog input voltage 0 - VDD V\nCia analog input capacitance - - 1 pF\nED differential linearity error[1][2]--\uf0b1  1L S B\nEL(adj) integral non-linearity[3]--\uf0b1  1.5 LSB\nEO offset error[4]--\uf0b1  3.5 LSB\nEG gain error[5]--0 .6 %\nET absolute error[6]--\uf0b1  4L S B\nRvsi voltage source interface resistance--4 0 k \uf057\nR\ni input resistance[7][8]--2 .5 M \uf057\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 33 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n(1) Example of an actual transfer curve.\n(2) The ideal transfer curve.(3) Differential linearity error (E\nD).\n(4) Integral non-linearity (E L(adj)).\n(5) Center of a step of the actual transfer curve.\nFig 6. ADC characteristics002aaf4261023\n1022\n1021\n1020\n1019\n(2)\n(1)\n1024 1018 1019 1020 1021 1022 1023 7 1234567\n6\n5\n4\n3\n2\n1\n01018\n(5)\n(4)\n(3)\n1 LSB\n(ideal)code\nout\nVDD − VSS \n1024offset \nerror\nEOgain\nerror\nEG\noffset error\nEOVIA (LSB ideal)\n1 LSB =\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 34 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n9.2 C_CAN on-chip, high-speed transceiver characteristics\n Table 8. Static characteristics\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C; V CC= 4.5 V to 5.5 V; R L=6 0\uf057; unless otherwise specified; all voltages are defined with respect to \nground; positive currents flow into the IC. Also see Figure 29 .\nSymbol Parameter Conditions Min Typ Max Unit\nSupply; pin VCC\nVCC supply voltage 4.5 - 5.5 V\nICC supply current Silent mode 0.1 1 2.5 mA\nNormal mode\nrecessive 2.5 5 10 mA\ndominant; CAN_TXD = LOW 20 50 70 mA\nVuvd(VCC) undervoltage detection \nvoltage on pin V CC3.5 - 4.5 V\nI/O level adapter supply; pin VDD_CAN\nVDD supply voltage on pin VDD_CAN[1]2.8 - 5.5 V\nIDD supply current on pin VDD_CAN; Normal and Silent \nmodes\nrecessive; CAN_TXD = HIGH 10 80 250 \uf06dA\ndominant; CAN_TXD = LOW 50 350 500 \uf06dA\nVuvd(VDD_CAN) undervoltage detection \nvoltage on pin VDD_CAN1.3 - 2.7 V\nMode control input; pin STB\nVIH HIGH-level input voltage 0.7V CC -V CC+0 . 3 V\nVIL LOW-level input voltage \uf02d0.3 - 0.3V CC V\nIIH HIGH-level input current 1 4 10 \uf06dA\nIIL LOW-level input current Voltage on pin STB = 0 V \uf02d10 + 1 \uf06dA\nBus lines; pins CANH and CANLV\nO(dom) dominant output voltage CAN_TXD = LOW; t < t to(dom)TXD\npin CANH 2.75 3.5 4.5 V\npin CANL 0.5 1.5 2.25 V\nVdom(TX)sym transmitter dominant voltage \nsymmetryVdom(TX)sym  = V CC\uf02dVCANH\uf02dVCANL \uf02d400 0 +400 mV\nVO(dif)bus bus differential output \nvoltageCAN_TXD = LOW; t < t to(dom)TXD 1.5 - 3 V\nCAN_TXD = HIGH; recessive; no load\uf02d50 - +50 mV\nV\nO(rec) recessive output voltage Normal and Silent modes; \nCAN_TXD = HIGH; no load20 . 5 V CC3V\nVth(RX)dif differential receiver \nthreshold voltageNormal and Silent modes V\ncm(CAN)[2]=\uf02d12 V to +12 V0.5 0.7 0.9 V\nVhys(RX)dif differential receiver hysteresis voltageNormal and Silent modes V\ncm(CAN) =\uf02d12 V to +12 V50 120 400 mV\nIO(dom) dominant output current CAN_TXD = LOW; t < t to(dom)TXD ; \nVCC=5  V\npin CANH; V CANH =0V \uf02d120 \uf02d70\uf02d40 mA\npin CANL; V CANL = 5 V/40 V 40 70 120 mA\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 35 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[1] VDD_CAN must be equal to the VDD of the microcontroller\n[2] V cm(CAN)  is the common mode voltage of CANH and CANL.\n IO(rec) recessive output current Normal and Silent modes; \nCAN_TXD = HIGH;\nVCANH =VCANL =\uf02d27 V to +32 V\uf02d5- + 5 m A\nIL leakage current VCC=0V ;  V CANH =VCANL =5V \uf02d50 + 5 \uf06dA\nRi input resistance 9 15 28 k\uf057\n\uf044Ri input resistance deviation between V CANH and V CANL \uf02d30 + 3 %\nRi(dif) differential input resistance 19 30 52 k \uf057\nCi(cm) common-mode input \ncapacitance-- 2 0 p F\nCi(dif) differential input capacitance - - 10 pF\nTemperature protection\nTj(sd) shutdown junction \ntemperature-1 9 0 - \uf0b0CTable 8. Static characteristics  …continued\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C; V CC= 4.5 V to 5.5 V; R L=6 0\uf057; unless otherwise specified; all voltages are defined with respect to \nground; positive currents flow into the IC. Also see Figure 29 .\nSymbol Parameter Conditions Min Typ Max Unit\nTable 9. Dynamic characteristicsT\namb=\uf02d40\uf0b0C to +85 \uf0b0C; V CC= 4.5 V to 5.5 V; R L=6 0\uf057 unless specified otherwise. All voltages are defined with respect to \nground. Positive currents flow into the IC.\nSymbol Parameter Conditions Min Typ Max Unit\ntto(dom)TXD TXD dominant time-out time CAN_TXD = LOW; Normal \nmode0.3 1 12 ms\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 36 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n9.3 BOD static characteristics\n \n[1] Interrupt levels are selected by writing the leve l value to the BOD control register BODCTRL, see LPC11Cx \nuser manual .\n9.4 Power consumption \nPower measurements in Active, Sleep, and Deep-sleep modes were performed under the \nfollowing conditions (see LPC11Cx user manual ): \n•Configure all pins as GPIO  with pull-up resistor disabled in the IOCONFIG block.\n•Configure GPIO pins as outputs using the GPIOnDIR registers.\n•Write 0 to all GPIOnDATA registers to drive the outputs LOW.Table 10. BOD static characteristics[1]\nTamb=2 5\uf0b0C.\nSymbol Parameter Conditions Min Typ Max Unit\nVth threshold voltage interrupt level 1\nassertion - 2.22 - V\nde-assertion - 2.35 - V\ninterrupt level 2\nassertion - 2.52 - Vde-assertion - 2.66 - V\ninterrupt level 3\nassertion - 2.80 - Vde-assertion - 2.90 - V\nreset level 0\nassertion - 1.46 - Vde-assertion - 1.63 - V\nreset level 1\nassertion - 2.06 - Vde-assertion - 2.15 - V\nreset level 2\nassertion - 2.35 - Vde-assertion - 2.43 - V\nreset level 3\nassertion - 2.63 - Vde-assertion - 2.71 - V\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 37 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n Conditions: T amb = 25 \uf0b0 C; active mode entered executing code while(1){}  from flash; all \nperipherals disabled in the SYSAHBCLKCTRL regist er (SYSAHBCLKCTRL = 0x1F); all peripheral \nclocks disabled; internal pul l-up resistors disabled; BOD di sabled; pin CAN_RXD pulled LOW \nexternally.\n(1) System oscillator and syste m PLL disabled; IRC enabled.\n(2) System oscillator and system PLL enabled; IRC disabled.\nFig 7. Active mode: Typical supply current I DD versus supply voltage V DD for different \nsystem clock frequencies\nConditions: V DD = 3.3 V; active mode entered executing code while(1){}  from flash; all \nperipherals disabled in the SYSAHBCLKCTRL regist er (SYSAHBCLKCTRL = 0x1F); all peripheral \nclocks disabled; internal pul l-up resistors disabled; BOD di sabled; pin CAN_RXD pulled LOW \nexternally.\n(1) System oscillator and syste m PLL disabled; IRC enabled.\n(2) System oscillator and system PLL enabled; IRC disabled.\nFig 8. Active mode: Typical supply current I DD versus temperature for different system \nclock frequenciesVDD (V)1.8 3.6 3.0 2.4002aaf390\n4812\nIDD\n(mA)\n012 MHz(1)24 MHz(2)36 MHz(2)48 MHz(2)\ntemperature (°C)−40 85 35 10 60 −15002aaf391\n4812\nIDD\n(mA)\n012 MHz(1)24 MHz(2)36 MHz(2)48 MHz(2)\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 38 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n Conditions: V DD = 3.3 V; sleep mode entered from fl ash; all peripheral s disabled in the \nSYSAHBCLKCTRL register (SYSAHBCLK CTRL = 0x1F); all peripheral clocks disabled; internal \npull-up resistors disabled; BOD disabled; pin CAN_RX D pulled LOW externally.\n(1) System oscillator and syste m PLL disabled; IRC enabled.\n(2) System oscillator and system PLL enabled; IRC disabled.\nFig 9. Sleep mode: Typical supply current I DD versus temperature for different system \nclock frequencies\nConditions: BOD disabled; all oscillators and analog blocks disabled in the PDSLEEPCFG register \n(PDSLEEPCFG = 0x0000 18FF); pin CA N_RXD pulled LOW externally.\nFig 10. Deep-sleep mode: Typical supply current I DD versus temperature for different \nsupply voltages V DD002aaf392\ntemperature (°C)−40 85 35 10 60 −1526\n48\nIDD\n(mA)\n012 MHz(1)36 MHz(2)48 MHz(2)\n24 MHz(2)\n002aaf394\ntemperature (°C)−40 85 35 10 60 −151030\n2040\nIDD\n(μA)\n03.6 V\n3.3 V2.0 V1.8 V\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 39 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \nFig 11. Deep power-down mode: Typical supply current I DD versus temperature for \ndifferent supply voltages V DD002aaf457\n0.20.6\n0.40.8\nIDD\n(μA)\n0\ntemperature (°C)−40 85 35 10 60 −15VDD = 3.6 V\n3.3 V\n2.0 V1.8 V\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 40 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n9.5 Peripheral power consumption\nThe supply current per peripheral is measured as the difference in supply current between \nthe peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG \nand PDRUNCFG (for analog blocks) registers.  All other blocks are disabled in both \nregisters and no code is executed. Me asured on a typical sample at T amb=2 5  \uf0b0C. Unless \nnoted otherwise, the system oscillator an d PLL are running in both measurements.\nThe supply currents are shown for system clock frequencies of 12 MHz and 48 MHz.\n Table 11. Power consumption for individual analog and digital blocks\nPeripheral Typical supply current in \nmA Notes\n n/a 12 MHz 48 MHz\nIRC 0.27 - - System oscillator running; PLL off; \nindependent of main clock frequency.\nSystem oscillator \nat 12 MHz0.22 - - IRC running; PLL off; independent of main \nclock frequency.\nWatchdog \noscillator at 500 kHz/20.004 - - System oscillator running; PLL off; \nindependent of main clock frequency.\nBOD 0.051 - - Independent of main clock frequency.\nMain PLL - 0.21 -\nADC - 0.08 0.29\nCLKOUT - 0.12 0.47 Main clock divided by 4 in the CLKOUTDIV \nregister.\nCT16B0 - 0.02 0.06\nCT16B1 - 0.02 0.06\nCT32B0 - 0.02 0.07\nCT32B1 - 0.02 0.06\nGPIO - 0.23 0.88 GPIO pins configured as outputs and set to \nLOW. Direction and pin state are maintained if \nthe GPIO is disabled in the SYSAHBCLKCFG \nregister.\nIOCONFIG - 0.03 0.10\nI2C - 0.04 0.13\nROM - 0.04 0.15\nSPI0 - 0.12 0.45\nSPI1 - 0.12 0.45\nUART - 0.22 0.82\nC_CAN - 0.03 0.1\nWDT - 0.02 0.06 Main clock selected as clock source for the \nWDT.\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 41 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n9.6 Electrical pin characteristics\n \n Conditions: V DD = 3.3 V; on pin PIO0_7.\nFig 12. High-drive output: Typical HIGH-level output voltage V OH versus HIGH-level \noutput current I OH.\nConditions: V DD = 3.3 V; on pins PIO0_4 and PIO0_5.\nFig 13. I2C-bus pins (high current sink): Typical LOW-level output current I OL versus \nLOW-level output voltage V OL IOH (mA)0 60 40 20 10 50 30002aae990\n2.8\n2.43.23.6\nVOH\n(V)\n2T = 85 °C\n25 °C\n−40 °C\nVOL (V)0 0.6 0.4 0.2002aaf019\n204060\nIOL\n(mA)\n0T = 85 °C\n25 °C\n−40 °C\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 42 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n Conditions: V DD = 3.3 V; standard port pins and PIO0_7.\nFig 14. Typical LOW-l evel output current I OL versus LOW-level output voltage V OL \nConditions: V DD = 3.3 V; standard port pins.\nFig 15. Typical HIGH-level output voltage V OH versus HIGH-level output source current \nIOHVOL (V)0 0.6 0.4 0.2002aae991\n51015\nIOL\n(mA)\n0T = 85 °C\n25 °C\n−40 °C\nIOH (mA)0 24 16 8002aae992\n2.8\n2.43.23.6\nVOH\n(V)\n2T = 85 °C\n25 °C\n−40 °C\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 43 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n Conditions: V DD = 3.3 V; standard port pins.\nFig 16. Typical pull-up current I pu versus input voltage V I\nConditions: V DD = 3.3 V; standard port pins.\nFig 17. Typical pull-down current I pd versus input voltage V IVI (V)0 5 4 23 1002aae988\n−30\n−50−1010\nIpu\n(μA)\n−70T = 85 °C\n25 °C\n−40 °C\nVI (V)0 5 4 23 1002aae989\n40\n206080\nIpd\n(μA)\n0T = 85 °C\n25 °C\n−40 °C\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 44 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n10. Dynamic characteristics\n10.1 Power-up ramp conditions\n \n[1] See Figure 18 .\n[2] The wait time specifies the time the power supply must be at levels below 400 mV before ramping up.\n \n10.2 Flash memory\n \n[1] Number of program/erase cycles.\n[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash \nin blocks of 256 bytes.Table 12. Power-up characteristics\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C.\nSymbol Parameter Conditions Min Typ Max Unit\ntr rise time at t = t 1: 0 < V I\uf020\uf0a3 400 mV[1]0- 5 0 0 m s\ntwait wait time[1][2]12 - - \uf06ds\nVI input voltage at t = t 1 on pin V DD 0 - 400 mV\nCondition: 0 < V I\uf020\uf0a3 400 mV at start of power-up (t = t 1)\nFig 18. Power-up rampVDD\n0400 mVtr\ntwait\nt = t1002aag001\nTable 13. Flash characteristicsT\namb=\uf02d40\uf0b0C to +85 \uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ Max Unit\nNendu endurance [1]10000 100000 - cycles\ntret retention time powered 10 - - years\nunpowered 20 - - years\nter erase time sector or multiple \nconsecutive \nsectors95 100 105 ms\ntprog programming \ntime[2]0.95 1 1.05 ms\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 45 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n10.3 External clock\n \n[1] Parameters are valid over operating temp erature range unless otherwise specified. \n[2] Typical ratings are not guaranteed. The va lues listed are at room temperature (25 \uf0b0C), nominal supply \nvoltages.\n Table 14. Dynamic characteristic: external clock\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C; V DD over specified ranges.[1]\nSymbol Parameter Conditions Min Typ[2]Max Unit\nfosc oscillator frequency 1 - 25 MHz\nTcy(clk) clock cycle time 40 - 1000 ns\ntCHCX clock HIGH time Tcy(clk)\uf0b40 . 4 --n s\ntCLCX clock LOW time Tcy(clk)\uf0b40 . 4 --n s\ntCLCH clock rise time - - 5 ns\ntCHCL clock fall time - - 5 ns\nFig 19. External clock timing (with an amplitude of at least V i(RMS)  = 200 mV)tCHCL tCLCXtCHCX\nTcy(clk)tCLCH\n002aaa907\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 46 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n10.4 Internal oscillators\n \n[1] Parameters are valid over operating temp erature range unless otherwise specified. \n[2] Typical ratings are not guaranteed. The va lues listed are at room temperature (25 \uf0b0C), nominal supply \nvoltages.\n \n \n[1] Typical ratings are not guaranteed. The va lues listed are at room temperature (25 \uf0b0C), nominal supply \nvoltages.\n[2] The typical frequency spread over processing and temperature (T amb = \uf02d40\uf0b0C to +85 \uf0b0C) is \uf0b140 %.\n[3] See the LPC11Cx user manual .Table 15. Dynamic characteristic: internal oscillators\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C; 2.7 V \uf0a3 VDD  \uf0a3 3.6 V.[1]\nSymbol Parameter Conditions Min Typ[2]Max Unit\nfosc(RC) internal RC oscillator frequency - 11.88 12 12.12 MHz\nConditions: Frequency values are typical values. 12 MHz \uf0b1\uf0201 % accuracy is guaranteed for \n2.7 V \uf0a3 VDD  \uf0a3 3.6 V and T amb=\uf02d40\uf0b0C to +85 \uf0b0C. Variations between parts may cause the IRC to \nfall outside the 12 MHz \uf0b1 1 % accuracy specification for voltages below 2.7 V.\nFig 20. Internal RC oscillator frequency versus temperature\nTable 16. Dynamic characterist ics: Watchdog oscillator\nSymbol Parameter Conditions Min Typ[1] Max Unit\nfosc(int) internal oscillator frequencyDIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register; \n[2][3]-7 . 8 - k H z\nDIVSEL = 0x00, FREQSEL = 0xF \nin the WDTOSCCTRL register[2][3]- 1700 - kHz002aaf403\n11.9512.0512.15\nf\n(MHz)\n11.85temperature (°C)−40 85 35 10 60 −15VDD = 3.6 V\n3.3 V\n3.0 V2.7 V2.4 V2.0 V\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 47 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n10.5 I/O pins \n \n[1] Applies to standard port pins and RESET  pin.\n10.6 I2C-bus\n \n[1] See the I2C-bus specification UM10204  for details.\n[2] Parameters are valid over operating temp erature range unless otherwise specified. \n[3] tHD;DAT is the data hold time that is measured from  the falling edge of SCL; applies to data in transmission \nand the acknowledge.\n[4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the \nVIH(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.\n[5] C b = total capacitance of one bus line in pF.Table 17. Dynamic characteristic: I/O pins[1]\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C; 3.0 V \uf0a3 VDD  \uf0a3 3.6 V.\nSymbol Parameter Conditions Min Typ Max Unit\ntr rise time pin \nconfigured as \noutput3.0 - 5.0 ns\ntf fall time pin \nconfigured as output2.5 - 5.0 ns\nTable 18. Dynamic characteristic: I2C-bus pins[1]\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C.[2] \nSymbol Parameter Conditions Min Max Unit\nfSCL SCL clock frequencyStandard-mode 0 100 kHz\nFast-mode 0 400 kHzFast-mode Plus 0 1 MHz\nt\nf fall time[4][5][6][7]of both SDA and \nSCL signals\nStandard-mode- 300 ns\nFast-mode 20 + 0.1 \uf0b4 Cb300 ns\nFast-mode Plus - 120 ns\ntLOW LOW period of the SCL clockStandard-mode 4.7 - \uf06ds\nFast-mode 1.3 - \uf06ds\nFast-mode Plus 0.5 - \uf06ds\nt\nHIGH HIGH period of the SCL clockStandard-mode 4.0 - \uf06ds\nFast-mode 0.6 - \uf06ds\nFast-mode Plus 0.26 - \uf06ds\nt\nHD;DAT data hold time[3][4][8] Standard-mode 0 - \uf06ds\nFast-mode 0 - \uf06ds\nFast-mode Plus 0 - \uf06ds\ntSU;DAT data set-up time \n [9][10]Standard-mode 250 - ns\nFast-mode 100 - ns\nFast-mode Plus 50 - ns\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 48 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[6] The maximum t f for the SDA and SCL bus lines is specified at  300 ns. The maximum fall time for the SDA \noutput stage t f is specified at 250 ns. This allows series protection resistors to be connected in between the \nSDA and the SCL pins and the SDA/SCL bus lines  without exceeding the maximum specified t f.\n[7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors \nare used, designers should allow for this when considering bus timing.\n[8] The maximum t HD;DAT  could be 3.45 \uf06d s and 0.9 \uf06ds for Standard-mode and Fast-mode but must be less than \nthe maximum of t VD;DAT  or t VD;ACK  by a transition time (see UM10204 ). This maximum must only be met if \nthe device does not stretch the LOW period (t LOW) of the SCL signal. If the clock stretches the SCL, the \ndata must be valid by the set-up time before it releases the clock.\n[9] tSU;DAT is the data set-up time that is measured wi th respect to the rising edge of SCL; applies to data in \ntransmission and the acknowledge.\n[10] A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement t SU;DAT  = \n250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period \nof the SCL signal. If such a device does stretch the LO W period of the SCL signal, it must output the next \ndata bit to the SDA line t r(max)  + tSU;DAT  = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus \nspecification) before the SCL line is  released. Also the acknowledge timing must meet this set-up time.\n \n10.7 SPI interfaces\n Fig 21. I2C-bus pins clock timing002aaf425tf\n70 %\n30 %SDA\ntf\n70 %\n30 %\nS70 %\n30 %70 %\n30 %\ntHD;DAT\nSCL\n1 / fSCL70 %\n30 %70 %\n30 %tVD;DAT\ntHIGH\ntLOWtSU;DAT\nTable 19. Dynamic characteristics of SPI pins in SPI mode\nSymbol Parameter Conditions Min Typ Max Unit\nSPI master (in SPI mode)\nTcy(clk) clock cycle time full-duplex mode[1]50 - - ns\nwhen only transmitting[1]40 ns\ntDS data set-up time in SPI mode\n2.4 V \uf0a3 VDD \uf0a3 3.6 V[2]15 - - ns\n2.0 V \uf0a3 VDD < 2.4 V[2] 20 ns\n1.8 V \uf0a3 VDD < 2.0 V[2] 24 - - ns\ntDH data hold time in SPI mode[2] 0- - n s\ntv(Q) data output valid time in SPI mode[2] -- 10 n s\nth(Q) data output hold time in SPI mode[2] 0- - n s\nSPI slave (in SPI mode)T\ncy(PCLK) PCLK cycle time 20 - - ns\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 49 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n[1] T cy(clk)  = (SSPCLKDIV \uf0b4 (1 + SCR) \uf0b4 CPSDVSR) / f main. The clock cycle time deriv ed from the SPI bit rate T cy(clk)  is a function of the \nmain clock frequency f main, the SPI peripheral clock divider (SSPCLKDIV), the SPI  SCR parameter (specified in the SSP0CR0 register), \nand the SPI CPSDVSR parameter (specified in the SPI clock prescale register).\n[2] T amb = \uf02d40 \uf0b0 C to 85 \uf0b0C.\n[3] T cy(clk)  = 12 \uf0b4 T cy(PCLK) .\n[4] T amb = 25 \uf0b0 C; for normal voltage supply range: V DD = 3.3 V.\n tDS data set-up time in SPI mode[3][4]0- - n s\ntDH data hold time in SPI mode[3][4]3 \uf0b4 Tcy(PCLK)  + 4 - - ns\ntv(Q) data output valid time in SPI mode[3][4]-- 3 \uf0b4 Tcy(PCLK)  + 11 ns\nth(Q) data output hold time in SPI mode[3][4]-- 2 \uf0b4 Tcy(PCLK)  + 5 nsTable 19. Dynamic characteristics of SPI pins in SPI mode\nSymbol Parameter Conditions Min Typ Max Unit\nPin names SCK, MISO, and MOSI refer to pins for both SPI peripherals, SPI0 and SPI1.\nFig 22. SPI master timing in SPI modeSCK (CPOL = 0)\nMOSI\nMISOTcy(clk)\ntDS tDHtv(Q)\nDATA VALID DATA VALIDth(Q)SCK (CPOL = 1)\nDATA VALID DATA VALID\nMOSI\nMISOt\nDS tDHDATA VALID DATA VALIDth(Q)\nDATA VALID DATA VALIDtv(Q)CPHA = 1\nCPHA = 0\n002aae829\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 50 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \nPin names SCK, MISO, and MOSI refer to pins for both SPI peripherals, SPI0 and SPI1.\nFig 23. SPI slave timing in SPI modeSCK (CPOL = 0)\nMOSI\nMISOTcy(clk)\ntDS tDH\ntv(Q)\nDATA VALID DATA VALIDth(Q)SCK (CPOL = 1)\nDATA VALID DATA VALID\nMOSI\nMISOtDS tDH\ntv(Q)\nDATA VALID DATA VALIDth(Q)DATA VALID DATA VALIDCPHA = 1\nCPHA = 0\n002aae830\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 51 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n11. Application information\n11.1 ADC usage notes\nThe following guidelines show how to increase the performance of the ADC in a noisy \nenvironment beyond the ADC specifications listed in Table 7 :\n•The ADC input trace must be short and as close as possible to the LPC11Cx2/Cx4 chip.\n•The ADC input traces must be shielded from  fast switching digital signals and noisy \npower supply lines.\n•Because the ADC and the digital core share the same power supply, the power supply \nline must be adequately filtered.\n•To improve the ADC performance in a very noisy environment, put the device in Sleep \nmode during the ADC conversion.\n11.2 XTAL input\nThe input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a \nclock in slave mode, it is recommended that th e input be coupled through a capacitor with \nCi = 100 pF. To limit the input voltage to the specified range, choose an additional \ncapacitor to ground C g which attenuates the input voltage by a factor C i/(Ci + C g). In slave \nmode, a minimum of 200 mv (RMS) is needed. \n \nIn slave mode the input clock signal should be  coupled by means of a capacitor of 100 pF \n(Figure 24 ), with an amplitude between 200 mv (RMS) and 1000 mv (RMS). This \ncorresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. \nThe XTALOUT pin in this configur ation can be left unconnected. \nExternal components and models used  in oscillation mode are shown in Figure 25  and in \nTable 20  and Table 21 . Since the feedback resistance is integrated on chip, only a crystal \nand the capacitances C X1 and C X2 need to be connected externally in case of \nfundamental mode oscillation  (the fundamental frequenc y is represen ted by L, C L and \nRS). Capacitance C P in Figure 25  represents the parallel package capacitance and should \nnot be larger than 7 pF. Parameters F OSC, CL, RS and C P are supplied by the crystal \nmanufacturer (see Table 20 ).Fig 24. Slave mode operation of the on-chip oscillatorLPC1xxx\nXTALIN\nCi\n100 pFCg\n002aae788\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 52 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n \n \n \n11.3 XTAL Printed Circuit Bo ard (PCB) layout guidelines\nThe crystal should be connected on the PCB as close as poss ible to the oscillator input \nand output pins of the chip. Take care that the load capacitors C x1, Cx2, and C x3 in case of \nthird overtone crystal usage have a common ground plane. The external components \nmust also be connected to the ground plain. Loops must be made as small as possible in Fig 25. Oscillator modes and models: oscillation mode of operation and external crystal \nmodel used for C X1/CX2 evaluation\nTable 20. Recommended values for C X1/CX2 in oscillation mode (crystal and external \ncomponents parameters) low frequency mode \nFundamental oscillation \nfrequency F OSCCrystal load capacitance C\nLMaximum crystal series resistance R\nSExternal load capacitors C\nX1, CX2\n 1 MHz - 5 MHz 10 pF < 300\uf057 18 pF, 18 pF\n20 pF < 300\uf057 39 pF, 39 pF\n30 pF < 300\uf057 57 pF, 57 pF\n5 MHz - 10 MHz 10 pF < 300\uf057 18 pF, 18 pF\n20 pF < 200\uf057 39 pF, 39 pF\n30 pF < 100\uf057 57 pF, 57 pF\n10 MHz - 15 MHz 10 pF < 160\uf057 18 pF, 18 pF\n20 pF < 60\uf057 39 pF, 39 pF\n15 MHz - 20 MHz 10 pF < 80\uf057 18 pF, 18 pF\nTable 21. Recommended values for C X1/CX2 in oscillation mode (crystal and external \ncomponents parameters) high frequency mode \nFundamental oscillation frequency F\nOSCCrystal load capacitance C\nLMaximum crystal series resistance R\nSExternal load capacitors C\nX1, CX2\n15 MHz - 20 MHz 10 pF < 180\uf057 18 pF, 18 pF\n20 pF < 100\uf057 39 pF, 39 pF\n20 MHz - 25 MHz 10 pF < 160\uf057 18 pF, 18 pF\n20 pF < 80\uf057 39 pF, 39 pF002aaf424LPC1xxx\nXTALIN XTALOUT\nCX2 CX1XTAL= CL CP\nRSL\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 53 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\norder to keep the noise coupled in via the PCB as small as possible. Also parasitics \nshould stay as small as  possible. Values of C x1 and C x2 should be chosen smaller \naccordingly to the increase in parasitics of the PCB layout.\n11.4 Standard I/O pad configuration\nFigure 26  shows the possible pin modes for standard I/O pins with analog input function:\n•Digital output driver\n•Digital input: Pull-up enabled/disabled\n•Digital input: Pull-down enabled/disabled\n•Digital input: Repeater mode enabled/disabled\n•Analog input\n \nFig 26. Standard I/O pad configurationPINVDD\nESD\nVSSESD\nVDD\nweak\npull-up\nweak\npull-downoutput enable\nrepeater mode\nenableoutput\npull-up enable\npull-down enable\ndata input\nanalog inputselect analog input\n002aaf304pin configured\nas digital output\ndriver\npin configured\nas digital input\npin configured\nas analog input\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 54 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n11.5 Reset pad configuration\n \n11.6 C_CAN with external tr ansceiver (LPC11C12/C14 only)\n Fig 27. Reset pad configurationVSSreset\n002aaf274VDD\nVDDVDD\nRpu ESD\nESD20 ns RC\nGLITCH FILTERPIN\nFig 28. Connecting the C_CAN to an external transceiver (LPC11C12/C14)S\nTXD\nRXDLPC11C12/C14\nPIOx_y\nCAN_TXD\nCAN_RXD\nGNDVCC\nCANHCANH\nCANLCANL5 VBAT3 V\nVIO\n002aaf911TJF1051\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 55 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n11.7 C_CAN with on-chip, high-speed  transceiver (LPC11C22/C24 only)\n \nFig 29. Connecting the CAN hi gh-speed transceiver to the CAN bus (LPC11C22/C24)GNDVCC\nCANHCANH\nCANLCANL5 VVDD 3 V\nVDD_CAN VDD\n002aaf910LPC11C22/C24\nCAN\nHIGH-SPEED\nTRANSCEIVERC_CANCAN_TXD\nCAN_RXD\nSTB\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 56 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n12. Package outline\n \nFig 30. Package outline SOT313-2 (LQFP48)UNITA\nmax.A1 A2 A3 bp cE(1)eH E LL p Z y w v θ\n REFERENCES OUTLINE\nVERSIONEUROPEAN\nPROJECTIONISSUE DATE\n IEC  JEDEC  JEITAmm 1.60.20\n0.051.451.350.250.270.170.180.127.16.90.59.158.850.950.5570\no\no 0.12 0.1 0.2 1DIMENSIONS (mm are the original dimensions)\nNote\n1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.75\n0.45\n SOT313-2 MS-026 136E0500-01-1903-02-25D(1) (1) (1)\n7.16.9H\nD\n9.158.85E Z\n0.950.55DbpeE\nB12\nDHbpEH\nvMBDZDA\nZE\ne\nvMA148 3736 25\n24\n13θA1A\nLp\ndetail XL(A  )3A2Xyc\nwMwM\n0 2.5 5 mm\nscalepin 1 indexLQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm SOT313-2\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 57 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n13. Soldering\n \nFig 31. Reflow soldering of the LQFP48 packageSOT313-2\nDIMENSIONS in mmoccupied areaFootprint information for reflow soldering of LQFP48 package\nAxBxGx\nGy HyHx\nAy ByP1\nD2 (8×) D1(0.125)\nAx Ay Bx By D1 D2 Gx Gy Hx Hy\n10.350P2\n0.560 10.350 7.350 7.350P1\n0.500 0.280C\n1.500 0.500 7.500 7.500 10.650 10.650sot313-2_frsolder landC\nGeneric footprint pattern\nRefer to the package outline drawing for actual layoutP2\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 58 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n14. Abbreviations\n Table 22. Abbreviations\nAcronym Description\nADC Analog-to-Digital Converter\nAHB Advanced High-performance BusAPB Advanced Peripheral BusAPI Application Programming InterfaceBOD BrownOut DetectionCAN Controller Area NetworkGPIO General Purpose Input/OutputPLL Phase-Locked LoopRC Resistor-CapacitorSDO Service Data ObjectSPI Serial Peripheral InterfaceSSI Serial Synchronous InterfaceSSP Synchronous Serial PortUART Universal Asynchronous Receiver/Transmitter\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 59 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n15. Revision history\n Table 23. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nLPC11CX2_CX4 v.3.2 20160104 Product data sheet - LPC11CX2_CX4 v.3.1\nModifications: •Added Section 10.1 “ Power-up ramp  conditions ”.\n•Added text to V I, input voltage in Table 5 “ Limiting values ”: 5 V tolerant I/O pins; V DD \uf0b3 \n1.8 V.\n•Updated Table 6 “ Static characteristics ”:\n–Replaced text, pin configured to provide a digital function to V DD = 0 V for V I, input \nvoltage in Standard port pins, RESET .\n–Replaced text, pin configured to provide a digital function to \nVDD \uf0b3 1.8 V and V DD = 0 V for V I, input voltage in High-drive output pin (PIO0_7).\n•Removed footnote 12: V DD supply voltage must be present.\n•Updated Figure 29 “ Connecting the CAN high-speed transceiver to the CAN bus \n(LPC11C22/C24) ”: Fixed Typo: "STD" changed to "STB". \nLPC11CX2_CX4 v.3.1 20130515 Product data sheet - LPC11CX2_CX4 v.3\nModifications: •Table 3 and Table 4: Added “5  V tolerant pad” to RESET /PIO0_0 table note.\n•Table 5: \n–Added Table note 2.\n–Corrected V DD min and max.\n•Table 8: Added Table note 1.\n•Table 10: Removed BOD interrupt level 0.\nLPC11CX2_CX4 v.3 20110627 Product data sheet - LPC11C12_C14 v.2\nModifications: •I2C-bus pins configured as standard mode pins, parameter I OL changed to 3.5 mA \n(minimum) for 2.0 V \uf0a3  VDD \uf0a3 3.6 V.\n•Parameter V x added to Table 5 “Limiting values”.\n•C_CAN power consumption data added to Table 11.\n•ADC sampling frequency corrected in Table 7 (Table note 7).\n•Reflow soldering footprint drawing added (Section 13).\n•Pull-up level specified in Table 3 and Table 4.\n•Parameter T cy(clk)  corrected on Table 18.\n•Condition for parameter T stg in Table 5 updated.\n•Table note 5 of Table 5 updated.\n•Table 18 T~cy(clk) condition changed from “wh en only receiving” to “full-duplex mode”\nLPC11CX2_CX4 v.2 20101203 Product data sheet - LPC11C12_C14 v.1\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 60 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nModifications: •Parts LPC11C22 and LPC11C24 added.\n•Pin description for parts LPC11C22 and LPC11C24 added (Table 4).\n•Static characteristics for CAN transceiver added (Table 8).\n•Description of high-speed, on-chip CAN transceiver added (LPC11C22/C24). See \nSection 7.11.2.\n•Application diagram for connecting the C_CAN to an external transceiver added (Section 11.6).\n•Application diagram for high-speed, on-chip CAN transceiver added (Section 11.7).\n•Typical value for parameter N endu added in Table 12 “Flash characteristics”.\n•Description of RESET  and WAKEKUP pins up dated in Table 3.\n•PLL output frequency limited to < 100 MHz in Section 7.16.2 “System PLL”.\n•Parameter V hys for I2C bus pins: typical value corrected V hys = 0.05V DD in Table 6.\nLPC11C12_C14 v.1 20100921 Product data sheet - -Table 23. Revision history  …continued\nDocument ID Release date Data sheet status Change notice Supersedes\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 61 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n16. Legal information\n16.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. [3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com\n. \n16.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any \nrepresentations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n16.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconducto rs products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 62 of 64NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nNon-automotive qualified products — Unless this data sheet expressly \nstates that this specific NXP Semicon ductors product is automotive qualified, \nthe product is not suitable for automotive use. It is neither qualified nor tested \nin accordance with automotive testing or application requirements. NXP Semiconductors accepts no liabili ty for inclusion and/or use of \nnon-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses t he product for design-in and use in \nautomotive applications to automotive specifications and standards, customer \n(a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applicat ions, use and specifications, and (b) whenever customer uses the product for automotive applications beyond \nNXP Semiconductors’ specifications such  use shall be solely at customer’s \nown risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond NXP Semiconductors’ \nstandard warranty and NXP Semiconduct ors’ product specifications.\n16.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\nI2C-bus  — logo is a trademark of NXP Semiconductors N.V.\n17. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nLPC11CX2_CX4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.\nProduct data sheet Rev. 3.2 — 4 January 2016 63 of 64continued >>NXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n18. Contents\n1 General description . . . . . . . . . . . . . . . . . . . . . .  1\n2 Features and benefits . . . . . . . . . . . . . . . . . . . .  13 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2\n4 Ordering information. . . . . . . . . . . . . . . . . . . . .  3\n4.1 Ordering options . . . . . . . . . . . . . . . . . . . . . . . .  3\n5 Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . .  46 Pinning information. . . . . . . . . . . . . . . . . . . . . .  5\n6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5\n6.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . .  7\n7 Functional description  . . . . . . . . . . . . . . . . . .  15\n7.1 ARM Cortex-M0 processor . . . . . . . . . . . . . . .  15\n7.2 On-chip flash program memo ry  . . . . . . . . . . .  15\n7.3 On-chip SRAM . . . . . . . . . . . . . . . . . . . . . . . .  15\n7.4 Memory map. . . . . . . . . . . . . . . . . . . . . . . . . .  15\n7.5 Nested Vectored Interrupt  Controller (NVIC)  .  16\n7.5.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\n7.5.2 Interrupt sources. . . . . . . . . . . . . . . . . . . . . . .  17\n7.6 IOCONFIG block  . . . . . . . . . . . . . . . . . . . . . .  177.7 Fast general purpose parallel I/O . . . . . . . . . .  17\n7.7.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  17\n7.8 UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  187.8.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18\n7.9 SPI serial I/O controller. . . . . . . . . . . . . . . . . .  18\n7.9.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  187.10 I\n2C-bus serial I/O controller  . . . . . . . . . . . . . .  18\n7.10.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  197.11 C_CAN controller . . . . . . . . . . . . . . . . . . . . . .  197.11.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  19\n7.11.2 On-chip, high-speed CAN transceiver  . . . . . .  20\n7.11.2.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  207.11.2.2 Normal mode  . . . . . . . . . . . . . . . . . . . . . . . . .  20\n7.11.2.3 Silent mode. . . . . . . . . . . . . . . . . . . . . . . . . . .  20\n7.11.2.4 Undervoltage protection . . . . . . . . . . . . . . . . .  207.11.2.5 Thermal protection . . . . . . . . . . . . . . . . . . . . .  20\n7.11.2.6 Time-out function . . . . . . . . . . . . . . . . . . . . . .  21\n7.12 10-bit ADC  . . . . . . . . . . . . . . . . . . . . . . . . . . .  217.12.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n7.13 General purpose external event \ncounter/timers. . . . . . . . . . . . . . . . . . . . . . . . .  21\n7.13.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  217.14 System tick timer  . . . . . . . . . . . . . . . . . . . . . .  22\n7.15 Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . .  227.15.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22\n7.16 Clocking and power control  . . . . . . . . . . . . . .  22\n7.16.1 Crystal oscillators . . . . . . . . . . . . . . . . . . . . . .  227.16.1.1 Internal RC oscillator  . . . . . . . . . . . . . . . . . . .  23\n7.16.1.2 System oscillator  . . . . . . . . . . . . . . . . . . . . . .  237.16.1.3 Watchdog oscillator . . . . . . . . . . . . . . . . . . . .  247.16.2 System PLL . . . . . . . . . . . . . . . . . . . . . . . . . .  24\n7.16.3 Clock output . . . . . . . . . . . . . . . . . . . . . . . . . .  24\n7.16.4 Wake-up process . . . . . . . . . . . . . . . . . . . . . .  24\n7.16.5 Power control . . . . . . . . . . . . . . . . . . . . . . . . .  24\n7.16.5.1 Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . .  247.16.5.2 Deep-sleep mode. . . . . . . . . . . . . . . . . . . . . .  25\n7.16.5.3 Deep power-down mode . . . . . . . . . . . . . . . .  25\n7.17 System control . . . . . . . . . . . . . . . . . . . . . . . .  257.17.1 Start logic . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n7.17.2 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n7.17.3 Brownout detection  . . . . . . . . . . . . . . . . . . . .  267.17.4 Code security (Code Read Protection - CRP)  26\n7.17.5 Bootloader . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\n7.17.6 APB interface . . . . . . . . . . . . . . . . . . . . . . . . .  277.17.7 AHBLite . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\n7.17.8 External interr upt inputs . . . . . . . . . . . . . . . . .  27\n7.18 Emulation and debugging  . . . . . . . . . . . . . . .  27\n8 Limiting values  . . . . . . . . . . . . . . . . . . . . . . . .  28\n9 Static characteristics  . . . . . . . . . . . . . . . . . . .  29\n9.1 ADC characteristics . . . . . . . . . . . . . . . . . . . .  32\n9.2 C_CAN on-chip, high-speed transceiver \ncharacteristics . . . . . . . . . . . . . . . . . . . . . . . .  34\n9.3 BOD static characteristics . . . . . . . . . . . . . . .  369.4 Power consumption  . . . . . . . . . . . . . . . . . . .  36\n9.5 Peripheral power consumption  . . . . . . . . . . .  409.6 Electrical pin characteristics. . . . . . . . . . . . . .  41\n10 Dynamic characteristics. . . . . . . . . . . . . . . . .  44\n10.1 Power-up ramp conditions . . . . . . . . . . . . . . .  44\n10.2 Flash memory  . . . . . . . . . . . . . . . . . . . . . . . .  44\n10.3 External clock. . . . . . . . . . . . . . . . . . . . . . . . .  45\n10.4 Internal oscillators  . . . . . . . . . . . . . . . . . . . . .  4610.5 I/O pins  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n10.6 I\n2C-bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n10.7 SPI interfaces. . . . . . . . . . . . . . . . . . . . . . . . .  48\n11 Application information . . . . . . . . . . . . . . . . .  51\n11.1 ADC usage notes. . . . . . . . . . . . . . . . . . . . . .  51\n11.2 XTAL input . . . . . . . . . . . . . . . . . . . . . . . . . . .  5111.3 XTAL Printed Circuit Board (PCB) layout \nguidelines. . . . . . . . . . . . . . . . . . . . . . . . . . . .  52\n11.4 Standard I/O pad configuration  . . . . . . . . . . .  5311.5 Reset pad configuration . . . . . . . . . . . . . . . . .  54\n11.6 C_CAN with external transceiver\n(LPC11C12/C14 only)  . . . . . . . . . . . . . . . . . .  54\n11.7 C_CAN with on-chip, high-speed transceiver \n(LPC11C22/C24 only)  . . . . . . . . . . . . . . . . . .  55\n12 Package outline. . . . . . . . . . . . . . . . . . . . . . . .  56\nNXP Semiconductors LPC11Cx2/Cx4\n32-bit ARM Cortex-M0 microcontroller\n© NXP B.V. 2016. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 4 January 2016\nDocument identifier: LPC11CX2_CX4Please be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 13 Soldering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57\n14 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . .  58\n15 Revision history. . . . . . . . . . . . . . . . . . . . . . . .  5916 Legal information. . . . . . . . . . . . . . . . . . . . . . .  61\n16.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . .  61\n16.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . .  61\n16.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .  61\n16.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . .  62\n17 Contact information. . . . . . . . . . . . . . . . . . . . .  62\n18 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63\n'}]
!==============================================================================!
### Component Summary: LPC11C14FBD48/301

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 1.8V to 3.6V
- **Current Ratings**: 
  - Active Mode: Up to 9 mA at 50 MHz
  - Sleep Mode: 2 mA
  - Deep-Sleep Mode: 6 µA
  - Deep Power-Down Mode: 220 nA
- **Power Consumption**: 
  - Active Mode: 9 mA (at 50 MHz)
  - Sleep Mode: 2 mA
  - Deep-Sleep Mode: 6 µA
  - Deep Power-Down Mode: 220 nA
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - LQFP48 (Low-profile Quad Flat Package), 48 leads, body size 7 x 7 x 1.4 mm
- **Special Features**: 
  - ARM Cortex-M0 processor with up to 50 MHz operation
  - Integrated C_CAN controller and optional high-speed CAN transceiver (not included in LPC11C14)
  - 32 kB Flash memory and 8 kB SRAM
  - Multiple serial interfaces (UART, SPI, I2C)
  - 10-bit ADC with 8 channels
  - Programmable WatchDog Timer (WDT)
- **Moisture Sensitive Level**: 
  - MSL 3 (according to JEDEC J-STD-020E)

#### Description:
The LPC11C14FBD48/301 is a 32-bit microcontroller based on the ARM Cortex-M0 architecture. It is designed for low-cost applications that require the performance of a 32-bit processor while maintaining low power consumption. The microcontroller features a simple instruction set and efficient memory addressing, making it suitable for applications traditionally served by 8/16-bit microcontrollers.

#### Typical Applications:
- **eMetering**: Used in smart meters for energy measurement and communication.
- **Industrial Automation**: Suitable for sensor-based networks and control systems.
- **Consumer Electronics**: Can be integrated into white goods and home appliances.
- **Elevator Systems**: Provides control and monitoring capabilities.
- **Automotive Applications**: Can be used in non-critical automotive systems for data processing and communication.

This microcontroller is ideal for applications that require a balance of performance, power efficiency, and a rich set of peripherals, making it versatile for various embedded system designs.