From c2fab5cfce5356b405a8edc9b356c0dbaf5c955b Mon Sep 17 00:00:00 2001
From: libing <libing@rock-chips.com>
Date: Sun, 30 Mar 2014 23:04:28 +0800
Subject: [PATCH] rk3288-mipi-dsi: add dual mipi screen dtsi.

---
 arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi | 109 ++++++++++++++++++++
 1 file changed, 109 insertions(+)
 create mode 100755 arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi

diff --git a/arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi b/arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
new file mode 100755
index 000000000000..02dadde38a11
--- /dev/null
+++ b/arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
@@ -0,0 +1,109 @@
+/*
+ * RockChip. lq070m1sx01
+ *
+ */
+
+/ {
+		/* about mipi */
+		disp_mipi_init: mipi_dsi_init{
+					rockchip,screen_init	= <1>;
+					rockchip,dsi_lane		= <2>;
+					rockchip,dsi_hs_clk		= <1020>;
+					rockchip,mipi_dsi_num	= <2>;
+		};
+		disp_mipi_power_ctr: mipi_power_ctr {
+					mipi_lcd_rst:mipi_lcd_rst{
+							rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_HIGH>;
+							rockchip,delay = <10>;
+					};
+					mipi_lcd_en:mipi_lcd_en {
+							rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
+							rockchip,delay = <10>;
+					};
+		};
+		disp_mipi_init_cmds: screen-on-cmds {
+					rockchip,cmd_debug = <0>;
+					rockchip,on-cmds1 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb0 0x02>;
+							rockchip,cmd_delay = <0>;
+					};
+					
+					rockchip,on-cmds2 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb1 0x21>;
+							rockchip,cmd_delay = <0>;
+					};
+					rockchip,on-cmds3 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb0 0x06>;
+							rockchip,cmd_delay = <0>;
+					};
+					rockchip,on-cmds4 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb1 0x21>;
+							rockchip,cmd_delay = <0>;
+					};
+					rockchip,on-cmds5 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb4 0x15>;
+							rockchip,cmd_delay = <0>;
+					};
+					rockchip,on-cmds6 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb9 0x40>;
+							rockchip,cmd_delay = <0>;
+					};
+					rockchip,on-cmds7 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <0xb0 0x00>;
+							rockchip,cmd_delay = <0>;
+					};
+					rockchip,on-cmds8 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <dcs_set_display_on>;
+							rockchip,cmd_delay = <10>;
+					};
+					rockchip,on-cmds9 {
+							rockchip,cmd_type = <LPDT>;
+							rockchip,dsi_id = <2>;
+							rockchip,cmd = <dcs_exit_sleep_mode>;
+							rockchip,cmd_delay = <10>;
+					};
+		};
+
+		disp_timings: display-timings {
+                        native-mode = <&timing0>;
+                        timing0: timing0 {
+				screen-type = <SCREEN_DUAL_MIPI>;
+				lvds-format = <LVDS_8BIT_2>;
+				out-face    = <OUT_P888>;
+				clock-frequency = <150000000>;
+				hactive = <1200>;
+				vactive = <1920>;
+				hsync-len = <8>;
+				hback-porch = <32>;
+				hfront-porch = <156>;
+				
+				vsync-len = <2>;
+				vback-porch = <6>;
+				vfront-porch = <12>;
+				
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active = <0>;
+				pixelclk-active = <0>;
+				swap-rb = <0>;
+				swap-rg = <0>;
+				swap-gb = <0>;
+                     	};
+               };
+};
-- 
2.35.3

