// Seed: 3088098095
module module_0;
  id_1(
      .id_0(id_2),
      .id_1(0),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_2),
      .id_5(),
      .id_6(1),
      .id_7(id_3),
      .id_8(1),
      .id_9(1 == 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    id_6 <= 1 != id_5;
    id_2 = #id_14 1 == id_6;
  end
  module_0();
endmodule
