--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shep/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.334ns logic, 3.257ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_lastSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.334ns logic, 3.257ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_lastSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.334ns logic, 3.257ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_lastSecond_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_0
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.334ns logic, 3.257ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_22 to ftop/ctop/inf/cp/timeServ_lastSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_22
    SLICE_X7Y21.D1       net (fanout=4)        0.720   ftop/ctop/inf/cp/timeServ_refFromRise<22>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.334ns logic, 3.242ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_22 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_22
    SLICE_X7Y21.D1       net (fanout=4)        0.720   ftop/ctop/inf/cp/timeServ_refFromRise<22>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.334ns logic, 3.242ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_22 to ftop/ctop/inf/cp/timeServ_lastSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_22
    SLICE_X7Y21.D1       net (fanout=4)        0.720   ftop/ctop/inf/cp/timeServ_refFromRise<22>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.334ns logic, 3.242ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.956 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_22 to ftop/ctop/inf/cp/timeServ_lastSecond_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_22
    SLICE_X7Y21.D1       net (fanout=4)        0.720   ftop/ctop/inf/cp/timeServ_refFromRise<22>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_0
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.334ns logic, 3.242ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.956 - 1.058)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_lastSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X7Y21.A2       net (fanout=4)        0.610   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X7Y21.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.424ns logic, 3.132ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.956 - 1.058)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_lastSecond_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X7Y21.A2       net (fanout=4)        0.610   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X7Y21.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_0
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.424ns logic, 3.132ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.948 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_delSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X32Y4.CE       net (fanout=34)       1.782   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X32Y4.CLK      Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.300ns logic, 3.242ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.948 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_delSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X32Y4.CE       net (fanout=34)       1.782   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X32Y4.CLK      Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.300ns logic, 3.242ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.956 - 1.058)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X7Y21.A2       net (fanout=4)        0.610   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X7Y21.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.424ns logic, 3.132ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.956 - 1.058)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_lastSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X7Y21.A2       net (fanout=4)        0.610   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X7Y21.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.424ns logic, 3.132ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.948 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_delSecond_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X32Y4.CE       net (fanout=34)       1.782   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X32Y4.CLK      Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_0
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.300ns logic, 3.242ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.948 - 1.064)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_21 to ftop/ctop/inf/cp/timeServ_delSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.BQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<23>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_21
    SLICE_X7Y21.D2       net (fanout=4)        0.735   ftop/ctop/inf/cp/timeServ_refFromRise<21>
    SLICE_X7Y21.COUT     Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X32Y4.CE       net (fanout=34)       1.782   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X32Y4.CLK      Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.300ns logic, 3.242ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.956 - 1.058)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_lastSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X7Y21.A1       net (fanout=4)        0.607   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X7Y21.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.424ns logic, 3.129ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.956 - 1.060)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X7Y21.B2       net (fanout=4)        0.610   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X7Y21.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.419ns logic, 3.132ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.956 - 1.060)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_14 to ftop/ctop/inf/cp/timeServ_lastSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<15>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_14
    SLICE_X7Y21.B2       net (fanout=4)        0.610   ftop/ctop/inf/cp/timeServ_refFromRise<14>
    SLICE_X7Y21.COUT     Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.419ns logic, 3.132ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.956 - 1.058)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.CQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X7Y21.A1       net (fanout=4)        0.607   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X7Y21.COUT     Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X7Y22.AMUX     Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B6      net (fanout=4)        0.725   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X13Y20.B       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_delSecond_EN1
    SLICE_X29Y4.CE       net (fanout=34)       1.797   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X29Y4.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.424ns logic, 3.129ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y26.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0
    SLICE_X28Y26.AX      net (fanout=4)        0.065   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<0>
    SLICE_X28Y26.CLK     Tckdi       (-Th)     0.113   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.002ns logic, 0.065ns route)
                                                       (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.511 - 0.472)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_15 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y115.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<15>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_15
    SLICE_X97Y116.AX     net (fanout=1)        0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<15>
    SLICE_X97Y116.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<19>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_22 to ftop/ctop/inf/cp/timeServ_jamFracVal_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_22
    SLICE_X26Y19.CX      net (fanout=1)        0.115   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<22>
    SLICE_X26Y19.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_38
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.009ns logic, 0.115ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_23 to ftop/ctop/inf/cp/timeServ_jamFracVal_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_23
    SLICE_X26Y19.DX      net (fanout=1)        0.116   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<23>
    SLICE_X26Y19.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_39
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.009ns logic, 0.116ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_20 to ftop/ctop/inf/cp/timeServ_jamFracVal_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_20
    SLICE_X26Y19.AX      net (fanout=1)        0.116   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<20>
    SLICE_X26Y19.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_36
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.009ns logic, 0.116ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_rst_stretch_n/reset_hold_3 (FF)
  Destination:          ftop/dram0/memc_rst_stretch_n/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_rst_stretch_n/reset_hold_3 to ftop/dram0/memc_rst_stretch_n/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y125.DQ    Tcko                  0.098   ftop/dram0/memc_rst_stretch_n/reset_hold<3>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_3
    SLICE_X108Y125.AX    net (fanout=1)        0.094   ftop/dram0/memc_rst_stretch_n/reset_hold<3>
    SLICE_X108Y125.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y115.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X100Y115.AX    net (fanout=1)        0.094   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
    SLICE_X100Y115.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<7>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y26.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X28Y26.C5      net (fanout=2)        0.072   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X28Y26.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.AQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    SLICE_X0Y22.A5       net (fanout=3)        0.072   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    SLICE_X0Y22.CLK      Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_4
    SLICE_X12Y36.AX      net (fanout=2)        0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<4>
    SLICE_X12Y36.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc0/now/sync/sToggleReg to ftop/ctop/inf/itc0/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.AQ      Tcko                  0.115   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X40Y70.A5      net (fanout=3)        0.072   ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X40Y70.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_xo2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X8Y25.A5       net (fanout=5)        0.072   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X8Y25.CLK      Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFreeCount_lut<0>_INV_0
                                                       ftop/ctop/inf/cp/timeServ_xo2
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6
    SLICE_X12Y36.CX      net (fanout=2)        0.100   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<6>
    SLICE_X12Y36.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_28 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_28 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y119.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<29>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_28
    SLICE_X93Y119.DX     net (fanout=1)        0.092   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<28>
    SLICE_X93Y119.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<29>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_29
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X13Y32.A5      net (fanout=3)        0.071   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X13Y32.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X5Y35.A5       net (fanout=3)        0.071   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X5Y35.CLK      Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_rst_stretch_n/reset_hold_7 (FF)
  Destination:          ftop/dram0/memc_rst_stretch_n/reset_hold_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_rst_stretch_n/reset_hold_7 to ftop/dram0/memc_rst_stretch_n/reset_hold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.DQ    Tcko                  0.115   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_7
    SLICE_X108Y125.A4    net (fanout=1)        0.101   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
    SLICE_X108Y125.CLK   Tah         (-Th)     0.101   ftop/dram0/memc_rst_stretch_n/reset_hold<7>
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold<7>_rt
                                                       ftop/dram0/memc_rst_stretch_n/reset_hold_8
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.014ns logic, 0.101ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsOK (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsOK (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsOK to ftop/ctop/inf/cp/timeServ_ppsOK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsOK
                                                       ftop/ctop/inf/cp/timeServ_ppsOK
    SLICE_X7Y24.A5       net (fanout=7)        0.072   ftop/ctop/inf/cp/timeServ_ppsOK
    SLICE_X7Y24.CLK      Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_ppsOK
                                                       ftop/ctop/inf/cp/timeServ_ppsOK_D_IN1
                                                       ftop/ctop/inf/cp/timeServ_ppsOK
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.043ns logic, 0.072ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X44Y21.C5      net (fanout=3)        0.077   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X44Y21.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AQ       Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    SLICE_X0Y24.A5       net (fanout=3)        0.077   ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    SLICE_X0Y24.CLK      Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Location pin: SLICE_X0Y22.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Location pin: SLICE_X0Y24.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg1/SR
  Location pin: SLICE_X0Y25.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Location pin: SLICE_X0Y25.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Location pin: SLICE_X0Y30.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y30.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y30.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y35.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12924369 paths analyzed, 137231 endpoints analyzed, 68 failing endpoints
 68 timing errors detected. (68 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.287ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/full_reg (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.134ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/full_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X95Y69.B6      net (fanout=5)        0.521   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X95Y69.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF/_n0063_inv1
    SLICE_X95Y70.CE      net (fanout=1)        0.246   ftop/ctop/inf/cp/cpRespF/_n0063_inv
    SLICE_X95Y70.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF_FULL_N
                                                       ftop/ctop/inf/cp/cpRespF/full_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.134ns (1.503ns logic, 6.631ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 11)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X93Y69.B5      net (fanout=40)       0.638   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X93Y69.CLK     Tas                   0.070   ftop/ctop/inf/cp_server_response_get<35>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<16>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (1.255ns logic, 6.874ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.126ns (Levels of Logic = 11)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X93Y69.C5      net (fanout=40)       0.632   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X93Y69.CLK     Tas                   0.073   ftop/ctop/inf/cp_server_response_get<35>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<19>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (1.258ns logic, 6.868ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/full_reg (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 9)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/full_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X95Y69.B6      net (fanout=5)        0.521   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X95Y69.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF/_n0063_inv1
    SLICE_X95Y70.CE      net (fanout=1)        0.246   ftop/ctop/inf/cp/cpRespF/_n0063_inv
    SLICE_X95Y70.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF_FULL_N
                                                       ftop/ctop/inf/cp/cpRespF/full_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.117ns (1.435ns logic, 6.682ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.115ns (Levels of Logic = 11)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X92Y68.B5      net (fanout=40)       0.666   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X92Y68.CLK     Tas                   0.028   ftop/ctop/inf/cp_server_response_get<38>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<32>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                      8.115ns (1.213ns logic, 6.902ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 11)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X92Y68.C5      net (fanout=40)       0.662   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X92Y68.CLK     Tas                   0.030   ftop/ctop/inf/cp_server_response_get<38>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<38>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (1.215ns logic, 6.898ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 10)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data1_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y70.B6      net (fanout=21)       1.110   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A6      net (fanout=1)        0.258   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<11>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X94Y69.CE      net (fanout=13)       0.673   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X94Y69.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (1.503ns logic, 6.608ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 10)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y70.B6      net (fanout=21)       1.110   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A6      net (fanout=1)        0.258   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<11>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X94Y69.CE      net (fanout=13)       0.673   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X94Y69.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (1.503ns logic, 6.608ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 10)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y70.B6      net (fanout=21)       1.110   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A6      net (fanout=1)        0.258   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<11>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X94Y69.CE      net (fanout=13)       0.673   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X94Y69.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (1.503ns logic, 6.608ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.112ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X93Y69.B5      net (fanout=40)       0.638   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X93Y69.CLK     Tas                   0.070   ftop/ctop/inf/cp_server_response_get<35>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<16>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      8.112ns (1.187ns logic, 6.925ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/full_reg (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpRespF/full_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X62Y77.D4      net (fanout=40)       0.448   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X95Y69.B6      net (fanout=5)        0.521   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X95Y69.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF/_n0063_inv1
    SLICE_X95Y70.CE      net (fanout=1)        0.246   ftop/ctop/inf/cp/cpRespF/_n0063_inv
    SLICE_X95Y70.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF_FULL_N
                                                       ftop/ctop/inf/cp/cpRespF/full_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (1.503ns logic, 6.608ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X93Y69.C5      net (fanout=40)       0.632   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X93Y69.CLK     Tas                   0.073   ftop/ctop/inf/cp_server_response_get<35>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<19>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (1.190ns logic, 6.919ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.106ns (Levels of Logic = 11)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X62Y77.D4      net (fanout=40)       0.448   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X93Y69.B5      net (fanout=40)       0.638   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X93Y69.CLK     Tas                   0.070   ftop/ctop/inf/cp_server_response_get<35>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<16>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      8.106ns (1.255ns logic, 6.851ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.103ns (Levels of Logic = 11)
  Clock Path Skew:      -0.084ns (1.534 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X62Y77.D4      net (fanout=40)       0.448   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X66Y76.A6      net (fanout=20)       0.660   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X66Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B6      net (fanout=44)       0.802   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3918
    SLICE_X63Y81.B       Tilo                  0.068   flash_addr_2_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T1
    SLICE_X66Y76.C6      net (fanout=14)       0.667   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_F_T
    SLICE_X66Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C5      net (fanout=1)        0.438   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X93Y69.C5      net (fanout=40)       0.632   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X93Y69.CLK     Tas                   0.073   ftop/ctop/inf/cp_server_response_get<35>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<19>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      8.103ns (1.258ns logic, 6.845ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 10)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X92Y68.B5      net (fanout=40)       0.666   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X92Y68.CLK     Tas                   0.028   ftop/ctop/inf/cp_server_response_get<38>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<32>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (1.145ns logic, 6.953ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_1_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<37>_REPLICA_229 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.922ns (Levels of Logic = 9)
  Clock Path Skew:      -0.259ns (1.496 - 1.755)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_1_busy to ftop/ctop/inf/cp/cpReq<37>_REPLICA_229
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_1_busy
                                                       ftop/ctop/inf/cp/wci_1_busy
    SLICE_X66Y79.D5      net (fanout=14)       0.331   ftop/ctop/inf/cp/wci_1_busy
    SLICE_X66Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_busy_wci_1_respF_FULL_N_AND_4269_o
                                                       ftop/ctop/inf/cp/wci_1_busy_wci_1_respF_FULL_N_AND_4269_o1
    SLICE_X62Y76.D2      net (fanout=2)        1.019   ftop/ctop/inf/cp/wci_1_busy_wci_1_respF_FULL_N_AND_4269_o
    SLICE_X62Y76.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/cpReq<37>_REPLICA_228
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077_2_f8
    SLICE_X66Y74.C6      net (fanout=51)       0.686   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077
    SLICE_X66Y74.C       Tilo                  0.068   ftop/ctop/inf/cp/Mmux_IF_cpReq_380_BITS_11_TO_4_383_EQ_0x0_474_THEN__ETC___d261933
                                                       ftop/ctop/inf/cp/cpReq_380_BITS_9_TO_6_922_EQ_0x9_087_AND_cpReq_ETC___d30921
    SLICE_X69Y73.A6      net (fanout=14)       0.407   ftop/ctop/inf/cp/cpReq_380_BITS_9_TO_6_922_EQ_0x9_087_AND_cpReq_ETC___d3092
    SLICE_X69Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite13
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E14_F_F_T_T_T1
    SLICE_X62Y79.C3      net (fanout=7)        0.926   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E14_F_F_T_T_T
    SLICE_X62Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite1
    SLICE_X70Y75.A5      net (fanout=1)        0.812   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite1
    SLICE_X70Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3320_51
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite7
    SLICE_X66Y75.B6      net (fanout=1)        0.375   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite7
    SLICE_X66Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/N760
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite32_SW0
    SLICE_X66Y75.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/N672
    SLICE_X66Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/N760
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite32
    SLICE_X68Y78.B5      net (fanout=19)       0.513   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/N756
                                                       ftop/ctop/inf/cp/cpReq_EN5
    SLICE_X53Y80.CE      net (fanout=33)       1.077   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X53Y80.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<37>_REPLICA_229
                                                       ftop/ctop/inf/cp/cpReq<37>_REPLICA_229
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (1.651ns logic, 6.271ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_1_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<36>_REPLICA_241 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.922ns (Levels of Logic = 9)
  Clock Path Skew:      -0.259ns (1.496 - 1.755)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_1_busy to ftop/ctop/inf/cp/cpReq<36>_REPLICA_241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y79.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_1_busy
                                                       ftop/ctop/inf/cp/wci_1_busy
    SLICE_X66Y79.D5      net (fanout=14)       0.331   ftop/ctop/inf/cp/wci_1_busy
    SLICE_X66Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_busy_wci_1_respF_FULL_N_AND_4269_o
                                                       ftop/ctop/inf/cp/wci_1_busy_wci_1_respF_FULL_N_AND_4269_o1
    SLICE_X62Y76.D2      net (fanout=2)        1.019   ftop/ctop/inf/cp/wci_1_busy_wci_1_respF_FULL_N_AND_4269_o
    SLICE_X62Y76.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/cpReq<37>_REPLICA_228
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077_2_f8
    SLICE_X66Y74.C6      net (fanout=51)       0.686   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3077
    SLICE_X66Y74.C       Tilo                  0.068   ftop/ctop/inf/cp/Mmux_IF_cpReq_380_BITS_11_TO_4_383_EQ_0x0_474_THEN__ETC___d261933
                                                       ftop/ctop/inf/cp/cpReq_380_BITS_9_TO_6_922_EQ_0x9_087_AND_cpReq_ETC___d30921
    SLICE_X69Y73.A6      net (fanout=14)       0.407   ftop/ctop/inf/cp/cpReq_380_BITS_9_TO_6_922_EQ_0x9_087_AND_cpReq_ETC___d3092
    SLICE_X69Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite13
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E14_F_F_T_T_T1
    SLICE_X62Y79.C3      net (fanout=7)        0.926   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E14_F_F_T_T_T
    SLICE_X62Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite1
    SLICE_X70Y75.A5      net (fanout=1)        0.812   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite1
    SLICE_X70Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3320_51
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite7
    SLICE_X66Y75.B6      net (fanout=1)        0.375   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite7
    SLICE_X66Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/N760
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite32_SW0
    SLICE_X66Y75.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/N672
    SLICE_X66Y75.A       Tilo                  0.068   ftop/ctop/inf/cp/N760
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite32
    SLICE_X68Y78.B5      net (fanout=19)       0.513   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/N756
                                                       ftop/ctop/inf/cp/cpReq_EN5
    SLICE_X53Y80.CE      net (fanout=33)       1.077   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X53Y80.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<37>_REPLICA_229
                                                       ftop/ctop/inf/cp/cpReq<36>_REPLICA_241
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (1.651ns logic, 6.271ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 10)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X90Y69.C6      net (fanout=21)       1.297   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y69.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X90Y69.A3      net (fanout=5)        0.372   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X90Y69.A       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d0di1
    SLICE_X92Y68.C5      net (fanout=40)       0.662   ftop/ctop/inf/cp/cpRespF/d0di
    SLICE_X92Y68.CLK     Tas                   0.030   ftop/ctop/inf/cp_server_response_get<38>
                                                       ftop/ctop/inf/cp/cpRespF/d0di_d0h_or_8_OUT<38>1
                                                       ftop/ctop/inf/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (1.147ns logic, 6.949ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data1_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y70.B6      net (fanout=21)       1.110   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A6      net (fanout=1)        0.258   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<11>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X94Y69.CE      net (fanout=13)       0.673   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X94Y69.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (1.435ns logic, 6.659ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (1.533 - 1.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpRespF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<28>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X62Y77.D3      net (fanout=22)       0.471   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X62Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h78174_xor<3>11
    SLICE_X56Y78.D5      net (fanout=5)        0.470   ftop/ctop/inf/cp/wn__h78174<3>
    SLICE_X56Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X63Y77.BX      net (fanout=48)       0.570   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X63Y77.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X64Y80.C6      net (fanout=20)       0.618   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X64Y80.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E10_F_F_T
                                                       ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B6      net (fanout=53)       0.887   ftop/ctop/inf/cp/NOT_cpReq_380_BITS_37_TO_36_740_EQ_1_794_851_O_ETC___d3887
    SLICE_X55Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_214
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T1
    SLICE_X65Y79.C3      net (fanout=23)       1.113   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_F_T
    SLICE_X65Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A1      net (fanout=1)        0.489   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X64Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X84Y70.B6      net (fanout=21)       1.110   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X84Y70.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A6      net (fanout=1)        0.258   ftop/ctop/inf/cp/cpRespF_ENQ1_REPLICA_248
    SLICE_X88Y70.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<11>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X94Y69.CE      net (fanout=13)       0.673   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X94Y69.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (1.435ns logic, 6.659ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_102 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_102_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.170 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_102 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_102_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y125.CQ    Tcko                  0.098   ftop/pciw_p2iS<103>
                                                       ftop/pciw_p2iS_102
    SLICE_X148Y125.CX    net (fanout=1)        0.200   ftop/pciw_p2iS<102>
    SLICE_X148Y125.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<103>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_102_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.068ns logic, 0.200ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_86 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_86_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_86 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_86_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y121.CQ    Tcko                  0.098   ftop/pciw_p2iS<87>
                                                       ftop/pciw_p2iS_86
    SLICE_X148Y118.CX    net (fanout=1)        0.202   ftop/pciw_p2iS<86>
    SLICE_X148Y118.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<87>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_86_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.068ns logic, 0.202ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_103 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_103_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.170 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_103 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_103_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y125.DQ    Tcko                  0.098   ftop/pciw_p2iS<103>
                                                       ftop/pciw_p2iS_103
    SLICE_X148Y125.DX    net (fanout=1)        0.214   ftop/pciw_p2iS<103>
    SLICE_X148Y125.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<103>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_103_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.060ns logic, 0.214ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_45 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_45_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.169 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_45 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_45_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y127.BQ    Tcko                  0.115   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_45
    SLICE_X148Y127.BX    net (fanout=1)        0.189   ftop/pciw_p2iS<45>
    SLICE_X148Y127.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_45_0
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.088ns logic, 0.189ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_100 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_100_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.170 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_100 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_100_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y125.AQ    Tcko                  0.098   ftop/pciw_p2iS<103>
                                                       ftop/pciw_p2iS_100
    SLICE_X148Y125.AX    net (fanout=1)        0.217   ftop/pciw_p2iS<100>
    SLICE_X148Y125.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<103>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_100_0
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.062ns logic, 0.217ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y156.DQ      Tcko                  0.098   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.D1      net (fanout=10)       0.305   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<17>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.181ns logic, 0.305ns route)
                                                       (-146.0% logic, 246.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_144 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_144_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.173 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_144 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_144_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y124.AQ    Tcko                  0.098   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_144
    SLICE_X158Y117.AX    net (fanout=1)        0.221   ftop/pciw_p2iS<144>
    SLICE_X158Y117.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<147>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_144_0
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.062ns logic, 0.221ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_147 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_147_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.173 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_147 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_147_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y124.DQ    Tcko                  0.098   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_147
    SLICE_X158Y117.DX    net (fanout=1)        0.223   ftop/pciw_p2iS<147>
    SLICE_X158Y117.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<147>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_147_0
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.060ns logic, 0.223ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y156.DQ      Tcko                  0.098   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.D1      net (fanout=10)       0.305   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<17>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.181ns logic, 0.305ns route)
                                                       (-146.0% logic, 246.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y156.DQ      Tcko                  0.098   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.D1      net (fanout=10)       0.305   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<17>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.181ns logic, 0.305ns route)
                                                       (-146.0% logic, 246.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y156.DQ      Tcko                  0.098   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.D1      net (fanout=10)       0.305   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<17>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.181ns logic, 0.305ns route)
                                                       (-146.0% logic, 246.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y156.DQ      Tcko                  0.098   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.D1      net (fanout=10)       0.305   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<17>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.181ns logic, 0.305ns route)
                                                       (-146.0% logic, 246.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y156.DQ      Tcko                  0.098   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.D1      net (fanout=10)       0.305   ftop/ctop/inf/dp0/wmi_wmi_reqF/tail_0_0
    SLICE_X4Y161.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp0/wmi_wmi_reqF/_n0101<17>
                                                       ftop/ctop/inf/dp0/wmi_wmi_reqF/Mram_arr3_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.181ns logic, 0.305ns route)
                                                       (-146.0% logic, 246.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_146 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_146_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.173 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_146 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_146_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y124.CQ    Tcko                  0.098   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_146
    SLICE_X158Y117.CX    net (fanout=1)        0.217   ftop/pciw_p2iS<146>
    SLICE_X158Y117.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<147>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_146_0
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.068ns logic, 0.217ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/app/appW1/wmemi_dhF_q_1_65 (FF)
  Destination:          ftop/ctop/app/appW1/wmemi_dhF_q_0_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.768 - 0.661)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/app/appW1/wmemi_dhF_q_1_65 to ftop/ctop/app/appW1/wmemi_dhF_q_0_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y159.DQ    Tcko                  0.115   ftop/ctop/app/appW1/wmemi_dhF_q_1<65>
                                                       ftop/ctop/app/appW1/wmemi_dhF_q_1_65
    SLICE_X142Y160.C6    net (fanout=1)        0.088   ftop/ctop/app/appW1/wmemi_dhF_q_1<65>
    SLICE_X142Y160.CLK   Tah         (-Th)     0.076   ftop/ctop_wmemiM0_MData<50>
                                                       ftop/ctop/app/appW1/wmemi_dhF_q_0_D_IN<65>1
                                                       ftop/ctop/app/appW1/wmemi_dhF_q_0_65
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.039ns logic, 0.088ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_q_0_9 (FF)
  Destination:          ftop/gbe0/wci_wslv_reqF/Mram_arr2_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.784 - 0.677)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_10_reqF_q_0_9 to ftop/gbe0/wci_wslv_reqF/Mram_arr2_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y40.BQ      Tcko                  0.098   ftop/ctop_wci_m_2_MData<11>
                                                       ftop/ctop/inf/cp/wci_10_reqF_q_0_9
    SLICE_X60Y39.BX      net (fanout=2)        0.092   ftop/ctop_wci_m_2_MData<9>
    SLICE_X60Y39.CLK     Tdh         (-Th)     0.051   ftop/gbe0/wci_wslv_reqF/_n0101<11>
                                                       ftop/gbe0/wci_wslv_reqF/Mram_arr2_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.047ns logic, 0.092ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_99 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_99_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.166 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_99 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_99_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y124.DQ    Tcko                  0.098   ftop/pciw_p2iS<99>
                                                       ftop/pciw_p2iS_99
    SLICE_X146Y124.DX    net (fanout=1)        0.238   ftop/pciw_p2iS<99>
    SLICE_X146Y124.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<99>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_99_0
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.060ns logic, 0.238ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_26 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_26_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.157 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_26 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_26_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y134.CQ    Tcko                  0.098   ftop/pciw_p2iS<27>
                                                       ftop/pciw_p2iS_26
    SLICE_X158Y140.CX    net (fanout=1)        0.228   ftop/pciw_p2iS<26>
    SLICE_X158Y140.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_56_o_dat[15][152]_wide_mux_5_OUT_26_0
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.068ns logic, 0.228ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/Mram_arr62/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.447 - 0.412)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/Mram_arr62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y19.BQ     Tcko                  0.098   ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0
    SLICE_X128Y20.D2     net (fanout=10)       0.258   ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0
    SLICE_X128Y20.CLK    Tah         (-Th)     0.279   ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/_n0101<30>
                                                       ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/Mram_arr62/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/Mram_arr62/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.447 - 0.412)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/Mram_arr62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y19.BQ     Tcko                  0.098   ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0
    SLICE_X128Y20.D2     net (fanout=10)       0.258   ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/tail_0_0
    SLICE_X128Y20.CLK    Tah         (-Th)     0.279   ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/_n0101<30>
                                                       ftop/ctop/inf/dp1/bram_1_serverAdapterA_outDataCore/Mram_arr62/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 90 failing endpoints
 90 timing errors detected. (90 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.307ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.924 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y140.CE    net (fanout=13)       0.650   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.108ns logic, 2.970ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.919 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X128Y140.CE    net (fanout=13)       0.581   ftop/pciw_fI2P/BUS_0003
    SLICE_X128Y140.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.108ns logic, 2.901ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr3_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.927 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y142.CE    net (fanout=13)       0.584   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y142.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<17>
                                                       ftop/pciw_fI2P/Mram_arr3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.108ns logic, 2.904ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr3_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.927 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y142.CE    net (fanout=13)       0.584   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y142.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<17>
                                                       ftop/pciw_fI2P/Mram_arr3_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.108ns logic, 2.904ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr3_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.927 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y142.CE    net (fanout=13)       0.584   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y142.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<17>
                                                       ftop/pciw_fI2P/Mram_arr3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.108ns logic, 2.904ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr3_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.927 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X139Y135.C6    net (fanout=69)       1.548   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X139Y135.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/waitcounter2<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X133Y141.D6    net (fanout=95)       0.772   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X133Y141.D     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y142.CE    net (fanout=13)       0.584   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y142.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<17>
                                                       ftop/pciw_fI2P/Mram_arr3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.108ns logic, 2.904ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.140 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X126Y132.A4    net (fanout=75)       0.240   ftop/pciw_i2pS<135>
    SLICE_X126Y132.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN301
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_36
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.022ns logic, 0.240ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.140 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X122Y134.B2    net (fanout=75)       0.243   ftop/pciw_i2pS<135>
    SLICE_X122Y134.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<3>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN121
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.021ns logic, 0.243ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.143 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X122Y132.B2    net (fanout=75)       0.247   ftop/pciw_i2pS<135>
    SLICE_X122Y132.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN491
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.021ns logic, 0.247ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.144 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X122Y131.C2    net (fanout=75)       0.247   ftop/pciw_i2pS<135>
    SLICE_X122Y131.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN101
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.022ns logic, 0.247ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.143 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X120Y133.A2    net (fanout=76)       0.247   ftop/pciw_i2pS<134>
    SLICE_X120Y133.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<11>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN801
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.022ns logic, 0.247ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_59 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (1.136 - 1.066)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_59 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y125.DQ    Tcko                  0.098   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_59
    SLICE_X128Y133.D6    net (fanout=1)        0.242   ftop/pciw_i2pS<59>
    SLICE_X128Y133.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN551
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.021ns logic, 0.242ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_61 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.138 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_61 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y132.BQ    Tcko                  0.098   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_61
    SLICE_X123Y136.B3    net (fanout=1)        0.220   ftop/pciw_i2pS<61>
    SLICE_X123Y136.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN581
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.041ns logic, 0.220ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.144 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X122Y131.B2    net (fanout=75)       0.250   ftop/pciw_i2pS<135>
    SLICE_X122Y131.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN91
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.021ns logic, 0.250ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.134 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X124Y137.C6    net (fanout=75)       0.240   ftop/pciw_i2pS<135>
    SLICE_X124Y137.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN610
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.022ns logic, 0.240ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_35 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (1.142 - 1.085)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_35 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_35
    SLICE_X121Y134.D6    net (fanout=1)        0.211   ftop/pciw_i2pS<35>
    SLICE_X121Y134.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN291
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.252ns (0.041ns logic, 0.211ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.143 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X123Y132.D1    net (fanout=76)       0.232   ftop/pciw_i2pS<134>
    SLICE_X123Y132.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN421
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.041ns logic, 0.232ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.141 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X124Y132.B2    net (fanout=75)       0.251   ftop/pciw_i2pS<135>
    SLICE_X124Y132.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.021ns logic, 0.251ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.141 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X124Y132.B3    net (fanout=76)       0.254   ftop/pciw_i2pS<134>
    SLICE_X124Y132.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.021ns logic, 0.254ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.138 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X120Y137.D6    net (fanout=75)       0.253   ftop/pciw_i2pS<135>
    SLICE_X120Y137.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN161
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.021ns logic, 0.253ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.138 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X120Y137.A6    net (fanout=75)       0.252   ftop/pciw_i2pS<135>
    SLICE_X120Y137.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN131
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_20
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.022ns logic, 0.252ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_15 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_15 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X151Y123.DQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_15
    SLICE_X150Y123.B2       net (fanout=5)        0.171   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
    SLICE_X150Y123.B        Tilo                  0.034   ftop/ctop/inf/cpTlp/inF/data1_reg<71>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>61
    PCIE_X0Y1.PIPERX3DATA15 net (fanout=1)        0.239   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<15>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.447   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.095ns (-0.315ns logic, 0.410ns route)
                                                          (-331.6% logic, 431.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.138 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X123Y136.D4    net (fanout=75)       0.234   ftop/pciw_i2pS<135>
    SLICE_X123Y136.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN601
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.041ns logic, 0.234ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.141 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X124Y132.C3    net (fanout=76)       0.256   ftop/pciw_i2pS<134>
    SLICE_X124Y132.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN671
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.533 - 0.442)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X144Y133.AQ         Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
    SLICE_X147Y132.D5         net (fanout=10)       0.143   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
    SLICE_X147Y132.D          Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2CHARISK<1>
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/USER_RXCHARISK<1>1
    PCIE_X0Y1.PIPERX2CHARISK1 net (fanout=1)        0.308   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2CHARISK<1>
    PCIE_X0Y1.PIPECLK         Tpcickc_MGT2(-Th)     0.494   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.106ns (-0.345ns logic, 0.451ns route)
                                                            (-325.5% logic, 425.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.143 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y133.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X121Y133.C2    net (fanout=76)       0.238   ftop/pciw_i2pS<134>
    SLICE_X121Y133.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN241
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_30
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.042ns logic, 0.238ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y28.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2442 paths analyzed, 535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.212ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.771 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y12.CE     net (fanout=9)        1.239   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (0.937ns logic, 5.231ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.771 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y12.CE     net (fanout=9)        1.239   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (0.937ns logic, 5.231ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.771 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y12.CE     net (fanout=9)        1.239   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (0.937ns logic, 5.231ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.761 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X119Y12.CE     net (fanout=9)        1.117   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X119Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (0.971ns logic, 5.109ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.761 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X118Y12.CE     net (fanout=9)        1.117   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X118Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (0.937ns logic, 5.109ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.761 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X118Y12.CE     net (fanout=9)        1.117   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X118Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (0.937ns logic, 5.109ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.761 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X118Y12.CE     net (fanout=9)        1.117   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X118Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (0.937ns logic, 5.109ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.761 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X118Y12.CE     net (fanout=9)        1.117   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X118Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (0.937ns logic, 5.109ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X121Y12.CE     net (fanout=9)        1.085   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X121Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (0.971ns logic, 5.077ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X121Y12.CE     net (fanout=9)        1.085   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X121Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (0.971ns logic, 5.077ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X121Y12.CE     net (fanout=9)        1.085   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X121Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (0.971ns logic, 5.077ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X121Y12.CE     net (fanout=9)        1.085   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X121Y12.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (0.971ns logic, 5.077ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.772 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y11.CE     net (fanout=9)        1.120   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (0.937ns logic, 5.112ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.772 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y11.CE     net (fanout=9)        1.120   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (0.937ns logic, 5.112ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.772 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y11.CE     net (fanout=9)        1.120   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (0.937ns logic, 5.112ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.772 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X124Y11.CE     net (fanout=9)        1.120   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X124Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (0.937ns logic, 5.112ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X120Y13.CE     net (fanout=9)        1.108   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X120Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.937ns logic, 5.100ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X120Y13.CE     net (fanout=9)        1.108   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X120Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.937ns logic, 5.100ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X120Y13.CE     net (fanout=9)        1.108   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X120Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.937ns logic, 5.100ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.764 - 0.780)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y3.D4      net (fanout=18)       0.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y3.D       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X101Y3.C2      net (fanout=1)        0.463   ftop/gbe0/gmac/N2
    SLICE_X101Y3.C       Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C4     net (fanout=13)       1.357   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X119Y12.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y7.C2      net (fanout=33)       1.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y7.C       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X120Y13.CE     net (fanout=9)        1.108   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X120Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.937ns logic, 5.100ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.063 - 0.050)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y11.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X88Y9.BX       net (fanout=1)        0.097   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X88Y9.CLK      Tckdi       (-Th)     0.113   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (-0.015ns logic, 0.097ns route)
                                                       (-18.3% logic, 118.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X86Y9.DX       net (fanout=3)        0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X86Y9.CLK      Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (-0.004ns logic, 0.102ns route)
                                                       (-4.1% logic, 104.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y9.BQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X87Y9.A6       net (fanout=6)        0.058   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X87Y9.CLK      Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.043ns logic, 0.058ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.063 - 0.050)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y11.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X88Y9.AX       net (fanout=1)        0.097   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X88Y9.CLK      Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.063 - 0.050)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y11.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X88Y9.DX       net (fanout=1)        0.097   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X88Y9.CLK      Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.063 - 0.050)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y11.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X88Y9.CX       net (fanout=1)        0.097   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X88Y9.CLK      Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.053 - 0.046)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y16.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X119Y17.DX     net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X119Y17.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y15.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<12>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X118Y14.CX     net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X118Y14.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X87Y9.A5       net (fanout=3)        0.071   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X87Y9.CLK      Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.060 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X88Y12.D1      net (fanout=3)        0.308   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X88Y12.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (-0.181ns logic, 0.308ns route)
                                                       (-142.5% logic, 242.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y5.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X98Y5.C5       net (fanout=3)        0.082   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X98Y5.CLK      Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.042ns logic, 0.082ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxAPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y4.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X100Y3.A6      net (fanout=11)       0.116   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X100Y3.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxAPipe_D_IN41
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.022ns logic, 0.116ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y16.DQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<8>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X119Y16.AX     net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X119Y16.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X88Y12.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X88Y13.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X88Y13.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X88Y13.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6107 paths analyzed, 683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.857ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X134Y83.CE     net (fanout=14)       1.092   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X134Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (0.757ns logic, 4.800ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X134Y83.CE     net (fanout=14)       1.092   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X134Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (0.757ns logic, 4.800ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X134Y83.CE     net (fanout=14)       1.092   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X134Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (0.757ns logic, 4.800ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.507ns (Levels of Logic = 5)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y73.B4     net (fanout=38)       2.325   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y73.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X126Y74.A5     net (fanout=13)       0.359   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X126Y74.A      Tilo                  0.068   ftop/gbe0/dcp_cpRespF/data1_reg<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X130Y83.B1     net (fanout=8)        1.155   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X130Y83.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data41
    SLICE_X131Y81.D4     net (fanout=14)       0.523   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X131Y81.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X131Y81.C2     net (fanout=1)        0.463   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X131Y81.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (0.682ns logic, 4.825ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y85.CE     net (fanout=14)       1.034   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y85.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.757ns logic, 4.742ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y85.CE     net (fanout=14)       1.034   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y85.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.757ns logic, 4.742ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y85.CE     net (fanout=14)       1.034   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y85.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.757ns logic, 4.742ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y73.B4     net (fanout=38)       2.325   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y73.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X126Y74.A5     net (fanout=13)       0.359   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X126Y74.A      Tilo                  0.068   ftop/gbe0/dcp_cpRespF/data1_reg<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X130Y81.A5     net (fanout=8)        0.737   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X130Y81.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data81
    SLICE_X134Y83.B2     net (fanout=13)       1.179   ftop/gbe0/gmac/txRS_crc_add_data<7>
    SLICE_X134Y83.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X134Y83.C6     net (fanout=2)        0.250   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X134Y83.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (0.639ns logic, 4.850ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 5)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y73.B4     net (fanout=38)       2.325   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y73.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X126Y74.A5     net (fanout=13)       0.359   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X126Y74.A      Tilo                  0.068   ftop/gbe0/dcp_cpRespF/data1_reg<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X130Y83.B1     net (fanout=8)        1.155   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X130Y83.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data41
    SLICE_X130Y80.B2     net (fanout=14)       0.850   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X130Y80.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X130Y80.A6     net (fanout=1)        0.124   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X130Y80.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (0.639ns logic, 4.813ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X134Y82.CE     net (fanout=14)       0.964   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X134Y82.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (0.757ns logic, 4.672ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X134Y82.CE     net (fanout=14)       0.964   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X134Y82.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (0.757ns logic, 4.672ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.265ns (1.469 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X134Y82.CE     net (fanout=14)       0.964   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X134Y82.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (0.757ns logic, 4.672ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (1.465 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X132Y83.CE     net (fanout=14)       0.942   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X132Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (0.757ns logic, 4.650ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (1.465 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X132Y83.CE     net (fanout=14)       0.942   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X132Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (0.757ns logic, 4.650ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (1.465 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X132Y83.CE     net (fanout=14)       0.942   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X132Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (0.757ns logic, 4.650ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y84.CE     net (fanout=14)       0.922   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y84.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (0.757ns logic, 4.630ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y84.CE     net (fanout=14)       0.922   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y84.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (0.757ns logic, 4.630ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y73.B4     net (fanout=38)       2.325   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y73.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X126Y74.A5     net (fanout=13)       0.359   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X126Y74.A      Tilo                  0.068   ftop/gbe0/dcp_cpRespF/data1_reg<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X129Y75.B1     net (fanout=8)        0.606   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X129Y75.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X131Y84.C4     net (fanout=15)       0.825   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X131Y84.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X131Y84.B1     net (fanout=1)        0.579   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X131Y84.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (0.679ns logic, 4.694ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y83.CE     net (fanout=14)       0.907   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.757ns logic, 4.615ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (1.451 - 1.734)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X130Y82.C3     net (fanout=38)       3.078   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X130Y82.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X127Y77.B5     net (fanout=33)       0.630   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X127Y77.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X130Y83.CE     net (fanout=14)       0.907   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X130Y83.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.757ns logic, 4.615ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y41.AQ      Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X90Y41.A5      net (fanout=1)        0.075   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X90Y41.CLK     Tah         (-Th)     0.082   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold<0>_rt
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y70.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X129Y70.B6     net (fanout=4)        0.051   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X129Y70.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.058ns logic, 0.051ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.060 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y66.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X131Y67.AX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X131Y67.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y70.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X129Y70.A6     net (fanout=6)        0.054   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X129Y70.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.060ns logic, 0.054ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.057 - 0.048)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y53.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X99Y54.DX      net (fanout=1)        0.099   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X99Y54.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y70.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X128Y70.C5     net (fanout=5)        0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X128Y70.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y76.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X125Y76.C5     net (fanout=5)        0.075   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X125Y76.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.463 - 0.427)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_23 to ftop/gbe0/gmac/txRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y81.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_23
    SLICE_X129Y80.B6     net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
    SLICE_X129Y80.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<31>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.058ns logic, 0.097ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.465 - 0.430)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y75.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X124Y75.A6     net (fanout=39)       0.134   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X124Y75.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.022ns logic, 0.134ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y75.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X124Y75.C5     net (fanout=4)        0.083   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X124Y75.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.039ns logic, 0.083ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y70.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X128Y70.DX     net (fanout=2)        0.149   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X128Y70.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (-0.015ns logic, 0.149ns route)
                                                       (-11.2% logic, 111.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y75.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X124Y75.D5     net (fanout=6)        0.086   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X124Y75.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>12
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.038ns logic, 0.086ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y70.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X128Y70.A5     net (fanout=6)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X128Y70.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4055_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y70.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X128Y70.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X128Y70.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.465 - 0.430)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y75.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X124Y75.B6     net (fanout=44)       0.144   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X124Y75.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<1>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.021ns logic, 0.144ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.464 - 0.424)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_1 to ftop/gbe0/gmac/txRS_txData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y75.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    SLICE_X127Y75.B5     net (fanout=2)        0.116   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
    SLICE_X127Y75.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData_D_IN23
                                                       ftop/gbe0/gmac/txRS_txData_1
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.058ns logic, 0.116ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y70.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X129Y70.B4     net (fanout=2)        0.096   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X129Y70.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.466 - 0.430)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y75.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X125Y76.B6     net (fanout=39)       0.132   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X125Y76.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<1>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.041ns logic, 0.132ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.466 - 0.430)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y75.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X125Y76.A6     net (fanout=35)       0.131   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X125Y76.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.043ns logic, 0.131ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y75.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X123Y75.C5     net (fanout=44)       0.098   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X123Y75.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN22
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.042ns logic, 0.098ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X90Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X90Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y53.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X99Y54.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X104Y67.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X105Y67.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X111Y66.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X126Y73.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75766 paths analyzed, 22660 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.988ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8 (FF)
  Destination:          ftop/dram0/dbg_rd_clkdly_cnt/sDataSyncIn_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (1.514 - 1.742)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8 to ftop/dram0/dbg_rd_clkdly_cnt/sDataSyncIn_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y221.AQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_rd_clkdly_cnt<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8
    SLICE_X104Y164.AX    net (fanout=33)       4.350   ftop/dram0/memc_memc_dbg_rd_clkdly_cnt<8>
    SLICE_X104Y164.CLK   Tdick                 0.015   ftop/dram0/dbg_rd_clkdly_cnt/sDataSyncIn<11>
                                                       ftop/dram0/dbg_rd_clkdly_cnt/sDataSyncIn_8
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.352ns logic, 4.350ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.742ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.537 - 1.694)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y201.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X102Y196.B5    net (fanout=144)      2.050   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X102Y196.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMB_D1
    SLICE_X93Y179.A6     net (fanout=1)        1.191   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<5>
    SLICE_X93Y179.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/mask_data_rise0_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_n043661
    SLICE_X81Y178.D6     net (fanout=1)        0.814   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mask_data_rise0<5>
    SLICE_X81Y178.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (0.687ns logic, 4.055ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.545 - 1.631)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y196.AQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10
    SLICE_X70Y164.D1     net (fanout=80)       3.640   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<10>
    SLICE_X70Y164.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[11]_wrdata_en_r2_Mux_54_o11
    SLICE_X70Y164.C6     net (fanout=1)        0.121   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[11]_wrdata_en_r2_Mux_54_o1
    SLICE_X70Y164.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[11]_wrdata_en_r2_Mux_54_o12
    SLICE_X71Y170.CX     net (fanout=1)        0.545   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[11]_wrdata_en_r2_Mux_54_o
    SLICE_X71Y170.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_5
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.507ns logic, 4.306ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (1.535 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X96Y196.A2     net (fanout=144)      2.285   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X96Y196.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMA
    SLICE_X77Y179.B6     net (fanout=1)        1.635   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<46>
    SLICE_X77Y179.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0411
    SLICE_X77Y179.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<46>
    SLICE_X77Y179.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.815ns logic, 4.037ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      -0.290ns (1.470 - 1.760)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y199.AQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0
    SLICE_X118Y155.D2    net (fanout=80)       4.087   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<0>
    SLICE_X118Y155.CLK   Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.509ns logic, 4.087ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_122 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (1.062 - 1.068)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y180.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0
    SLICE_X60Y152.B1     net (fanout=83)       3.192   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr<0>
    SLICE_X60Y152.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591<136>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[138].u_RAM64X1D/DP
    SLICE_X64Y167.CX     net (fanout=1)        1.203   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591<138>
    SLICE_X64Y167.CLK    Tdick                 0.015   ftop/dram0/memc_memc_app_rd_data<123>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_122
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.464ns logic, 4.395ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_oserdes_dm (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 0)
  Clock Path Skew:      -0.153ns (1.593 - 1.746)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_oserdes_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y167.CQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4
    OLOGIC_X1Y120.D4     net (fanout=1)        4.017   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4
    OLOGIC_X1Y120.CLKDIV Tosdck_D              0.307   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_oserdes_dm
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_oserdes_dm
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.688ns logic, 4.017ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_123 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (1.062 - 1.068)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y180.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0
    SLICE_X60Y152.B1     net (fanout=83)       3.192   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr<0>
    SLICE_X60Y152.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591<136>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[139].u_RAM64X1D/DP
    SLICE_X64Y167.DX     net (fanout=1)        1.058   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591<139>
    SLICE_X64Y167.CLK    Tdick                 0.015   ftop/dram0/memc_memc_app_rd_data<123>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_123
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (0.601ns logic, 4.250ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (1.550 - 1.758)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y193.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X90Y194.A6     net (fanout=294)      0.246   ftop/dram0/memc_memc/rst
    SLICE_X90Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A6     net (fanout=10)       1.667   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X89Y146.D6     net (fanout=8)        1.269   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X89Y146.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_7
    SLICE_X91Y154.BX     net (fanout=7)        0.888   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_7
    SLICE_X91Y154.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.575ns logic, 4.070ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.545 - 1.694)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y201.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X96Y196.B5     net (fanout=144)      2.493   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X96Y196.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMB
    SLICE_X77Y188.B6     net (fanout=1)        1.266   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<44>
    SLICE_X77Y188.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0391
    SLICE_X77Y188.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<44>
    SLICE_X77Y188.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.824ns logic, 3.876ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (1.543 - 1.694)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y201.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X96Y196.B5     net (fanout=144)      2.493   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X96Y196.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMB_D1
    SLICE_X77Y185.B6     net (fanout=1)        1.393   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<45>
    SLICE_X77Y185.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0401
    SLICE_X77Y185.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<45>
    SLICE_X77Y185.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (0.687ns logic, 4.003ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.537 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X96Y196.C4     net (fanout=144)      2.415   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
    SLICE_X96Y196.CMUX   Tilo                  0.194   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMC
    SLICE_X76Y181.B6     net (fanout=1)        1.446   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<42>
    SLICE_X76Y181.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0371
    SLICE_X76Y181.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<42>
    SLICE_X76Y181.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.813ns logic, 3.984ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (1.535 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X96Y196.A3     net (fanout=144)      2.234   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X96Y196.AMUX   Tilo                  0.189   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMA
    SLICE_X77Y179.B6     net (fanout=1)        1.635   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<46>
    SLICE_X77Y179.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0411
    SLICE_X77Y179.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<46>
    SLICE_X77Y179.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (0.808ns logic, 3.986ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (1.538 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X88Y193.A1     net (fanout=144)      2.992   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X88Y193.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    SLICE_X79Y178.A6     net (fanout=1)        1.194   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<244>
    SLICE_X79Y178.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1481
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (0.606ns logic, 4.186ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.537 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X102Y196.B3    net (fanout=144)      2.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X102Y196.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMB_D1
    SLICE_X93Y179.A6     net (fanout=1)        1.191   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<5>
    SLICE_X93Y179.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/mask_data_rise0_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_n043661
    SLICE_X81Y178.D6     net (fanout=1)        0.814   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mask_data_rise0<5>
    SLICE_X81Y178.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[5].u_phy_dm_iob/out_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (0.687ns logic, 4.103ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (1.539 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X92Y195.C2     net (fanout=144)      2.462   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X92Y195.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMC
    SLICE_X78Y177.B6     net (fanout=1)        1.385   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<48>
    SLICE_X78Y177.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0431
    SLICE_X78Y177.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<48>
    SLICE_X78Y177.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.817ns logic, 3.970ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (1.534 - 1.758)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y193.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X90Y194.A6     net (fanout=294)      0.246   ftop/dram0/memc_memc/rst
    SLICE_X90Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A6     net (fanout=10)       1.667   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X71Y137.A6     net (fanout=8)        1.267   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X71Y137.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X65Y126.AX     net (fanout=6)        0.841   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X65Y126.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.575ns logic, 4.021ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.245ns (1.513 - 1.758)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y193.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X90Y194.A6     net (fanout=294)      0.246   ftop/dram0/memc_memc/rst
    SLICE_X90Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A6     net (fanout=10)       1.667   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X71Y137.A6     net (fanout=8)        1.267   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X71Y137.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y132.CX     net (fanout=6)        0.817   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X63Y132.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.575ns logic, 3.997ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.525 - 1.643)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y193.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X90Y194.A6     net (fanout=294)      0.246   ftop/dram0/memc_memc/rst
    SLICE_X90Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A6     net (fanout=10)       1.667   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X75Y161.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y187.D6     net (fanout=8)        1.552   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y187.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y194.CX     net (fanout=8)        0.649   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y194.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (0.575ns logic, 4.114ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (1.541 - 1.579)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y197.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X88Y193.C1     net (fanout=144)      2.982   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X88Y193.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMC
    SLICE_X82Y176.A6     net (fanout=1)        1.179   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<240>
    SLICE_X82Y176.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1431
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.608ns logic, 4.161ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y201.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
    SLICE_X96Y201.D6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
    SLICE_X96Y201.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rdlvl_pat_resume
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r_rdlvl_resume_r2_OR_7764_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y234.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_3
    SLICE_X114Y234.B6    net (fanout=4)        0.050   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r<3>
    SLICE_X114Y234.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Result<5>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y199.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_4
    SLICE_X86Y200.AX     net (fanout=3)        0.149   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<4>
    SLICE_X86Y200.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc_dbg_rd_bitslip_cnt<10>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.022ns logic, 0.149ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y229.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_1
    SLICE_X124Y229.D6    net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<1>
    SLICE_X124Y229.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/wtr_inhbt_config_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_inhbt_config_ns1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_5 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_5 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y199.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_5
    SLICE_X86Y200.BX     net (fanout=3)        0.154   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<5>
    SLICE_X86Y200.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc_dbg_rd_bitslip_cnt<10>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.022ns logic, 0.154ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.486 - 0.447)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y192.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18
    SLICE_X112Y193.AI    net (fanout=1)        0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<18>
    SLICE_X112Y193.CLK   Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.011ns logic, 0.098ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y192.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_0
    SLICE_X30Y192.A6     net (fanout=6)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<0>
    SLICE_X30Y192.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/Mcount_wc_oserdes_cnt_r_xor<3>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X84Y159.D1     net (fanout=23)       0.288   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X84Y159.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-0.181ns logic, 0.288ns route)
                                                       (-169.2% logic, 269.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem6_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem6_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X88Y158.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X88Y158.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<35>
                                                       ftop/dram0/lrespF/Mram_fifoMem6_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X88Y158.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X88Y158.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<35>
                                                       ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem6_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X88Y158.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X88Y158.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<35>
                                                       ftop/dram0/lrespF/Mram_fifoMem6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X88Y158.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X88Y158.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<35>
                                                       ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem6_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem6_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y158.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X88Y158.D1     net (fanout=23)       0.289   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X88Y158.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<35>
                                                       ftop/dram0/lrespF/Mram_fifoMem6_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMA/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMA/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMA_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMA_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMB/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMB/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMB_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMB_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMC/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMC/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMC_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMC_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMD/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMD/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMD_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<41>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem7_RAMD_D1/CLK
  Location pin: SLICE_X68Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X68Y156.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X68Y156.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X68Y156.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X68Y156.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.232ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.523ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y27.DX      net (fanout=1)        1.150   gmii_rxd_7_IBUF
    SLICE_X98Y27.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.373ns logic, 1.150ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      2.161ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y27.DX      net (fanout=1)        1.726   gmii_rxd_7_IBUF
    SLICE_X98Y27.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.530ns logic, 1.726ns route)
                                                       (23.5% logic, 76.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.196ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y27.CX      net (fanout=1)        1.109   gmii_rxd_6_IBUF
    SLICE_X98Y27.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.378ns logic, 1.109ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      2.103ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y27.CX      net (fanout=1)        1.665   gmii_rxd_6_IBUF
    SLICE_X98Y27.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.533ns logic, 1.665ns route)
                                                       (24.2% logic, 75.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.116ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.407ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y27.BX      net (fanout=1)        1.013   gmii_rxd_5_IBUF
    SLICE_X98Y27.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.394ns logic, 1.013ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.996ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y27.BX      net (fanout=1)        1.544   gmii_rxd_5_IBUF
    SLICE_X98Y27.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.547ns logic, 1.544ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.038ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y27.AX      net (fanout=1)        0.892   gmii_rxd_4_IBUF
    SLICE_X98Y27.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.437ns logic, 0.892ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.832ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y27.AX      net (fanout=1)        1.343   gmii_rxd_4_IBUF
    SLICE_X98Y27.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.584ns logic, 1.343ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y27.CLK     net (fanout=43)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.010ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X98Y31.DX      net (fanout=1)        0.846   gmii_rxd_3_IBUF
    SLICE_X98Y31.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.439ns logic, 0.846ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.819ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     2.575ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X98Y31.DX      net (fanout=1)        1.333   gmii_rxd_3_IBUF
    SLICE_X98Y31.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.586ns logic, 1.333ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.964   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.227ns logic, 1.348ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.042ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X98Y31.CX      net (fanout=1)        0.874   gmii_rxd_2_IBUF
    SLICE_X98Y31.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.379ns logic, 0.874ns route)
                                                       (30.2% logic, 69.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.759ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.575ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X98Y31.CX      net (fanout=1)        1.325   gmii_rxd_2_IBUF
    SLICE_X98Y31.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.534ns logic, 1.325ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.964   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.227ns logic, 1.348ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.033ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X98Y31.BX      net (fanout=1)        0.877   gmii_rxd_1_IBUF
    SLICE_X98Y31.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.385ns logic, 0.877ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.759ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.575ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X98Y31.BX      net (fanout=1)        1.320   gmii_rxd_1_IBUF
    SLICE_X98Y31.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.539ns logic, 1.320ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.964   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.227ns logic, 1.348ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.152ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X98Y31.AX      net (fanout=1)        1.008   gmii_rxd_0_IBUF
    SLICE_X98Y31.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.439ns logic, 1.008ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.947ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     2.575ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X98Y31.AX      net (fanout=1)        1.461   gmii_rxd_0_IBUF
    SLICE_X98Y31.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.586ns logic, 1.461ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y31.CLK     net (fanout=43)       0.964   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.227ns logic, 1.348ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.264ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Clock Path Delay:     1.306ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X92Y26.BX      net (fanout=1)        1.125   gmii_rx_dv_IBUF
    SLICE_X92Y26.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.420ns logic, 1.125ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y26.CLK     net (fanout=43)       0.391   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.774ns logic, 0.532ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      2.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Clock Path Delay:     2.551ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X92Y26.BX      net (fanout=1)        1.568   gmii_rx_dv_IBUF
    SLICE_X92Y26.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.548ns logic, 1.568ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y26.CLK     net (fanout=43)       0.940   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.227ns logic, 1.324ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.323ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.964ns (Levels of Logic = 1)
  Clock Path Delay:     1.312ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y36.AX      net (fanout=1)        0.567   gmii_rx_er_IBUF
    SLICE_X93Y36.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.397ns logic, 0.567ns route)
                                                       (41.2% logic, 58.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y36.CLK     net (fanout=43)       0.397   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.774ns logic, 0.538ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.353ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Clock Path Delay:     2.559ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y36.AX      net (fanout=1)        0.887   gmii_rx_er_IBUF
    SLICE_X93Y36.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.550ns logic, 0.887ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y36.CLK     net (fanout=43)       0.948   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.227ns logic, 1.332ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.988ns|            0|            0|        91995|        75766|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.988ns|          N/A|            0|            0|        75766|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.307ns|            0|          158|            0|     12943666|
| TS_CLK_125                    |      8.000ns|      8.287ns|          N/A|           68|            0|     12924369|            0|
| TS_CLK_250                    |      4.000ns|      4.307ns|          N/A|           90|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    0.264(R)|      FAST  |    0.460(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.323(R)|      FAST  |    1.147(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |    0.152(R)|      FAST  |    0.553(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.033(R)|      FAST  |    0.741(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.042(R)|      FAST  |    0.741(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.010(R)|      FAST  |    0.681(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |    0.038(R)|      FAST  |    0.668(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |    0.116(R)|      FAST  |    0.504(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |    0.196(R)|      FAST  |    0.397(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |    0.232(R)|      FAST  |    0.339(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.212|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.988|         |         |         |
sys0_clkp      |    4.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.988|         |         |         |
sys0_clkp      |    4.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.857|         |         |         |
sys1_clkp      |    5.857|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.857|         |         |         |
sys1_clkp      |    5.857|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.571; Ideal Clock Offset To Actual Clock 0.947; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |    0.232(R)|      FAST  |    0.339(R)|      SLOW  |    0.268|    2.161|       -0.947|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.232|         -  |       0.339|         -  |    0.268|    2.161|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.593; Ideal Clock Offset To Actual Clock 0.900; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |    0.196(R)|      FAST  |    0.397(R)|      SLOW  |    0.304|    2.103|       -0.900|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.196|         -  |       0.397|         -  |    0.304|    2.103|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.620; Ideal Clock Offset To Actual Clock 0.806; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |    0.116(R)|      FAST  |    0.504(R)|      SLOW  |    0.384|    1.996|       -0.806|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.116|         -  |       0.504|         -  |    0.384|    1.996|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.706; Ideal Clock Offset To Actual Clock 0.685; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |    0.038(R)|      FAST  |    0.668(R)|      SLOW  |    0.462|    1.832|       -0.685|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.038|         -  |       0.668|         -  |    0.462|    1.832|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.671; Ideal Clock Offset To Actual Clock 0.655; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.010(R)|      FAST  |    0.681(R)|      SLOW  |    0.510|    1.819|       -0.655|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.010|         -  |       0.681|         -  |    0.510|    1.819|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.699; Ideal Clock Offset To Actual Clock 0.608; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.042(R)|      FAST  |    0.741(R)|      SLOW  |    0.542|    1.759|       -0.608|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.042|         -  |       0.741|         -  |    0.542|    1.759|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.708; Ideal Clock Offset To Actual Clock 0.613; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.033(R)|      FAST  |    0.741(R)|      SLOW  |    0.533|    1.759|       -0.613|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.033|         -  |       0.741|         -  |    0.533|    1.759|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.705; Ideal Clock Offset To Actual Clock 0.800; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |    0.152(R)|      FAST  |    0.553(R)|      SLOW  |    0.348|    1.947|       -0.800|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.152|         -  |       0.553|         -  |    0.348|    1.947|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.724; Ideal Clock Offset To Actual Clock 0.902; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    0.264(R)|      FAST  |    0.460(R)|      SLOW  |    0.236|    2.040|       -0.902|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.264|         -  |       0.460|         -  |    0.236|    2.040|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.824; Ideal Clock Offset To Actual Clock 0.265; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.323(R)|      FAST  |    1.147(R)|      SLOW  |    0.823|    1.353|       -0.265|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.323|         -  |       1.147|         -  |    0.823|    1.353|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 158  Score: 20558  (Setup/Max: 20558, Hold: 0)

Constraints cover 13119986 paths, 0 nets, and 213483 connections

Design statistics:
   Minimum period:   8.287ns{1}   (Maximum frequency: 120.671MHz)
   Minimum input required time before clock:   0.264ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 27 11:39:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1651 MB



