Hi, I'm Jeremiah Ddumba 

I design and implement high-performance digital hardware, from RTL to silicon.

I'm a hands-on engineer who solves complex problems at the intersection of hardware and AI. Whether I'm closing timing on a RISC-V core, optimizing for power, performance, and area, or profiling ML workloads to shape hardware decisions, I bring curiosity and a bias toward action.

I fix bottlenecks, debug timing, and build whatâ€™s missing.
 

## Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/jeremiah-ddumba/) [![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:jsd5521@psu.edu)

# Tech Stack:

### Hardware Design & Verification
![Verilog](https://img.shields.io/badge/Verilog-136D42?style=for-the-badge&logoColor=white) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-1E407C?style=for-the-badge&logoColor=white) ![UVM](https://img.shields.io/badge/UVM-8A2BE2?style=for-the-badge&logoColor=white) ![Tcl](https://img.shields.io/badge/Tcl-00529B?style=for-the-badge&logoColor=white) ![Questa](https://img.shields.io/badge/Questa-00599C?style=for-the-badge&logoColor=white) ![CMake](https://img.shields.io/badge/CMake-%23008FBA.svg?style=for-the-badge&logo=cmake&logoColor=white)

### Performance & Profiling
![NVIDIA Nsight](https://img.shields.io/badge/NVIDIA_Nsight-76B900?style=for-the-badge&logo=nvidia&logoColor=white) ![Intel VTune](https://img.shields.io/badge/Intel_VTune-0071C5?style=for-the-badge&logo=intel&logoColor=white) ![Apple Metal](https://img.shields.io/badge/Apple%20Metal-000000?style=for-the-badge&logoColor=white) ![Roofline Analysis](https://img.shields.io/badge/Roofline%20Analysis-555555?style=for-the-badge&logoColor=white)

### AI, ML & Data
![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) ![PyTorch](https://img.shields.io/badge/PyTorch-%23EE4C2C.svg?style=for-the-badge&logo=PyTorch&logoColor=white) ![TensorFlow](https://img.shields.io/badge/TensorFlow-%23FF6F00.svg?style=for-the-badge&logo=TensorFlow&logoColor=white) ![CUDA](https://img.shields.io/badge/cuda-000000.svg?style=for-the-badge&logo=nVIDIA&logoColor=green) ![Optuna](https://img.shields.io/badge/Optuna-1A2B63?style=for-the-badge&logoColor=white) ![NumPy](https://img.shields.io/badge/numpy-%23013243.svg?style=for-the-badge&logo=numpy&logoColor=white) ![Pandas](https://img.shields.io/badge/pandas-%23150458.svg?style=for-the-badge&logo=pandas&logoColor=white) ![scikit-learn](https://img.shields.io/badge/scikit--learn-%23F7931E.svg?style=for-the-badge&logo=scikit-learn&logoColor=white) ![MLflow](https://img.shields.io/badge/mlflow-%23d9ead3.svg?style=for-the-badge&logo=mlflow&logoColor=blue)

### Core Software & DevOps
![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![Git](https://img.shields.io/badge/git-%23F05033.svg?style=for-the-badge&logo=git&logoColor=white) ![GitHub](https://img.shields.io/badge/github-%23121011.svg?style=for-the-badge&logo=github&logoColor=white) ![Docker](https://img.shields.io/badge/docker-%230db7ed.svg?style=for-the-badge&logo=docker&logoColor=white) ![Jenkins](https://img.shields.io/badge/jenkins-%232C5263.svg?style=for-the-badge&logo=jenkins&logoColor=white)

### Embedded & Prototyping
![Arduino](https://img.shields.io/badge/-Arduino-00979D?style=for-the-badge&logo=Arduino&logoColor=white) ![Raspberry Pi](https://img.shields.io/badge/-Raspberry_Pi-C51A4A?style=for-the-badge&logo=Raspberry-Pi)

### Project Management & Collaboration
![Agile](https://img.shields.io/badge/Agile-42526E?style=for-the-badge&logoColor=white) ![Scrum](https://img.shields.io/badge/Scrum-00AEEF?style=for-the-badge&logoColor=white) ![Jira](https://img.shields.io/badge/jira-%230A0FFF.svg?style=for-the-badge&logo=jira&logoColor=white) ![Confluence](https://img.shields.io/badge/Confluence-172B4D?style=for-the-badge&logo=confluence&logoColor=white) ![Notion](https://img.shields.io/badge/Notion-%23000000.svg?style=for-the-badge&logo=notion&logoColor=white)
###  Guiding Principle

> "The solution is not more complexity. The solution is to have the discipline to go back to the first principles."
>
> â€” **Jim Keller**

My professional work (Arm, Deca Defense) and advanced research are in private repositories; this profile highlights my personal and academic projects.

---

<!-- ðŸ“Œ Highlights -->
## ðŸ“Œ Featured Projects
- **Stable Diffusion Edge Optimizer for Apple Silicon** â€“ Reduced inference latency by 35% on Apple M1 by profiling bottlenecks, enabling mixed-precision, and overlapping CPU/GPU execution. Designed for efficient edge deployment of generative models.

- **Pipelined RV32IMC CPU on FPGA** â€“ Designed and deployed a custom 32-bit RISC-V processor on the Altera DE1-SoC. Achieved 100.15 MHz while reducing critical path delay by 32% and logic area by 21% through pipelining, clock gating, and synthesis optimization.

[![](https://visitcount.itsvg.in/api?id=jeremiah781&icon=0&color=0)](https://visitcount.itsvg.in)
