Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 04 03:11:37 2017
| Host         : Jeremiah-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Lab5_PartA_timing_summary_routed.rpt -rpx Lab5_PartA_timing_summary_routed.rpx
| Design       : Lab5_PartA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c1000hz/slowCLK_reg/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: c62hz/slowCLK_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.069        0.000                      0                  130        0.158        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.069        0.000                      0                  130        0.158        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.200ns (21.953%)  route 4.266ns (78.047%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.731    10.614    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[4]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    c1000hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.200ns (21.953%)  route 4.266ns (78.047%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.731    10.614    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[5]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    c1000hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.200ns (21.953%)  route 4.266ns (78.047%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.731    10.614    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    c1000hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.200ns (21.953%)  route 4.266ns (78.047%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.731    10.614    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[7]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    c1000hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.200ns (22.159%)  route 4.215ns (77.841%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.680    10.563    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    c1000hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.200ns (22.159%)  route 4.215ns (77.841%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.680    10.563    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    c1000hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.200ns (22.159%)  route 4.215ns (77.841%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.680    10.563    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    c1000hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.200ns (22.159%)  route 4.215ns (77.841%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.680    10.563    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    c1000hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.200ns (22.151%)  route 4.217ns (77.849%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.682    10.565    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y19         FDRE                                         r  c1000hz/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  c1000hz/counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    c1000hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.200ns (22.151%)  route 4.217ns (77.849%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.463    c1000hz/counter_reg[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  c1000hz/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.402     6.989    c1000hz/counter[0]_i_11__0_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.113 r  c1000hz/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.829     7.942    c1000hz/counter[0]_i_10__0_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.066 r  c1000hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.409     8.475    c1000hz/counter[0]_i_9__0_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  c1000hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.431     9.030    c1000hz/counter[0]_i_8__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.154 r  c1000hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.605     9.759    c1000hz/counter[0]_i_3__0_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.883 r  c1000hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.682    10.565    c1000hz/counter[0]_i_1__0_n_0
    SLICE_X58Y19         FDRE                                         r  c1000hz/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  c1000hz/counter_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    c1000hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 c62hz/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/slowCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c62hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c62hz/counter_reg[26]/Q
                         net (fo=3, routed)           0.076     1.663    c62hz/counter_reg[26]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.708 r  c62hz/slowCLK_i_1/O
                         net (fo=1, routed)           0.000     1.708    c62hz/slowCLK_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c62hz/slowCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c62hz/slowCLK_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    c62hz/slowCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c1000hz/slowCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/slowCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  c1000hz/slowCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  c1000hz/slowCLK_reg/Q
                         net (fo=2, routed)           0.168     1.776    c1000hz/slowCLK
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  c1000hz/slowCLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    c1000hz/slowCLK_i_1__0_n_0
    SLICE_X59Y22         FDRE                                         r  c1000hz/slowCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  c1000hz/slowCLK_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.091     1.558    c1000hz/slowCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c62hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  c62hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c62hz/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    c62hz/counter_reg_n_0_[2]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  c62hz/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.819    c62hz/counter_reg[0]_i_2_n_5
    SLICE_X36Y40         FDRE                                         r  c62hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  c62hz/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    c62hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c62hz/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  c62hz/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c62hz/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    c62hz/counter_reg[10]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  c62hz/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    c62hz/counter_reg[8]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  c62hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  c62hz/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    c62hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c62hz/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  c62hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c62hz/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.720    c62hz/counter_reg[18]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  c62hz/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    c62hz/counter_reg[16]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  c62hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  c62hz/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    c62hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c62hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  c62hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c62hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.719    c62hz/counter_reg[6]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  c62hz/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    c62hz/counter_reg[4]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  c62hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  c62hz/counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    c62hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1000hz/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  c1000hz/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.741    c1000hz/counter_reg[22]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  c1000hz/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.852    c1000hz/counter_reg[20]_i_1__0_n_5
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c1000hz/counter_reg[22]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    c1000hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1000hz/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.464    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  c1000hz/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  c1000hz/counter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.738    c1000hz/counter_reg[30]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  c1000hz/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.849    c1000hz/counter_reg[28]_i_1__0_n_5
    SLICE_X58Y24         FDRE                                         r  c1000hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.975    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  c1000hz/counter_reg[30]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    c1000hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1000hz/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000hz/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.470    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  c1000hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.744    c1000hz/counter_reg[6]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  c1000hz/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.855    c1000hz/counter_reg[4]_i_1__0_n_5
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     1.982    c1000hz/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c1000hz/counter_reg[6]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    c1000hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c62hz/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c62hz/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c62hz/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.720    c62hz/counter_reg[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  c62hz/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    c62hz/counter_reg[20]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  c62hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c62hz/counter_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    c62hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   c1000hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   c1000hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   c1000hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   c1000hz/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   c1000hz/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   c1000hz/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   c1000hz/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   c1000hz/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   c1000hz/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   c1000hz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1000hz/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   c62hz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   c62hz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   c62hz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   c62hz/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   c62hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   c62hz/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   c62hz/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c62hz/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   c1000hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   c1000hz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1000hz/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1000hz/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1000hz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   c1000hz/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   c1000hz/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   c1000hz/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   c1000hz/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   c1000hz/counter_reg[27]/C



