{"vcs1":{"timestamp_begin":1738062662.514512264, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738062662.838836975, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738062663.147475916, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738062662.286942784}
{"VCS_COMP_START_TIME": 1738062662.286942784}
{"VCS_COMP_END_TIME": 1738062663.358476186}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265416}}
{"vcselab": {"peak_mem": 150352}}
